Integrated
Device Technology

## High Performance CMOS DATA BOOK SUPPLEMENT 1989

Product Selector and Cross Reference Guides
Technology/Capabilities
Quality and Reliability
Static RAMs
Multi-Port RAMs
FIFO Memories
Digital Signal Processing (DSP)
Bit-Slice Microprocessor Devices (MICROSLICE ${ }^{\text {M }}$ ) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic DevicesData ConversionECL Products
Subsystems Modules
Application and Technical Notes
B

## HIGH-SPEED CMOS DATA BOOK

## CONTENTS OVERVIEW

Integrated Device Technology's Data Book Supplement is comprised of new/revised data sheets, application notes and package drawings to its 1988 Data Book. Only new or revised data sheets are contained in the supplement. The data sheets for those products whose specification have not changed are in the 1988 Data Book. Customers, with both the Data Book Supplement and 1988 Data Book, now have a complete specification set of IDT's advanced CMOS products.

The supplement's table of contents contains a listing of all of IDT's products. Products which are in the supplement will have their page number listed as " $\mathrm{Sx}-\mathrm{yy}$ ", where:

| $S=$ | data sheet is in supplement |
| :--- | :--- |
| x | $=$ section where data sheet resides |
| $\mathrm{yy}=$ | page number within the section |

Products which are boldfaced, and have their page numbers listed as " $x-y y$ ", can be found in the 1988 Data Book.

The block diagram on the cover of this book pictorially illustrates the multiple product lines offered by Integrated Device Technology, a recognized leader in high-speed CMOS technology. IDT's broad line of products enables us to provide a complete CMOS solution to designers of high-performance digital systems. Our products include industry standard devices as well as products with speed, lower power, package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

Use this book to find ordering information: Start with the Ordering Information chart at the back of each data sheet, or Cross Reference Guides (p S1-23) along with Package Diagram Outline Index ( $\mathrm{p} 515-3$ ), to compose the complete IDT part number. Reference data on our Technology Capabilities and Quality Commitments are included in separate sections (S2, S3, respectively).

Use this book to find product data: Start with the Table of Contents, organized by product line ( p Sii), or with the Numeric Table of Contents across all product lines ( p Sxiv); for a more complete summary of product line offerings, use the Product Selector Guide (pS1-2). These indexes will direct you to the page on which the complete technical data sheet can be found, and may in some cases refer you to related Application or Technical Notes (p S14-1). Data sheets may be of the following type:
ADVANCE INFORMATION - contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.
PRELIMINARY - contain descriptions for products soon to be or recently released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.
FINAL-contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

## LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT. 1. Life support devices or systems are devices or systems which (a) are intended for surgical Implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

CEMOS, BiCEMOS, MICROSLICE, Flexishift and SPC are trademarks of Integrated Device Technology, Inc.
SPC (Serial Protocol Channel) has a patent pending.
FAST is a trademark of Fairchild Semiconductor Co.
Z-80 is a registered trademark of Zilog, Inc.

## SUMMARY TABLE OF CONTENTS

CONTENTS PAGE
Contents Overview ..... Si
Disclaimer
Life Support Policy
Table of Contents
Summary Table of Contents ..... Sii
Alphanumeric Listing by Product Line ..... Siii
Numerical Index ..... Sxiii
Product Selector and Cross Reference Guides
Part Number Description ..... S1-1
Product Selector Guide ..... S1-2
Cross Reference Guides
Static RAM ..... S1-23
Multi-Port RAMs ..... S1-35
FIFO ..... S1-36
Digital Signal Processing ..... S1-37
MICROSLICE ${ }^{\text {M }}$ and EDC ..... S1-39
Data Conversion ..... S1-40
ECL ..... S1-41
Subsystems ..... S1-42
Technology/Capabilities
IDT...Leading the CMOS Future ..... S2-1
IDT Military and DESC-SMD Program ..... S2-2
Radiation Hardened Technology ..... S2-3
IDT Leading CEMOS ${ }^{\text {™ }}$ Technology ..... S2-4
Surface Mount Technology ..... S2-6
State-of-the-Art Facilities and Capabilities ..... S2-7
Superior Quality and Reliability ..... S2-8
Quality and Reliability
IDT Commitment to Quality ..... S3-1
Monolithic Hermetic Package Processing Flow ..... S3-2
Monolithic Plastic Package Processing Flow ..... S3-4
Module Assembly Hermetic Packaging Processing Flow ..... S3-6
Radiation Tolerant/Enhanced/Hardened Products for Radiation Environments ..... S3-9
Static RAMs ..... S4-1
Multi-Port RAMs ..... S5-1
FIFO Memories ..... S6-1
Digital Signal Processing ..... S7-1
Bit-Slice Microprocessor Devices (MICROSLICE ${ }^{\text {Tm }}$ ) and Error Detection and Correction ..... S8-1
Reduced Instruction Set (RISC) Processors ..... S9-1
Logic Devices ..... S10-1
Data Conversion ..... S11-1
ECL Products ..... S12-1
Subsystems Modules ..... Si3-1
Application and Technical Notes ..... S14-1
Package Diagram Outlines ..... S15-1

## TABLE OF CONTENTS

CONTENTS PAGE
Contents Overview ..... Si
Disclaimer
Life Support Policy
Table of Contents
Summary Table of Contents ..... Sii
Alphanumeric Listing by Product Line ..... Siii
Numerical Index ..... Sxiii
Product Selector and Cross Reference Guides
Part Number Description ..... S1-1
Product Selector Guide ..... S1-2
Cross Reference Guides
Static RAM ..... S1-23
Multi-Port RAMs ..... S1-35
FIFO ..... S1-36
Digital Signal Processing ..... S1-37
MICROSLICE ${ }^{\text {TM }}$ and EDC ..... S1-39
Data Conversion ..... S1-40
ECL ..... S1-41
Subsystems ..... S1-42
Technology/Capabilities
IDT...Leading the CMOS Future ..... S2-1
IDT Military and DESC-SMD Program ..... S2-2
Radiation Hardened Technology ..... S2-3
IDT Leading CEMOS ${ }^{\text {M }}$ Technology ..... S2-4
Surface Mount Technology ..... S2-6
State-of-the-Art Facilities and Capabilities ..... S2-7
Superior Quality and Reliability ..... S2-8
Quality and Reliability
IDT Commitment to Quality ..... S3-1
Monolithic Hermetic Package Processing Flow ..... S3-2
Monolithic Plastic Package Processing Flow ..... S3-4
Module Assembly Hermetic Packaging Processing Flow ..... S3-6
Radiation Tolerant/Enhanced/Hardened Products for Radiation Environments ..... S3-9
OUTPUT
CONTENTS ORGANIZATION ..... PAGE
Static RAMs
IDT 6167 x1 ..... x 1
IDT 7187 ..... x1
IDT 71257 ..... $\times 1$
IDT 6168 ..... $\times 4$
IDT 71681 ..... x4
IDT 71682 ..... $\times 4$
IDT 6177 ..... x4
IDT 6178 ..... x4
IDT 61970 ..... x4
IDT 7177 ..... x4
IDT 7178 ..... $\times 4$
IDT 6198 ..... $\times 4$
IDT 7188 ..... x4
IDT 7198 ..... x4
IDT 71981 ..... $x 4$
IDT 71982 ..... x4

| CONTENTS | OUTPUT ORGANIZATION |
| :---: | :---: |
| IDT 61592 | x4 |
| IDT 61593 | x4 |
| IDT 61594 | $\times 4$ |
| IDT 61595 | x4 |
| IDT 71598 | $\times 4$ |
| IDT 61298 | $\times 4$ |
| IDT 71258 | x4 |
| IDT 71281 | x4 |
| IDT 71282 | $\times 4$ |
| IDT 7MP456 | $\times 4$ |
| IDT 7MP564 | $\times 5$ |
| IDT 7MC4018 | $\times 6$ |
| IDT 8M824 | $\times 8$ |
| IDT 8MP824 | $\times 8$ |
| IDT 6116 | $\times 8$ |
| IDT 7164 | x8 |
| IDT 7165 | $\times 8$ |
| IDT 71 C65 | x8 |
| IDT 7174 | $\times 8$ |
| IDT 71564 | $\times 8$ |
| IDT 71578 | $\times 8$ |
| IDT 71256 | $\times 8$ |
| IDT 7M812 | $\times 8$ |
| IDT 7MP6025 | x8 |
| IDT 8M856 | x8 |
| IDT 7MP4008L | $\times 8$ |
| IDT 71583 | $\times 8$ |
| IDT 7169 | $\times 9$ |
| IDT 71259 | $\times 9$ |
| IDT 71509 | $\times 9$ |
| IDT 7M912 | $\times 9$ |
| IDT 7186 | $\times 16$ |
| IDT 8MP628 | $\times 16$ |
| IDT 71502 | $\times 16$ |
| IDT 71586 | $\times 16$ |
| IDT 8M628 | $\times 16$ |
| IDT 7M656 | $\times 16$ |
| IDT 7MC4005 | $\times 16$ |
| IDT 8MP656 | $\times 16$ |
| IDT 8M656 | $\times 16$ |
| IDT 7MB4009 | $\times 16$ |
| IDT 8M612 | $\times 16$ |
| IDT 8MP612 | $\times 16$ |
| IDT 7M624 | $\times 16$ |
| IDT 8M624 | $\times 16$ |
| IDT 8MP624 | $\times 16$ |
| IDT 7M4016 | $\times 16$ |
| IDT 7M6001 | $\times 20$ |
| IDT 7MC4032 | x32 |
| IDT 7M4017 | x32 |
| IDT 7MB6039 | $\times 60$ |
| IDT 7MB6049 | x60 |

## TABLE OF CONTENTS (CON'T.)

CONTENTS
IDT 61592
IDT 61593
IDT 61594
IDT 61595
IDT 71598
IDT 61298
IDT 71258

IDT 71282
IDT 7MP456
IDT 7MP564

IDT 8M824
IDT 8MP824
IDT 6116
IDT 7164
IDT71C65
IDT 7174
71564

IDT 71256
IDT 7M812
IDT 8M856
IDT 7MP4008L
IDT 71583

IDT 71259
IDT 71509
IDT 7M912
IDT 7186
IDT 8MP628
IDT 71502
71586

IDT 7M656
IDT 7MC4005
1 8MP656

IDT 7MB4009
IDT 8M612
IDT 7 M624
IDT 8M624
IDT 8MP624
IDT 7M4016
IDT 7M6001
IDT 7MC4032

IDT 7MB6039
x60
x60

## OUTPUT <br> $x 4$ <br> $\times 4$

$x 4$
$\times 4$
x4
$\times 4$
$\times 4$
$\times 5$
$x 8$
$\times 8$
$\times 8$
$x 8$
$\times 8$
$\times 8$
$\times 8$
$\times 8$
$\times 8$
$\times 8$
$\times 9$
$x 9$
$x 9$
$\times 16$
$\times 16$
$\mathbf{x} 16$
$\times 16$
x16
$\times 16$
x16
$\times 16$
$\times 16$
$\times 16$
$\times 16$
$\times 20$
x32
2


|  | PAGE |
| :---: | :---: |
| CMOS Synchronous Static RAM with Transparent Outputs 64K (16K $\times 4$-Bit) | S4-106 |
| CMOS Synchronous Static RAM with Output Registers 64K (16K $\times 4$-Bit) | S4-108 |
| CMOS Synchronous Static RAM with Output Registers and OE 64 K (16K x 4-Bit) | S4-110 |
| CMOS Synchronous Static RAM with Transparent Outputs and OE 64K (16K $\times 4$-Bit) | S4-112 |
| CMOS Static RAM with Latched Addresses 64K (16K $\times 4$-Bit) | S4-114 |
| 256K (64K x 4) CMOS SRAM (with Output Enable) (14-36) | S4-115 |
| $256 \mathrm{~K}(64 \mathrm{~K} \times 4) \mathrm{CMOS}$ SRAM (14-74) | S4-125 |
| 256K (64K x 4) CMOS SRAM (Separate l/O-Output Follows Input at Write) | S4-134 |
| 256K ( $64 \mathrm{~K} \times 4$ ) CMOS SRAM (Separate I/O-Output High Z at Write) | S4-134 |
| 256K (64K $\times 4$ ) CMOS SRAM (Plastic SIP) Module | S13-177 |
| 80 K (16K x 5) CMOS SRAM (Plastic SIP) Module | 13-29 |
| $64 \mathrm{~K} \times 6$ CMOS Static RAM Ceramic SIP Module | S13-158 |
| 1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM Module | 13-107 |
| 1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM (Plastic SIP) Module | 13-86 |
| $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ CMOS SRAM (14-74) | S4-143 |
| $64 \mathrm{~K}(8 \mathrm{~K} \times 8) \mathrm{CMOS}$ SRAM (Power Down) (14-74) | S4-154 |
| $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ Resettable CMOS SRAM | S4-163 |
| $64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) SRAM (Resettable CMOS I/O) | S4-172 |
| $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ CMOS Cache-Tag SRAM (14-47) | S4-181 |
| CMOS Static RAM with Latched Addresses 64K (8K $\times 8$-Bit) | S4-191 |
| CMOS Static RAM with Exclusive-Or Latched Addresses 64 K (8K x 8-Bit) | S4-192 |
| (32K x 8) CMOS SRAM (Power Down) (14-74) | S4-193 |
| $512 \mathrm{~K}(64 \mathrm{~K} \times 8$ ) CMOS SRAM Module | S13-17 |
| 512K ( $64 \mathrm{~K} \times 8$ ) Synchronous SRAM (Plastic SIP) Module | S13-189 |
| 256K ( $32 \mathrm{~K} \times 8$ ) Low-Power CMOS SRAM Module | 113 |
| 1 Megabit (128K $\times 8$ ) CMOS SRAM (Plastic SIP) Module | S13-183 |
| High-Speed Static RAM Organized as $32 \mathrm{~K} \times 8$ | S4-202 |
| CMOS High-Speed Static RAM $8 \mathrm{~K} \times 9$ | S4-204 |
| High-Speed Static RAM Organized as $32 \mathrm{~K} \times 9$ | S4-205 |
| High-Speed Static RAM Organized as $32 \mathrm{~K} \times 9$ | S4-207 |
| $512 \mathrm{~K}(64 \mathrm{~K} \times 9$ ) CMOS SRAM Module | S13-17 |
| 64 K ( $4 \mathrm{~K} \times 16$ ) CMOS SRAM (Power Down) | S4-209 |
| $128 \mathrm{~K}(8 \mathrm{~K} \times 16)$ CMOS SRAM (Plastic SIP) Module | S13-195 |
| CMOS Static RAMS 64K (4K $\times 16-\mathrm{Bit}$ ) Registered RAM with SPC ${ }^{\text {m }}$ | S4-218 |
| CMOS Static RAMS 64 K ( $4 \mathrm{~K} \times 16$-Bit) | S4-242 |
| $128 \mathrm{~K}(8 \mathrm{~K} \times 16)$ CMOS SRAM Module | 13-99 |
| 256K (16K $\times 16$ ) CMOS SRAM Module | S13-8 |
| 256K (16K $\times 16$ ) CMOS Static RAM Ceramic Dual SIP Module | S13-152 |
| 256K (16K $\times 16$ ) CMOS SRAM (Plastic SIP) Module | S13-195 |
| 256K (16K $\times 16$ ) CMOS SRAM Module | 3-99 |
| 512K 2(16K x 16) CMOS Static RAM FR-4 DIP Module | S13-92 |
| $512 \mathrm{~K}(32 \mathrm{~K} \times 16) \mathrm{CMOS}$ SRAM Module | 13-92 |
| 512K (32K x 16) CMOS SRAM (Plastic SIP) Module | 13-74 |
| 1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM Module | S13-1 |
| 1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM Module | 13-92 |
| 1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic SIP) Module | 13 |
| 4 Megabit ( $256 \mathrm{~K} \times 16$ ) CMOS SRAM Module | S13-23 |
| Dual, Multiplexed 16K $\times 20$ SRAM Module | 13-35 |
| 512K (16K x 32) CMOS SRAM (Ceramic Dual SIP) Module | S13-164 |
| 2 Megabit ( $64 \mathrm{~K} \times 32$ ) CMOS SRAM Module | S13-29 |
| Dual ( $16 \mathrm{~K} \times 60$ ) Data/Instruction Cache Module for IDT79R3000 CPU | S13-105 |
| Dual ( $16 \mathrm{~K} \times 60$ ) Data/Instruction Cache Module for IDT79R3000 CPU |  |
|  |  |

PAGE
S4-106

S4-110
CMOS Synchronous Static RAM with Transparent Outputs and OE 64 K ( $16 \mathrm{~K} \times 4$-Bit) S4-112

256K (64K x 4) CMOS SRAM (14-74) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-125
256K (64K x 4) CMOS SRAM (Separate l/O-Output Follows Input at Write) .... . . S4-134
256K (64K $\times 4$ ) CMOS SRAM (Separate I/O-Output High Z at Write) ........... . S4-134
80K (16K x 5) CMOS SRAM (Plastic SIP) Module . . . . . . . . . . . . . . . . . . . . . . . . . 13-29
64K x 6 CMOS Static RAM Ceramic SIP Module . . . . . . . . . . . . . . . . . . . . . . . . . . S13-158
1Megablt ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 13-107
1 Megabit (128K x 8) CMOS SRAM (Plastic SIP) Module . . . . . . . . . . . . . . . . . . 13-86
16K (2K x 8) CMOS SRAM (14-74) . .............................................. . . . . S4-143
64K (8K x 8) CMOS SRAM (Power Down) (14-74) . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-154

64K ( $8 \mathrm{~K} \times 8$ ) CMOS Cache-Tag SRAM (14-47) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-181
CMOS Static RAM with Latched Addresses 64K (8K x 8-Bit) . . . . . . . . . . . . . . . . . . . S4-191
(32K x 8) CMOS SRAM (Power Down) (14-74) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-193
512K (64K x 8) CMOS SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-17
(64K x 8) Synchronous SRAM (Plastic SiP) Module ... . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-189
1 Megabit (128K x 8) CMOS SRAM (Plastic SIP) Module . . . . . . . . . . . . . . . . . . . . S13-183
High-Speed Static RAM Organized as 32K x 8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-202
CMOS High-Speed Static RAM 8K x 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-204
High-Speed Static RAM Organized as $32 \mathrm{~K} \times 9$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-205
.
64K (4K x 16) CMOS SRAM (Power Down) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S4-209
128K (8K x 16) CMOS SRAM (Plastic SIP) Module . . . . . . . . . . . . . . . . . . . . . . . . . S13-195
CMOS Static RAMS 64K (4K x 16-Bit) Registered RAM with SPC ${ }^{\text {m }}$. . . . . . . . . . . S4-218
CMOS Static RAMS 64K (4K x 16-Bit) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
256K (16K x 16) CMOS SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-8
256K (16K x 16) CMOS Static RAM Ceramic Dual SIP Module . . . . . . . . . . . . . . . . S13-152
256K (16K x 16) CMOS SRAM (Plastic SIP) Module . . . . . . . . . . . . . . . . . . . . . . . . . S13-195
256K (16K x 16) CMOS SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-99
512K 2(16K x 16) CMOS Static RAM FR-4 DIP Module . . . . . . . . . . . . . . . . . . . . . . . S13-92
512K (32K x 16) CMOS SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 .
512K (32K x 16) CMOS SRAM (Plasik SIP) Module . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-92
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic SIP) Module . . . . . . . . . . . . . . . . . . 13-74
4 Megabit ( $256 \mathrm{~K} \times 16$ ) CMOS SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-23
Dual, Multiplexed 16K x 20 SRAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-35
512K (16K x 32) CMOS SRAM (Ceramic Dual SIP) Module . . . . . . . . . . . . . . . . . . S13-164
Megabit (64K x 32) CNOS SRAM Module ............................. S13-29
Dual ( $16 \mathrm{~K} \times 60$ ) Data/Instruction Cache Module for IDT79R3000 CPU
(Multiprocessor) (S14-6)
S13-135

# TABLE OF CONTENTS (CON'T.) 

CONTENTS
IDT 7MB6044
IDT 7MB6043
IDT 7MB6051
IDT 7MB6040
IDT 7MB6042
Multi-Port RAMs
IDT 7130
IDT 7140
IDT 70104
IDT 7010
IDT 70101
IDT 70105
IDT 7132
IDT 7142
IDT 71321
IDT 71421
IDT 7012
IDT 70121
IDT 70125
IDT 71322
IDT 7133
IDT 7143
IDT 7134
IDT 71342
IDT 7024
IDT 7005
IDT 7025
IDT 7006
IDT 7M134
IDT 7M135
IDT 7M144
IDT 7M145
IDT 7M137
IDT 7050S/L
IDT 7052
FIFO Memories IDT 7200
IDT 7201A
IDT 7202SA/LA
IDT 72021
IDT 72031
IDT 72041
IDT 7203
IDT 7M203
IDT 7204
IDT 7M204
IDT 72B04
IDT 72045
IDT 72055
IDT 7205
IDT 7M205
IDT 7206
IDT 7M206
IDT 72103

## OUTPUT ORGANIZATION

## PAGE

| $\times 64$ | Dual (4K x 64) Data/Instruction Cache Module for IDT79R3000 CPU | S13-133 |
| :---: | :---: | :---: |
| $\times 64$ | Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU | S13-131 |
| $\times 64$ | Dual ( $8 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) | S13-138 |
| $\times 64$ | Dual (16K x 64) Data/Instruction Cache Module For General CPUs | S13-111 |
| $\times 112$ | $8 \mathrm{~K} \times 112$ High-Speed Writable Control Store w/SPC ${ }^{\text {m }}$ | S13-117 |

8K (1K x 8) Dual-Port RAM (MASTER) (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . . . S5-1
8K (1K x 8) Dual-Port RAM (SLAVE) (14-260, 14-9, 14-68, S14-63) ......................... . . S5-1
High-Speed 1K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . S5-18
High-Speed 1K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . S5-18
High-Speed 1K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . S5-19
High-Speed 1K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) .................... . . S5-19
16K (2K x 8) Dual-Port RAM (MASTER) (14-260, 14-9, 14-68, S14-63) .................... . . S5-20
16K (2K x 8) Dual-Port RAM (SLAVE) (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . . . . S5-20
16K (2K x 8) Dual-Port RAM (MASTER w/Interrupts) (14-260, 14-9, 14-68, S14-63) . . . . . . . . . S5-35
16K (2K x 8) Dual-Port RAM (SLAVE w/Interrupts) (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . S5-35
High-Speed 2K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . S5-51
High-Speed 2K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) . . . . . . . . . . . S5-52
High-Speed 2K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) . . . . . . . . . . . S5-52
16K (2K x 8) Dual-Port RAM (w/Semaphores) (14-260, 14-9, 14-68, S14-63) ................ S5-53
32K (2K x 16) Dual-Port RAM (MASTER) (14-260, 14-9, 14-68, S14-63) ..................... S5-65
32K (2K x 16) Dual-Port RAM (SLAVE) (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . . . . S5-65
32K (4K x 8) Dual-Port RAM (14-260, 14-9, 14-68, S14-63) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S5-79
32K ( $4 \mathrm{~K} \times 8$ ) Dual-Port RAM (w/Semaphores) (14-260, 14-9, 14-68, 14-139, S14-63) ....... S5-87
High-Speed 4K x 16 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) .......... . . S5-100
High-Speed 8K x 8 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) . . . . . . . . . . . S5-103
High-Speed 8K x 16 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) . . . . . . . . . . S5-106
High-Speed 16K x 8 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) . . . . . . . . . . S5-109
64K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 13-125
128K (16K x 8) Dual-Port RAM Module ........................................................ . . . . 13 . 125
64K (8K x 8) Dual-Port RAM Module (SLAVE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-142
128K (16K x 8) Dual-Port RAM Module (SLAVE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-142
256K (32K x 8) Dual-Port RAM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 13-135
High-Speed 1K x 8 Four-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S5-112
High-Speed 2K $\times 8$ Four-Port Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S5-121
$256 \times 9$ FIFO (14-1, 14-251, 14-254, 14-257) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-1
$512 \times 9$ FIFO (14-1, 14-251, 14-254, 14-257) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-1
CMOS Parallel First-In/First-Out FIFO $1024 \times 9-B i t$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-14

CMOS Parallel FIFO with Flags and $\overline{\mathrm{OE}}-1 \mathrm{~K} \times 9,2 \mathrm{~K} \times 9,4 \mathrm{~K} \times 9 \ldots . . . . . . . . . . . . . . . . . . .$.

2K x 9 FIFO (14-251, 14-56, 14-68) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-41
CMOS Parallel In-Out FIFO Module $2 \mathrm{~K} \times$ 9-Bit \& 4K x 9-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-146
4K x 9 FIFO (14-251, 14-56, 14-68) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-41
CMOS Parallel In-Out FIFO Module $2 \mathrm{~K} \times$ 9-Bit \& $4 \mathrm{~K} \times$ 9-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-146
BiCMOS Parallel First-In/First-Out FIFO 4K x 9-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-54
CMOS Parallel First-In/First-Out FIFO 4K x 18-Bit \& 8K x 18-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-55
CMOS Parallel First-In/First-Out FIFO 4K x 18-Bit \& 8K x 18-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-55
CMOS Parallel First-In/First-Out FIFO 8K x 9-Bit \& 16K x 9-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-56
8K x 9 FIFO Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-157
CMOS Parallel First-In/First-Out FIFO 8K x 9-Bit \& 16K x 9-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-56
16K x 9 FIFO Module ............................................................................ . . . . . 13 15-157
2K x 9 Parallel-Serial FIFO (14-146) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S6-57

## TABLE OF CONTENTS (CON'T.)

CONTENTS ..... PAGE
IDT 72104 4K $\times 9$ Parallel-Serial FIFO (14-146) ..... S6-57
IDT 72105 $256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
IDT 72115 $256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
IDT 72125 $256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
IDT 72131 $2048 \times 9$-Bit \& $4096 \times 9$-Bit Parallel-to-Serial CMOS FiFO (14-146) ..... S6-95
IDT 72141 $2048 \times 9$-Bit \& $4096 \times 9$-Bit Parallel-to-Serial CMOS FIFO (14-146) ..... S6-95
IDT 72132 $2048 \times 9$-Bit Serial to Parallel CMOS FIFO (14-146) ..... S6-109
IDT 72142 $2048 \times 9$-Bit Serial to Parallel CMOS FIFO (14-146) ..... S6-109
IDT 72215M/S $1024 \times 18$-Bit $512 \times 18$-Bit CMOS Synchronous FIFO ..... S6-122
IDT 72225M/S $1024 \times 18$-Bit $512 \times 18$-Bit CMOS Synchronous FIFO ..... S6-122
IDT 72401 $64 \times 4$ FIFO with Output Enable ..... S6-123
IDT 72402 $64 \times 5$ FIFO with Output Enable ..... S6-123
IDT 72403 $64 \times 4$ FIFO with Output Enable ..... S6-123
IDT 72404 $64 \times 5$ FIFO with Output Enable ..... S6-123
IDT 72413 CMOS Parallel $64 \times 5$ FIFO (with Flags) ..... S6-134
IDT 7252 $1 \mathrm{~K} \times 18$-Bit-2K $\times 9$-Bit CMOS BiFIFO ..... S6-145
IDT 72520 $1 \mathrm{~K} \times 18$-Bit-2K $\times 9$-Bit CMOS BiFIFO ..... S6-145
IDT 7MB2001S $8 \mathrm{~K} \times 36$ FIFO Module ..... S13-76
IDT 7MB2002 36 to 9 BiFIFO Module ..... S13-85
IDT 72521 $1 \mathrm{~K} \times 18$-Bit CMOS BiFIFO ..... S6-165
Digital Signal Processing
IDT 7209 $12 \times 12$ Parallel Multiplier-Accumulator ..... 7-1
IDT 7210 $16 \times 16$ Parallel Multiplier-Accumulator ..... 7-9
IDT 7212 $12 \times 12$ Parallel Multiplier ..... 7-20
IDT 7213 $12 \times 12$ Parallel Multiplier (Single Clock) ..... 7-20
IDT 7216 $16 \times 16$ Parallel Multiplier ..... 7-55
IDT 7217 $16 \times 16$ Parallel Multiplier (32-Bit Output) ..... 7-55
IDT 7243 $16 \times 16$ Parallel Multiplier-Accumulator (19-Bit Output) ..... 7-9
IDT 7317 $16 \times 16$ Parallel Multiplier (32-Bit Output) (S14-12) ..... S7-1
IDT 7320 16-Bit CMOS Multilevel Pipeline Registers (S14-12) ..... S7-9
IDT $7321 \quad$ 16-Bit CMOS Multilevel Pipeline Registers (S14-12) ..... S7-9
IDT 7381 16-Bit CMOS Cascadable ALU (S14-12) ..... S7-15
IDT 7383 16-Bit CMOS Cascadable ALU (S14-12) ..... S7-15
IDT 7384 16-Bit CMOS Cascadable ALU ..... S7-23
Bit-Slice Microprocessor Devices (MICROSLICE ${ }^{\text {M }}$ ) and Error Detection and Correction
IDT 39C01 4-Bit Microprocessor Slice (14-56) ..... 8-1
IDT 39C02 Carry-Lookahead Generator ..... 8-12
IDT 39C03 4-Bit Microprocessor Slice (14-56) ..... 8-16
IDT 39C10 12-Bit Sequencer (14-56, 14-197) ..... 8-63
IDT 49 C 25 Microcycle Length Controller ..... 8-117
IDT 49C402 16-Bit Microprocessor Slice (14-41, 14-56, 14-197, 14-200, 14-203) ..... S8-1
IDT 49C403 16-Bit Microprocessor Slice w/SPC ${ }^{\text {m }}$ (14-41, 14-56, 14-154, 14-197, S14-1) ..... S8-13
IDT 49C404 32-Bit Microprogram Microprocessor w/SPC ${ }^{\text {M }}$ ..... 8-182
IDT 49C410 16-Bit Sequencer (14-56, 14-86, 14-197, 14-200) ..... S8-45
IDT 49C411 20-Bit Interruptable Sequencer w/SPC ${ }^{\text {m }}$ ..... 8-208
IDT 39 C60 16 -Bit Cascadable EDC (14-22, S14-49) ..... S8-56
IDT 49C460 32-Bit Cascadable EDC (14-22, S14-49) ..... S8-83
IDT 49C465 32-Bit Flow-Thru Error Detection and Correction Unit ..... S8-108

## TABLE OF CONTENTS (CON'T.)

CONTENTS PAGE
Reduced Instruction Set (RISC) Processors
IDT 79R2000ARISC CPU Processor (S14-9, S14-67, S14-72, S14-78)S9-1
IDT 79R2010A
IDT 79R2020A
IDT 79R3000
IDT 79R3010
IDT 79R3020IDT SPPIDT 7RS201
M/120
M/2000
RISC CPU Write Buffer (S14-9, S14-67, S14-72, S14-78) ..... S9-8
RISC CPU Write Buffer (S14-9, S14-67, S14-72, S14-78) ..... S9-14
RISC CPU Processor (S14-9, S14-67, S14-72, S14-78) ..... S9-20
RISC Floating-Point Accelerator (FPA) (S14-9, S14-67, S14-72, S14-78) ..... S9-39
RISC CPU Write Buffer (S14-9, S14-67, S14-72, S14-78) ..... S9-52
System Programmer's Package (SPP) (S14-9, S14-67, S14-72, S14-78) ..... S9-66
R3000 MAC II Board (S14-9, S14-67, S14-72, S14-78) ..... S9-68
RISComputer ${ }^{\text {"w }}$ Development System (S14-9, S14-67, S14-72, S14-78) ..... S9-71
RISComputer ${ }^{\text {m" }}$ Development System (S14-9, S14-67, S14-72, S14-78) ..... S9-73
Logic Devices
IDT FBT Series
54/74FBT240
54/74FBT241
54/74FBT24454/74FBT245
54/74FBT373
54/74FBT374
54/74FBT540
54/74FBT541
54/74FBT821
54/74FBT823
54/74FBT82754/74FBT84154/74FBT843
IDT FCTXXXCT
54/74FCT240CT
54/74FCT241CT
54/74FCT244CT
54/74FCT245CT
54/74FCT373CT
54/74FCT374CT
54/74FCT540CT
54/74FCT541CT
54/74FCT646CT
54/74FCT821CT
54/74FCT823CT
54/74FCT827CT
54/74FCT841CT54/74FCT843CT54/74FCT845CT
IDT FCTXXXT/AT
54/74FCT240T/AT54/74FCT241T/AT54/74FCT244T/AT
54/74FCT245T/AT
54/74FCT373T/AT54/74FCT374T/AT54/74FCT540T/AT54/74FCT541T/AT54/74FCT646T/AT54/74FCT821T/AT54/74FCT823T/AT
54/74FCT827T/AT
Ultra High-Speed BiCMOS Logic ..... S10-1
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-inverting Octal Bidirectional Transceiver ..... S10-92
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Non-Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
Ultra High-Speed CMOS Logic ..... S10-3
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Bidirectional Transceiver ..... S10-92
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
Octal Transceiver/Register ..... S10-140
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Non-Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
Bus Interface Latches ..... S10-171
High-Speed CMOS Logic ..... S10-6
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Bidirectional Transceiver ..... S10-92
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
Octal Transceiver/Register ..... S10-140
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158

## TABLE OF CONTENTS (CON'T:)

CONTENTS
54/74FCT841T/AT54/74FCT843T/AT
IDT 54/74FCT151T/AT
IDT 54/74FCT157T/AT
IDT 54/74FCT251T/AT
IDT 54/74FCT257T/AT
IDT 54/74FCT620T/AT
IDT 54/74FCT621T/AT
IDT 54/74FCT622T/AT
IDT 54/74FCT623T/AT
IDT 29FCT52A/B
IDT 29FCT53A/B
IDT 29FCT520A/B
IDT 29FCT521A/B
IDT 39C8XXX
IDT 49FCT601
IDT 49FCT618
IDT 49FCT661
IDT 49FCT804/A
IDT 49FCT818/A
IDT 54/74FCT138/A
IDT 54/74FCT139/A
IDT 54/74FCT161/A
IDT 54/74FCT163/A
DT 54/74FCT182/A
IDT 54/74FCT191/A
IDT 54/74FCT193/A
IDT 54/74FCT240/A
IDT 54/74FCT241/A
IDT 54/74FCT244/A
IDT 54/74FCT245/A
IDT 54/74FCT273/A
IDT 54/74FCT299/A
IDT 54/74FCT373/A
IDT 54/74FCT374/A
IDT 54/74FCT377/A
IDT 54/74FCT399/A
IDT 54/74FCT521/A
IDT 54/74FCT533/A
IDT 54/74FCT534/A
IDT 54/74FCT540/A
IDT 54/74FCT541/A
IDT 54/74FCT543/A
IDT 54/74FCT573/A
IDT 54/74FCT574/A
IDT 54/74FCT640/A
IDT 54/74FCT645/A
IDT 54/74FCT646/A
IDT 54/74FCT648/A
IDT 54/74FCT651/A
IDT 54/74FCT652/A
IDT 54/74FCT821A/B
IDT 54/74FCT822A/B
IDT 54/74FCT823A/B
IDT 54/74FCT824A/B
IDT 54/74FCT825A/B
IDT 54/74FCT826A/B
IDT 54/74FCT827A/B
PAGE
10-Bit Non-Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
Fast CMOS 8-Input Multiplexer (14-209) ..... S10-9
Fast CMOS Quad 2-Input Multiplexer ..... S10-14
Fast CMOS 8-Input Multiplexer (3-State) (14-209) ..... S10-19
Fast CMOS Quad 2-Input Multiplexer (14-209) ..... S10-24
Fast CMOS Octal Bus Transceiver (3-State) ..... S10-29
Fast CMOS Octal Bus Transceiver (Open Collector) ..... S10-35
Fast CMOS Octal Bus Transceiver (Open Collector) ..... S10-35
Fast CMOS Octal Bus Transceiver (3-State) ..... S10-29
Non-Inverting Octal Register Transceiver ..... S10-40
Inverting Octal Register Transceiver ..... S10-40
Multilevel Pipeline Register ..... S10-45
Multilevel Pipeline Register ..... S10-45
IDT39C8XXX Family ..... 10-11
16-Bit Bidirectional Latch ..... 10-12
16-Bit Register with SPC ${ }^{\text {M }}$ ..... 10-13
16-Bit Synchronous Binary Counter ..... 10-29
High-Speed Tri-Port Bus Multiplexer (14-209) ..... S10-51
Octal Register with SPC ${ }^{\text {™ }}$ (14-154, 14-209) ..... S10-59
1-of-8 Decoder ..... S10-73
Dual 1-of-4 Decoder ..... 10-48
Synchronous Binary Counter w/Asynchronous Master Reset ..... 10-52
Synchronous Binary Counter w/Synchronous Reset ..... 10-52
Carry-Lookahead Generator ..... S10-77
Up/Down Binary Counter w/Preset and Ripple Clock ..... 10-62
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 10-67
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Bidirectional Transceiver ..... S10-92
Octal D Flip-Flop w/Buffered Asynchronous Master Reset ..... S10-96
Universal Shift Register w/Common Parallel I/O Pins ..... S10-100
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Octal D Flip-Flop w/Clock Enable ..... S10-113
Quad Dual-Port Register ..... S10-117
8-Bit Comparator ..... 10-113
Octal Transparent Latch ..... 10-117
Octal D Flip-Flop ..... 10-121
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
Octal Latched Transceiver ..... S10-126
Octal Transparent Latch ..... 10-135
Octal D Register ..... 10-139
Inverting Octal Bidirectional Transceiver ..... S10-132
Octal Bidirectional Transceiver ..... S10-136
Non-Inverting Octal Register Transceiver ..... S10-140
Inverting Octal Register Transceiver ..... S10-140
Inverting Octal Register Transceiver ..... S10-146
Non-Inverting Octal Register Transceiver ..... S10-146
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
9-Bit Non-Inverting Register ..... S10-152
9 -Bit Inverting Register ..... S10-152
8-Bit Non-Inverting Register ..... S10-152
8-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158

## TABLE OF CONTENTS (CON'T.)

CONTENTS
IDT 54/74FCT828A/B
IDT 54/74FCT833A/BIDT 54/74FCT834A/B
IDT 54/74FCT841A/B
IDT 54/74FCT842A/B
IDT 54/74FCT843A/B
IDT 54/74FCT844A/B
IDT 54/74FCT845A/B
IDT 54/74FCT846A/BIDT 54/74FCT853A/B
IDT 54/74FCT854A/B
IDT 54/74FCT861A/B
DT 54/74FCT862A/B
IDT 54/74FCT863A/B
IDT 54/74FCT864A/B
IDT 54AHCT138
IDT 54AHCT139
IDT 54AHCT161
IDT 54AHCT163
IDT 54AHCT182
IDT 54AHCT191
IDT 54AHCT193
IDT 54AHCT240
IDT 54AHCT244
IDT 54AHCT245
IDT 54AHCT273
IDT 54AHCT299
IDT 54AHCT373
IDT 54AHCT374
IDT 54AHCT377
IDT 54AHCT521
IDT 54AHCT533
IDT 54AHCT534
IDT 54AHCT573
IDT 54AHCT574
IDT 54AHCT640
IDT 54AHCT645Data Conversion
IDT 75C18
IDT 75C19
IDT 75MB38
IDT 75C458
IDT 75C48
IDT 75C58IDT 75MB58
ECL Products
IDT 10490
IDT 10490M
IDT 100490
IDT 10494
IDT 10494M
IDT 100494
IDT 10496LL
IDT 100496 LL
PAGE
10-Bit Inverting Buffer ..... S10-158
8-Bit Transceiver w/Parity ..... S10-163
8-Bit Transceiver w/Parity ..... S10-163
10-Bit Non-Inverting Latch ..... S10-171
10-Bit Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
9-Bit Inverting Latch ..... S10-171
8-Bit Non-Inverting Latch ..... S10-171
8-Bit Inverting Latch ..... S10-171
8-Bit Transceiver w/Parity ..... S10-163
8-Bit Transceiver w/Parity ..... S10-163
10-Bit Non-Inverting Transceiver ..... S10-178
10-Bit Inverting Transceiver ..... S10-178
9-Bit Non-Inverting Transceiver ..... S10-178
9 -Bit Inverting Transceiver ..... S10-178
1-of-8 Decoder ..... 10-198
Dual 1-of-4 Decoder ..... 10-202
Synchronous Binary Counter w/Asynchronous Master Reset ..... 10-206
Synchronous Binary Counter w/Synchronous Reset ..... 10-206
Carry-Lookahead Generator ..... 10-211
Up/Down Binary Counter w/Asynchronous Presetting ..... 10-216
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 10-220
Inverting Octal Buffer/Line Driver ..... 10-225
Non-Inverting Octal Buffer/Line Driver ..... 10-229
Octal Bidirectional Transceiver ..... 10-233
Octal D Flip-Flop ..... 10-237
Universal Shift Register ..... 10-241
Octal Transparent Latch ..... 10-245
Non-Inverting Octal D Flip-Flop ..... 10-249
Octal D Flip-Flop w/Clock Enable ..... S10-184
8-Bit Comparator ..... 10-257
Octal Transparent Latch ..... 10-261
Inverting Octal D Flip-Flop ..... 10-265
Octal Transparent Latch ..... 10-269
Octal D Register ..... 10-273
Inverting Octal Bidirectional Transceiver ..... 10-281
Non-Inverting Octal Bidirectional Transceiver ..... 10-285
CMOS Testing Considerations ..... S10-188
Common Test Circuits and Waveforms ..... S10-189
8-Bit Video DAC ..... 11-1
9-Bit Video DAC ..... 11-12
Triple 8-8it Video DAC Module (14-266) ..... S11-1
Triple 8-Bit PaletteDAC ${ }^{\text {TM }}$ ..... S11-11
8-Bit Flash ADC ..... S11-24
8-Bit Flash ADC w/Overflow Output ..... S11-34
Complete Flash ADC Digitizing System Module ..... S11-44
High-Speed BiCMOS ECL Static RAM 64K ( $64 \mathrm{~K} \times 1$-Bit) ..... S12-1
High-Speed BiCMOS ECL Static RAM 64K (64K $\times 1$-Bit) MIL-STD-883 Compliant ..... S12-6
$64 \mathrm{~K}(64 \mathrm{~K} \times 1$ ) BiCMOS SRAM with ECL I/O ..... S12-11
High-Speed BiCMOS ECL Static RAM ( 64 K ( $16 \mathrm{~K} \times 4$-Bit) ..... S12-16
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) MIL-STD-883 Compliant ..... S12-21
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) ..... S12-26
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K $\times 4$-Bit) STRAM ..... S12-31
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K x 4-Bit) ..... S12-38
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K x 4-Bit) STRAM ..... S12-45

# TABLE OF CONTENTS (CON'T.) 

IDT 100496RLIDT 10497IDT 100497    IDT 10498
    IDT 100498
    IDT 10504
    IDT 100504
    IDT 10506LL
    IDT 100506LL
    IDT 10506RL
    IDT 100506RL
    IDT 10507
    IDT 100507
    IDT 10508
    IDT 100508
    Subsystems Modules
IDT 7M134
IDT 7M135
IDT 7M137
IDT 7M144
IDT 7M145
IDT 7M203
IDT 7M204
IDT 7M205
IDT 7M206
IDT 7M624
IDT 7M656
IDT 7M812
IDT 7M912
IDT 7M824
IDT 7M820
IDT 7M821
IDT 7M822
IDT 7M823
IDT 7M825
IDT 7M826
IDT 7M827
IDT 7M828
IDT 7M856
IDT 7M4016
IDT 7M4017
IDT 7M6001
IDT 7M6032
IDT 7M6052
IDT 7MB624
IDT 7MB2001S
IDT 7MB2002
IDT 7MB4009
IDT 7MB6036
IDT 7MB6039
IDT 7MB6040
IDT 7MB6042
IDT 7MB6043
IDT 7MB6044
IDT 7MB6049
IDT 7MB6051
CONTENTS

PAGE

High-Speed BiCMOS ECL Self-Timed Static RAM 64 K ( $16 \mathrm{~K} \times 4$-Bit) STRAM

High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) with Synchronous Write . . . . . . . . . . . . S12-57
High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) with Conditional Write . . . . . . . . . . . . . S12-63
High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) with Conditional Write . . . . . . . . . . . . . S12-63
High-Speed BiCMOS ECL Static RAM (256K (64K x 4-Bit) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S12-70
High-Speed BiCMOS ECL Static RAM (256K (64K x 4-Bit) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S12-70
High-Speed BiCMOS ECL Self-Timed Static RAM 256 K ( $64 \mathrm{~K} \times 4$-Bit) . . . . . . . . . . . . . . . . . . . . . . S12-72
High-Speed BiCMOS ECL Self-Timed Static RAM 256K (64K x 4-Bit) . . . . . . . . . . . . . . . . . . . . . . S12-72
High-Speed BiCMOS ECL Self-Timed Static RAM 256K (16K x 4-Bit) . . . . . . . . . . . . . . . . . . . . . S12-74
High-Speed BiCMOS ECL Self-Timed Static RAM 256K (16K x 4-Bit) . . . . . . . . . . . . . . . . . . . . . . S12-74
High-Speed BiCMOS ECL Static RAM 256K (16K x 4-Bit) with Synchronous Write . . . . . . . . . . . . S12-76
High-Speed BiCMOS ECL Static RAM 256K (16K x 4-Bit) with Synchronous Write . . . . . . . . . . . S S12-76
High-Speed BiCMOS ECL Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) with Conditional Write . . . . . . . . . . . . S12-78
High-Speed BiCMOS ECL Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) with Conditional Write . . . . . . . . . . . . S12-78
$64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) Dual-Port RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-125
128K (16K x 8) Dual-Port RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-125
256K (32K x 8) Dual-Port RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-135
64K (8K x 8) Dual-Port RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-142
128K (16K x 8) Dual-Port RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-142
CMOS Paralle In-Out FIFO Module 2K x 9-Bit \& $4 \mathrm{~K} \times$ 9-Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-146
CMOS Parallel In-Out FIFO Module 2K x 9-Bit \& 4K x 9-BIt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13-146
8K x 9 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 13-157
16K x 9 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 15-157
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-1
256K (16K x 16) CMOS SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
512K ( $64 \mathrm{~K} \times 8$ ) CMOS SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-17
512K (64K x 9) CMOS SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S S S
1 Megabit (128K x 8) Registered and Buffered SRAM Subsystem Family . . . . . . . . . . . . . . . 13-168
$128 \mathrm{~K} \times 8$ SRAM w/Latched Address, Latched Data In, Latched Data Out . . . . . . . . . . . . . . . . 13-172
128K $\times 8$ SRAM w/Latched Address, Registered Data In, Registered Data Out ........... 13-175
128K x 8 SRAM w/Latched Address, Registered Data In, Latched Data Out . . . . . . . . . . . . . 13-178
128K x 8 SRAM w/Latched Address, Latched Data In, Registered Data Out ............. . 13-181
128K $\times 8$ SRAM w/Registered Address, Registered Data In, Registered Data Out ....... 13-184
128K x 8 SRAM w/Registered Address, Registered Data In, Latched Data Out . . . . . . . . . . 13-187
128K x 8 SRAM w/Registered Address, Latched Data In, Registered Data Out ........... 13-190
128K x 8 SRAM w/Registered Address, Latched Data In, Latched Data Out . . . . . . . . . . . . . 13-193
256K (32K x 8-Bit) CMOS Static RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 13-63
4 Megabit ( $256 \mathrm{~K} \times 16$ ) CMOS SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-23
2 Megabit ( $64 \mathrm{~K} \times$ 32) CMOS SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-29
Dual, Multiplexed 16K x 20 SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-35

$4 \mathrm{~K} \times 80$ Writable Control Store Static RAM Module With On-Board Sequencer ............... . . S13-55
1 Megabit (64K x 16) CMOS SRAM (Plastic DIP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 .1

36 to 9 BIFIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-85
2 (16K x 16) CMOS Static RAM FR-4 Dip Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-92
128K x 16 Shared Port RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S13-98
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU . . . . . . . . . . . . . . . . . . . . . S13-105
Dual (16K x 64) Data/Instruction Cache Module For General CPUs . . . . . . . . . . . . . . . . . . . . . . . S13-111
$8 \mathrm{~K} \times 112$ High-Speed Writable Control Store w/SPC ${ }^{\text {m }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S S 13 -117
Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU . . . . . . . . . . . . . . . . . . . . . . S13-131
Dual (4K x 64) Data/Instruction Cache Module for IDT79R3000 CPU . . . . . . . . . . . . . . . . . . . . . . S13-133
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU
(Multiprocessor) (S14-6)
S13-135
Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) . . . . . . . . S13-138

## TABLE OF CONTENTS (CON'T.)

CONTENTSIDT 7MC156$256 \mathrm{~K} \times 1$ CMOS SRAM (Ceramic SIP)S13-140
IDT 7MC4001 1 Megabit (1024K x 1) CMOS SRAM w/Separate I/O (Ceramic SIP) ..... S13-146
IDT 7MC4005 256 K ( $16 \mathrm{~K} \times 6$ ) CMOS Static RAM Ceramic Dual SIP Module ..... S13-152
IDT 7MC4018 $64 \mathrm{~K} \times 6$ CMOS Static RAM Ceramic SIP Module ..... S13-158
512K (16K x 32) CMOS SRAM (Ceramic Dual SIP) ..... S13-164
256K (256K x 1) CMOS SRAM (Plastic SIP) ..... S13-171
IDT 7MP156
256K (64K $\times 4$ ) CMOS SRAM (Plastic SIP) ..... S13-177 ..... S13-177
IDT 7MP456
IDT 7MP456
80K ( $16 \mathrm{~K} \times 5$ ) CMOS SRAM (Plastic SIP) ..... 13-29
1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM (Plastic SIP) ..... S13-183
512K (64K x 8) Synchronous SRAM (Plastic SIP) ..... S13-189
512K (32K x 16) CMOS SRAM ..... 13-92
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM ..... 13-92
128 K ( $8 \mathrm{~K} \times 16$ ) CMOS SRAM ..... 13-99
256K (16K x 16) CMOS SRAM ..... 13-99
1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM ..... 13-107
256K (32K x 8) Low-Power CMOS SRAM ..... 13-113
$512 \mathrm{~K}(32 \mathrm{~K} \times 16)$ CMOS SRAM (Plastic SIP) ..... 13-74
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic SIP) ..... 13-74
256K (16K x 16) CMOS SRAM (Plastic SIP) ..... S13-195
128K (8K x 16) CMOS SRAM (Plastic SIP) ..... S13-195
1 Megabit (128K x 8) CMOS SRAM (Plastic SIP) ..... 13-86
Application and Technical Notes
Technical Notes
TN-02 Build a 20 MIP Data Processing Unit ..... 14-200
TN-03 Using the IDT49C402A ALU ..... 14-203
TN-04 Using High-Speed $8 \mathrm{~K} \times 8$ RAMs ..... 14-207
TN-05 FCT-Fast, CMOS TTL-Compatible Logic ..... 14-209
Designing with FIFOs ..... 14-251
TN-06
Fast RAMs Give Lowest Power ..... 14-253
TN-08 Operating FIFOs on Full and Empty Boundary Conditions ..... 14-254
TN-09 Cascading FIFOs or FIFO Modules ..... 14-257
TN-10 Dual-Port RAM Address Arbitration Metastability Testing ..... 14-260
TN-11 Cache Timing for the 68020 ..... 14-264
TN-12 Using IDT's Video DACs in 5V Only Systems ..... 14-266
TN-13 Cache Timing for the 80386 ..... 14-268
TN-14 Expand Your IDT49C403 ..... S14-1
TN-16 Programmable Length Shift Registers Using RAMs and Counters ..... S14-4
TN-18 Using the IDT7MB6049 Cache Module ..... S14-6
Application Notes
AN-01
Understanding the IDT7201/7202 FIFO ..... 14-1AN-02
Dual-Port RAMs Simplify Communications in Computer Systems (Rev. 1) ..... 14-9
AN-03 Trust Your Data with a High-Speed CMOS 16-, 32-, or 64-Bit EDC ..... 14-22
AN-04 High-Speed CMOS TTL-Compatible Number-Crunching Elements for Fixed- and Floating-Point Arithmetic ..... 14-30
AN-05 Separate I/O RAMs Increase Speed and Reduce Part Count ..... 14-36
AN-06 16-Bit CMOS Slices - New Building Blocks Maintain Microcode Compatibility Yet Increase Performance ..... 14-41
AN-07 Cache Tag RAM Chips Simplify Cache Memory Design ..... 14-47
AN-08 CMOS Breathes New Life Into Bit-Slice ..... 14-56
AN-09 Dual-Port RAMs Yield Bit-Slice Designs Without Microcode ..... 14-68
AN-10 Low-Power and Battery Back-Up Operation of CMOS Static RAMs ..... 14-74
AN-11 A Powerful New Architecture for 32-Bit Bit-Slice Microprocessor ..... 14-86
AN-12 Using the IDT721264/65 Floating-Point Chip Set ..... 14-95
AN-13 The IDT49C04 32-Bit Microprogram Microprocessor ..... 14-111
AN-14 Dual-Port RAMs with Semaphore Arbitration ..... 14-139
AN-15 Using the IDT72103/04 Serial-Parallel FIFO ..... 14-146

## TABLE OF CONTENTS (CON'T.)

CONTENTS PAGE
AN-16 SPC ${ }^{\text {M }}$ Provides Board and System Level Testing Through a Serial Scan Technique ..... 14-154
AN-17 FIR Filter Implementation Using FIFOs and MACs ..... 14-193
AN-18 High-Performance Controllers Need Microprogramming ..... 14-197
AN-19 RISC and the Memory Hierarchy ..... S14-9
AN-20 Static RAM Timing ..... S14-12
AN-22 Performance Advantages with IDT's Flagged FIFOs ..... S14-26
AN-23 High-Performance Fixed-Point Fast Fourier Transform Processor ..... S14-31
AN-24 Designing with the IDT49C460 and IDT39C60 Error Detection and Correction Units ..... S14-49
AN-25 The Key Advantages of Multi-Port Static RAMs ..... S14-63
AN-26 Interrupt Latency and Handling in the IDT79R3000 ..... S14-67
AN-27 Cache Design Considerations Using the IDT79R3000 ..... S14-72
AN-28 Using the IDT79R3000 in a Multiprocessor Organization ..... S14-78
AN-30 The Complete High Performance Cache System for the 80386 Microprocessor ..... S14-83
Package Dlagram Outlines
Thermal Performance Calculations for IDT's Packages ..... S15-1
Package Diagram Outline Index ..... S15-3
Package Diagram Outlines ..... S15-6

# NUMERICAL TABLE OF CONTENTS 

PART\# ..... PAGE
$64 \mathrm{~K}(64 \mathrm{~K} \times 1$ ) BiCMOS SRAM with ECL I/O ..... S12-11
High-Speed BiCMOS ECL Static RAM (64K (16K x 4-Bit) ..... S12-26
High-Speed BiCMOS ECL Self-Timed Static RAM 64 K ( $16 \mathrm{~K} \times 4$-Bit) STRAM ..... S12-38
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K $\times 4$-Bit) STRAM ..... S12-51
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) with Synchronous Write ..... S12-57
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) with Conditional Write ..... S12-63
High-Speed BiCMOS ECL Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) ..... S12-70
High-Speed BiCMOS ECL Self-Timed Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) ..... S12-72
High-Speed BiCMOS ECL Self-Timed Static RAM 256 K ( $64 \mathrm{~K} \times 4$-Bit) ..... S12-74
High-Speed BiCMOS ECL Static RAM 256 K ( $64 \mathrm{~K} \times 4$-Bit) with Synchronous Write ..... S12-76
High-Speed BiCMOS ECL Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) with Conditional Write ..... S12-78
High-Speed BiCMOS ECL Static RAM 64K ( $64 \mathrm{~K} \times 1$-Bit) ..... S12-1
High-Speed BiCMOS ECL Static RAM 64K ( $64 \mathrm{~K} \times 1$-Bit) ..... S12-6
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) ..... S12-16
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) MIL-STD-883 Compliant ..... S12-21
High-Speed BiCMOS ECL Self-Timed Static RAM 64K ( $16 \mathrm{~K} \times 4$-Bit) STRAM ..... S12-31
High-Speed BiCMOS ECL Self-Timed Static RAM 64K ( $16 \mathrm{~K} \times 4$-Bit) STRAM ..... S12-45
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) with Synchronous Write ..... S12-57
High-Speed BiCMOS ECL Static RAM 64 K ( $16 \mathrm{~K} \times 4$-Bit) with Conditional Write ..... S12-63
High-Speed BiCMOS ECL Static RAM 256 K ( $64 \mathrm{~K} \times 4$-Bit) ..... S12-70
High-Speed BiCMOS ECL Self-Timed Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) ..... S12-72
High-Speed BiCMOS ECL Self-Timed Static RAM 256K ( $64 \mathrm{~K} \times 4-\mathrm{Bit}$ ) ..... S12-74
High-Speed BiCMOS ECL Static RAM 256K (64K x 4-Bit) with Synchronous Write ..... S12-76
High-Speed BiCMOS ECL Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) with Conditional Write ..... S12-78
Non-Inverting Octal Register Transceiver ..... S10-40
Multilevel Pipeline Register ..... S10-45
Multilevel Pipeline Register ..... S10-45
Inverting Octal Register Transceiver ..... S10-40
4-Bit Microprocessor Slice (14-56) ..... 8-1
Carry-Lookahead Generator ..... 8-12
4-Bit Microprocessor Slice (14-56) ..... 8-16
12-Bit Sequencer (14-56, 14-197) ..... 8-63
16-Bit Cascadable EDC ..... S8-56
IDT39C8XXX Family ..... 10-11
Microcycle Length Controller ..... 8-117
16-Bit Microprocessor Slice ..... S8-1
16 -Bit Microprocessor Slice w/SPC ${ }^{\text {MM }}$ ..... S8-13
32-Bit Microprogram Microprocessor w/SPC ..... 8-182
16-Bit Sequencer ..... S8-45
20-Bit Interruptable Sequencer w/SPC ..... 8-208
32-Bit Cascadable EDC ..... S8-83
32-Bit CMOS Flow-Thru Error Detection and Correction Unit ..... S8-108
16-Bit Bidirectional Latch ..... 10-12
16-Bit Register with SPC ${ }^{\text {TM }}$ ..... 10-13
16-Bit Synchronous Binary Counter ..... 10-29
High-Speed Tri-Port Bus Multiplexer ..... S10-51
Octal Register with SPC ${ }^{\text {M }}$ ..... S10-59
1-of-8 Decoder ..... 10-198
Dual 1-of-4 Decoder ..... 10-202
Synchronous Binary Counter w/Asynchronous Master Reset ..... 10-206
Synchronous Binary Counter w/Synchronous Reset ..... 10-206
Carry-Lookahead Generator ..... 10-211
Up/Down Binary Counter w/Asynchronous Presetting ..... 10-216
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 10-220
Inverting Octal Buffer/Line Driver ..... 10-225
Non-Inverting Octal Buffer/Line Driver ..... 10-229
Octal Bidirectional Transceiver ..... 10-233
54AHCT273

## NUMERICAL TABLE OF CONTENTS (CON'T.)

PART\# PAGE54AHCT29954АНСТ37354AHCT37454AHCT37754AHCT52154AHCT533
54AHCT534
54AHCT573
54AHCT574
54AHCT640
54AHCT645
54/74FBT240
54/74FBT241
54/74FBT244
54/74FBT245
54/74FBT373
54/74FBT374
54/74FBT540
54/74FBT541
54/74FBT821
54/74FBT823
54/74FBT827
54/74FBT841
54/74FBT843
54/74FCT138
54/74FCT139
54/74FCT151
54/74FCT157
54/74FCT161
54/74FCT163
54/74FCT182
54/74FCT191
54/74FCT193
54/74FCT240
54/74FCT241
54/74FCT244
54/74FCT245
54/74FCT251
54/74FCT257
54/74FCT273
54/74FCT299
54/74FCT373
54/74FCT374
54/74FCT377
54/74FCT399
54/74FCT521
54/74FCT533
54/74FCT534
54/74FCT540
54/74FCT541
54/74FCT543
54/74FCT573
54/74FCT57454/74FCT620
54/74FCT621
54/74FCT622
54/74FCT640
54/74FCT645
Universal Shift Register ..... 10-241
Octal Transparent Latch ..... 10-245
Non-Inverting Octal D Flip-Flop ..... 10-249
Octal D Flip-Flop w/Clock Enable ..... S10-184
8-Bit Comparator ..... 10-257
Octal Transparent Latch ..... 10-261
Inverting Octal D Flip-Flop ..... 10-265
Octal Transparent Latch ..... 10-269
Octal D Register ..... 10-273
Inverting Octal Bidirectional Transceiver ..... 10-281
Non-Inverting Octal Bidirectional Transceiver ..... 10-285
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-inverting Octal Bidirectional Transceiver ..... S10-92
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Non-Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
1-of-8 Decoder ..... S10-73
Dual 1-of-4 Decoder ..... 10-48
Fast CMOS 8-Input Multiplexer ..... S10-9
Fast CMOS Quad 2-Input Multiplexer ..... S10-14
Synchronous Binary Counter w/Asynchronous Master Reset ..... 10-52
Synchronous Binary Counter w/Synchronous Reset ..... 10-52
Carry-Lookahead Generator ..... S10-77
Up/Down Binary Counter w/Preset and Ripple Clock ..... 10-62
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 10-67
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Bidirectional Transceiver ..... S10-92
Fast CMOS 8 -Input Multiplexer (3-State) ..... S10-19
Fast CMOS Quad 2-Input Multiplexer ..... S10-24
Octal D Flip-Flop w/Buffered Asynchronous Master Reset ..... S10-96
Universal Shift Register w/Common Parallel I/O Pins ..... S10-100
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Octal D Flip-Flop w/Clock Enable ..... S10-113
Quad Dual-Port Register ..... S10-117
8-Bit Comparator ..... 10-113
Octal Transparent Latch ..... 10-117
Octal D Flip-Flop ..... 10-121
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
Octal Latched Transceiver ..... S10-126
Octal Transparent Latch ..... 10-135
Octal D Register ..... 10-139
Fast CMOS Octal Bus Transceiver (3-State) ..... S10-29
Fast CMOS Octal Bus Transceiver (Open Collector) ..... S10-35
Fast CMOS Octal Bus Transceiver (Open Collector) ..... S10-35
Inverting Octal Bidirectional Transceiver ..... S10-132
Octal Bidirectional Transceiver ..... S10-136
Non-Inverting Octal Buffer ..... S10-140

## NUMERICAL TABLE OF CONTENTS (CON'T.)

PART\#54/74FCT64854/74FCT65154/74FCT65254/74FCT82154/74FCT82254/74FCT82354/74FCT82454/74FCT82554/74FCT82654/74FCT827
54/74FCT828
54/74FCT833
54/74FCT834
54/74FCT84154/74FCT842
54/74FCT843
54/74FCT84454/74FCT845
54/74FCT846
54/74FCT853
54/74FCT85454/74FCT861
54/74FCT862
54/74FCT86354/74FCT864
6116
6129861592
61593
61594
61595
61676168
Inverting Octal Register Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S10-140
Inverting Octal Register Transceiver ..... S10-146
Non-Inverting Octal Register Transceiver ..... S10-146
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
9-Bit Non-Inverting Register ..... S10-152
9-Bit Inverting Register ..... S10-152
8-Bit Non-Inverting Register ..... S10-152
8-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Inverting Buffer ..... S10-158
8-Bit Transceiver w/Parity ..... S10-163
8-Bit Transceiver w/Parity ..... S10-163
10-Bit Non-Inverting Latch ..... S10-171
10-Bit Inverting Latch ..... S10-171
9 -Bit Non-Inverting Latch ..... S10-171
9-Bit Inverting Latch ..... S10-171
8-Bit Non-Inverting Latch ..... S10-171
8-Bit Inverting Latch ..... S10-171
8-Bit Transceiver w/Parity ..... S10-163
8-Bit Transceiver w/Parity ..... S10-163
10-Bit Non-Inverting Transceiver ..... S10-178
10-Bit Inverting Transceiver ..... S10-178
9-Bit Non-Inverting Transceiver ..... S10-178
9-Bit Inverting Transceiver ..... S10-178
$16 \mathrm{~K}(2 \mathrm{~K} \times 8) \mathrm{CMOS}$ SRAM ..... S4-143
256K ( $64 \mathrm{~K} \times 4$ ) CMOS SRAM (with Output Enable) ..... S4-115
CMOS Synchronous Static RAM with Transparent Outputs 64K (16K x 4-Bit) ..... S4-106
CMOS Synchronous Static RAM with Output Registers 64 K (16K $\times 4$-Bit) ..... S4-108
CMOS Synchronous Static RAM with Output Registers and Output Enable 64K (16K x 4-Bit) ..... S4-110
CMOS Synchronous Static RAM with Transparent Outputs and Output Enable 64K(16K x 4-Bit)S4-112
16K (16K x 1) CMOS SRAM (Power Down) ..... S4-1
16K (4K x 4) CMOS SRAM (Power Down) ..... S4-28
CMOS High-Speed Static RAM Cache-Tag ( $4 \mathrm{~K} \times 4$ ) ..... S4-50
16K ( $4 \mathrm{~K} \times 4$ ) CMOS Cache-Tag SRAM ..... S4-52
CMOS Static RAM With Output Enable 16K (4K x 4) ..... S4-59
64K (16K x 4) CMOS SRAM (with Output Enable) ..... S4-69
High-Speed $8 \mathrm{~K} \times 8$ Dual-Port Static RAM ..... S5-103
High-Speed 16K $\times 8$ Dual-Port Static RAM ..... S5-109
High-Speed 1K $\times 9$ Dual-Port Static RAM ..... S5-18
High-Speed 1K $\times 9$ Dual-Port Static RAM ..... S5-19
High-Speed $1 \mathrm{~K} \times 9$ Dual-Port Static RAM ..... S5-18
High-Speed $1 K \times 9$ Dual-Port Static RAM ..... S5-19
High-Speed 2K x 9 Dual-Port Static RAM ..... S5-51
High-Speed 2K x 9 Dual-Port Static RAM ..... S5-52
High-Speed 2K x 9 Dual-Port Static RAM ..... S5-52
High-Speed 4K $\times 16$ Dual-Port Static RAM ..... S5-100
High-Speed $8 \mathrm{~K} \times 16$ Dual-Port Static RAM ..... S5-106
High-Speed 1K $\times 8$ Four-Port Static RAM ..... S5-112
High-Speed $2 \mathrm{~K} \times 8$ Four-Port Static RAM ..... S5-121
256K (32K x 8) CMOS SRAM (Power Down) ..... S4-193
256K (256K x 1) CMOS SRAM (Power Down) ..... S4-19
256K (64K x 4) CMOS SRAM ..... S4-125
High-Speed Static RAM Organized as $32 \mathrm{~K} \times 9$ ..... S4-205
71259
CMOS SRAM (Separate I/O-Output Follows Input at Write)
CMOS SRAM (Separate I/O-Output Follows Input at Write) ..... S4-134 ..... S4-134
7128
7128
CMOS SRAM (Separate I/O-Output High Z at Write) ..... S4-134

## NUMERICAL TABLE OF CONTENTS (CON'T.)

PART\# ..... PAGE
7130 8K (1K x 8) Dual-Port RAM (MASTER) ..... S5-1
71327132116K (2K x 8) Dual-Port RAM (MASTER)S5-20
16K (2K x 8) Dual-Port RAM (MASTER w/Interrupts) ..... S5-35
71322 16K ( $2 \mathrm{~K} \times 8$ ) Dual-Port RAM ( $w /$ Semaphores) ..... S5-53
7133 32K ( $2 \mathrm{~K} \times 16$ ) Dual-Port RAM (MASTER) ..... S5-657134
32K (4K x 8) Dual-Port RAM ..... S5-79
32K ( $4 \mathrm{~K} \times 8$ ) Dual-Port RAM (w/Semaphores) ..... S5-87
8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (SLAVE) ..... S5-1
16K (2K x 8) Dual-Port RAM (SLAVE) ..... S5-20
16K (2K x 8) Dual-Port RAM (SLAVE w/Interrupts) ..... S5-35
32K (2K x 16) Dual-Port RAM (SLAVE) ..... S5-65
CMOS Static RAMs 64K (4K x 16-Bit) Registered RAM with SPC ${ }^{\text {mM }}$ ..... S4-218
71509 High-Speed Static RAM Organized as $32 \mathrm{~K} \times 9$ ..... S4-207
71564
CMOS Static RAM with Latched Addresses ( 64 K ( $8 \mathrm{~K} \times 8$-Bit) ..... S4-191
71578 CMOS Static RAM with Exclusive-OR Latched Addresses 64 K ( $8 \mathrm{~K} \times 8$-Bit) ..... S4-192
71583 ..... S4-20271586 S
715987164
7165
7168171682
71697174
CMOS Static RAMS 64 K ( $4 \mathrm{~K} \times 16$-Bit) Latched Cache-RAM ..... S4-242
CMOS Static RAM with Latched Addresses 64K (16K x 4-Bit) ..... S4-114
$64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) CMOS SRAM (Power Down) ..... S4-154
64K ( $8 \mathrm{~K} \times 8$ ) Resettable CMOS SRAM ..... S4-163
$16 \mathrm{~K}(4 \mathrm{~K} \times 4$ ) CMOS SRAM (Separate I/O-Output Follows Input at Write) ..... S4-39
16K (4K $\times 4$ ) CMOS SRAM (Separate I/O-Output High Z at Write) ..... S4-39
CMOS High-Speed Static RAM $8 \mathrm{~K} \times 9$ ..... S4-204
64 K ( $8 \mathrm{~K} \times 8$ ) CMOS Cache-Tag SRAM ..... S4-181
CMOS High-Speed Static RAM Cache-Tag 16K $\times 4$-Bit) ..... S4-65
High-Speed Static RAM Cache $4 \mathrm{~K} \times 4$ ..... S4-67
$64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ CMOS SRAM (Power Down) ..... S4-209
$64 \mathrm{~K}(64 \mathrm{~K} \times 1$ 1) CMOS SRAM (Power Down) ..... S4-11
64K (16K x 4) CMOS SRAM (Power Down) ..... S4-78
$64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ CMOS SRAM ( $2 \overline{\mathrm{CS}}$ and $\overline{\mathrm{OE}}$ ) ..... S4-86
$64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ CMOS SRAM (Separate I/O-Output Follows Input at Write) ..... S4-96
64K (16K x 4) CMOS SRAM (Separate I/O-Output High Z at Write) ..... S4-96
71 C65 $64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) SRAM (Resettable CMOS I/O) ..... S4-1727200720972107212
$256 \times 9$ FIFO ..... S6-1
$12 \times 12$ Parallel Multiplier-Accumulator ..... 7-1
$16 \times 16$ Paraliel Multiplier-Accumulator ..... 7-9
$12 \times 12$ Parallel Multiplier ..... 7-20
$12 \times 12$ Parallel Multiplier (Single Clock) ..... 7-20
$16 \times 16$ Parallel Multiplier ..... 7-55
$16 \times 16$ Parallel Multiplier (32-Bit Output) ..... 7-55
$16 \times 16$ ParalleI Multiplier-Accumulator (19-Bit Output) ..... 7-9
$512 \times 9$ FIFO ..... S6-1
CMOS Parallel FIFO with Flags and $\overline{O E}-1 K \times 9,2 K \times 9,4 K \times 9$ ..... S6-27
CMOS Parallel First-In/First-Out FIFO $1024 \times 9$-Bit ..... S6-14
2K x 9 FIFO ..... S6-41
CMOS Parallel FIFO with Flags and $\overline{O E}-1 \mathrm{~K} \times 9,2 \mathrm{~K} \times 9,4 \mathrm{~K} \times 9$ ..... S6-27
$4 \mathrm{~K} \times 9$ FIFO ..... S6-41
CMOS Parallel FIFO with Flags and $\overline{\mathrm{OE}}-1 \mathrm{~K} \times 9,2 \mathrm{~K} \times 9,4 \mathrm{~K} \times 9$ ..... S6-27
CMOS Parallel First-In/First-Out FIFO 4K x 18-Bit \& $8 \mathrm{~K} \times 18$-Bit ..... S6-55
7205 CMOS Parallel First-In/First-Out FIFO 8K x 9-Bit \& 16K $\times 9$-Bit ..... S6-56720557206
72103
72104
7210572115
CMOS Parallel First-In/First-Out FIFO 4K $\times 18$-Bit \& $8 \mathrm{~K} \times 18$-Bit ..... S6-55
CMOS Parallel First-In/First-Out FIFO 8K x 9-Bit \& 16K $\times 9$-Bit ..... S6-56
$2 \mathrm{~K} \times 9$ Parallel-Serial FIFO ..... S6-57
$4 \mathrm{~K} \times 9$ Parallel-Serial FIFO ..... S6-57
$256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
$256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
72125 $256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
72131 $2048 \times 9$-Bit \& $4096 \times 9$-Bit Parallel-to-Serial CMOS FIFO ..... S6-95
72132 $2048 \times 9$-Bit \& $4096 \times 9$-Bit Serial to Parallel CMOS FIFO ..... S6-109

## NUMERICAL TABLE OF CONTENTS (CON'T.)

PART\#
PAGE
721417214272215
7222572401
7240272403
7240472413
$2048 \times$ 9-Bit \& $4096 \times 9$-Bit Parallel-to-Serial CMOS FIFO ..... S6-95
$2048 \times 9$-Bit \& $4096 \times 9$-Bit Serial to Parallel CMOS FIFO ..... S6-109
$1024 \times 18$-Bit $512 \times 18$-Bit CMOS Synchronous FIFO ..... S6-122
$1024 \times 18$-Bit $512 \times 18$-Bit CMOS Synchronous FIFO ..... S6-122
$64 \times 4$ FIFO with Output Enable ..... S6-123
$64 \times 4$ FIFO with Output Enable ..... S6-123
$64 \times 4$ FIFO with Output Enable ..... S6-123
$64 \times 5$ FIFO with Output Enable ..... S6-123
CMOS Parallel $64 \times 5$ FIFO (with Flags) ..... S6-134
$1 \mathrm{~K} \times 18$-Bit-2K $\times 9$-Bit CMOS BiFIFO ..... S6-145
$1 \mathrm{~K} \times 18$-Bit $-2 \mathrm{~K} \times 9$-Bit CMOS BiFIFO ..... S6-145
$1 \mathrm{~K} \times 18$-Bit CMOS BiFIFO ..... S6-165
BiCMOS Parallel First-In/First-Out FIFO $4 \mathrm{~K} \times 9$-Bit ..... S6-54
$16 \times 16$ Parallel Multiplier (32-Bit Output) ..... S7-1
16-Bit CMOS Multilevel Pipeline Registers ..... S7-9
16-Bit CMOS Multilevel Pipeline Registers ..... S7-9
16-Bit CMOS Cascadable ALU ..... S7-15
16-Bit CMOS Cascadable ALU ..... S7-15
16-Bit CMOS Cascadable ALU ..... S7-23
8-Bit Video DAC ..... 11-1
9 -Bit Video DAC ..... 11-12
Triple 8-Bit PaletteDAC ${ }^{\text {rm }}$ ..... S11-11
8-Bit Flash ADC ..... S11-24
8-Bit Flash ADC w/Overflow Output ..... S11-34
Triple 8-Bit Video DAC ..... S11-1
Complete Flash ADC Digitizing System ..... S11-44
RISC CPU Processor ..... S9-1
RISC CPU Write Buffer ..... S9-8
RISC CPU Write Buffer ..... S9-14
RISC CPU Processor ..... S9-20
RISC Floating-Point Accelerator (FPA) ..... S9-39
RISC CPU Write Buffer ..... S9-52
64K (8K x 8) Dual-Port RAM ..... 13-125
128K (16K x 8) Dual-Port RAM ..... 13-125
256K (32K x 8) Dual-Port RAM ..... 13-135
$64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 13-142
128K (16K x 8) Dual-Port RAM ..... 13-142
CMOS Parallel In-Out FIFO Module $2 \mathrm{~K} \times 9$-Bit \& $4 \mathrm{~K} \times 9$-Bit ..... 13-146
CMOS Parallel In-Out FIFO Module $2 \mathrm{~K} \times 9$-Bit $\& 4 \mathrm{~K} \times 9$-Bit ..... 13-146
$8 \mathrm{~K} \times 9$ FIFO ..... 13-157
$16 \mathrm{~K} \times 9$ FIFO ..... 13-157
128K x 8 SRAM w/Latched Address, Latched Data In, Latched Data Out ..... 13-172
128K x 8 SRAM w/Latched Address, Registered Data In, Registered Data Out ..... 13-175
128K x 8 SRAM w/Latched Address, Registered Data In, Latched Data Out ..... 13-178
128K x 8 SRAM w/Latched Address, Latched Data In, Registered Data Out ..... 13-181
1 Megabit ( $128 \mathrm{~K} \times 8$ ) Registered and Buffered SRAM Subsystem Family ..... 13-168
128K x 8 SRAM w/Registered Address, Registered Data In, Registered Data Out ..... 13-184
128K $\times 8$ SRAM w/Registered Address, Registered Data In, Latched Data Out ..... 13-187
128K x 8 SRAM w/Registered Address, Latched Data In, Registered Data Out ..... 13-190
128K x 8 SRAM w/Registered Address, Latched Data In, Latched Data Out ..... 13-193
256K (32K $\times 8$-Bit) CMOS Static RAM ..... 13-63
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic DIP) ..... 13-1
4 Megabit ( $256 \mathrm{~K} \times 16$ ) CMOS SRAM ..... S13-23
2 Megabit ( $64 \mathrm{~K} \times 32$ ) CMOS SRAM ..... S13-29
Dual Multiplexed $16 \mathrm{~K} \times 20$ SRAM ..... S13-35
$16 \mathrm{~K} \times 32$ High-Speed Writable Control Store w/SPC ${ }^{\text {™ }}$ ..... S13-41
$4 \mathrm{~K} \times 80$ Writable Control Store Static RAM Module With On-Board Sequencer ..... S13-55
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM ..... S13-1

## NUMERICAL TABLE OF CONTENTS (CON'T.)

PART\# PAGE
7M656 256K (16K x 16) CMOS SRAM ..... S13-8
7M812 $512 \mathrm{~K}(64 \mathrm{~K} \times 8$ ) CMOS SRAM ..... S13-17
7M9127MB2001S
512K (64K x 9) CMOS SRAM ..... S13-17
$8 \mathrm{~K} \times 36$ FIFO Module ..... S13-76
7MB2002S13-85
7MB4009 2 (16K $\times 16$ ) CMOS Static RAM FR-4 Dip Module ..... S13-927MB60367MB60397MB60407MB60427MB60437MB60497MB6051
7MC156
7MC40017MC40057 MC 40187MC4032
7MP1567MP4008L7MP4567MP5647MP60257RS201
128K x 16 Shared Port RAM ..... S13-98
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU ..... S13-105
Dual ( $16 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module For General CPUs ..... S13-111
High-Speed Writable Control Store w/SPC ${ }^{\text {m }}$ ..... S13-117
Dual ( $8 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module for IDT79R3000 CPU ..... S13-131
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) ..... S13-135
Dual ( $8 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module for IDT79R3000 (Multiprocessor) ..... S13-138
$256 \mathrm{~K} \times 1$ CMOS SRAM (Ceramic SIP) ..... S13-140
1 Megabit (1024 x 1) CMOS SRAM w/Separate I/O (Ceramic SIP) ..... S13-146
256K (16K x 6) CMOS Static RAM Ceramic Dual SIP Module ..... S13-152
$64 \mathrm{~K} \times 6$ CMOS Static RAM Ceramic SIP Module ..... S13-158
512K (16K x 32) CMOS SRAM (Ceramic Dual SIP) ..... S13-164
256K (256K x 1) CMOS SRAM (Plastic SIP) ..... S13-171
1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM (Plastic SIP) ..... S13-183
256K (64K x 4) CMOS SRAM (Plastic SIP) ..... S13-177
80K (16K x 5) CMOS SRAM (Plastic SIP) Module ..... 13-29
512K (64K x 8) Synchronous SRAM (Plastic SIP) ..... S13-189
R3000 MAC II Board ..... S9-68
8M612 $512 \mathrm{~K}(32 \mathrm{~K} \times 16)$ CMOS SRAM Module ..... 13-92
8M6248M628
8M6561 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM Module13-92
128 K ( $8 \mathrm{~K} \times 16$ ) CMOS SRAM Module ..... 13-99
256K (16K x 16) CMOS SRAM Module ..... 13-99
8M824 1Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM Module ..... 13-1078M8568MP612
8MP624
8MP6288MP6568MP824
256K (32K x 8) Low-Power CMOS SRAM Module ..... 13-113
512K (32K x 16) CMOS SRAM (Plastic SIP) Module ..... 13-74
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic SIP) Module ..... 13-74
128 K ( $8 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic SIP) ..... S13-195
256K (16K x 16) CMOS SRAM (Plastic SIP) ..... S13-195
1 Megabit (128K x 8) CMOS SRAM (Plastic SIP) Module ..... 13-86

## Product Selector and Cross Reference Guides

Technology/Capabilutes
Qualliv and Rellabilly
Statio RAMI
Muth-Por RAMs
PlFO Momones
Dightal Signal Procossing (DSP)
Bit-Sice Microprocessor Devices (HACROSLIOEM) anc EDC
heduced lnstmotion Ser Computer (hisc) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Applloation and Technteal Notes
Package Diagram Outhes

## IDT PACKAGE MARKING DESCRIPTION

## PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, on ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

1. An "IDT" corporate identifier for Integrated Device Technology, Inc.
2. A basic device part number composed of alpha-numeric characters.
3. A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used:
" S " or "SA" is used for the standard product's power.
"L" or "LA" is used for lower power than the standard product.
4. A device speed identifier, when applicable, is either alpha characters, such as " $A$ " or " $B$ ", or numbers, such as 20 or 45 . The speed units, depending on the product, are in nanoseconds or megahertz.
5. A package identifier, composed of one or two alpha characters. The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
6. A temperature/process identifier. The product is available in either the commercial or military temperature range, processed to a commercial specification, or the product is available in the military temperature range with full compliance to MIL-STD-883. Many of IDT's products have burn-in included as part of the standard commercial process flow.
7. A special process identifier, composed of alpha characters, is used for products which require radiation enhancement (RE) or tolerance (RT).

Example:


* Field Identifier Applicable To All Products


## ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly and are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

A = Anam, Korea
$1=$ USA
$P=$ Penang, Malaysia

## MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883C. Such products are identified by a "C" designation on the package. The location of this designator is specified by internal documentation at IDT.

## IDT High-Speed CMOS Products Common Features

- Fabricated with IDT's advanced CEMOSN dual-well, oxide-isolated, ion-implanted technology with feature sizes down to submicron.
- Proprietary ESD protection circuitry is designed into all inputs and outputs to ensure that they will withstand repeated applications of ESD stress and do not exhibit the degradation found in many other MOS or bipolar products.
- IDT products are designed, manufactured and tested to the highest standards of quality and reliability
- they begin with stringent design rules derived for use in high-reliability programs
- they are manufactured with a dedicated commitment to reliable workmanship
- rigid controls are employed throughout wafer fab, device assembly and test
- All military grade products are manufactured in compliance with the latest revision of MIL-STD-883, Class B.
- Military module assemblies are constructed using screened IDT monolithic products and receive additional burn-in and electrical test screening to assure package integrity and mechanical reliability.
- Monolithic products are available in ceramic and plastic packages. The various packages available are DIPs, Pin Grid Arrays, LCCs, SOICs and Flatpacks
- All products operate from a single 5 V power supply.
- Inputs and outputs, depending on the product, are directly TTL, CMOS or ECL-compatible.
- Alpha-particle induced soft error protection for static RAMs.
- Latch-up protection circuitry.


## High-Speed CMOS Radiation Hardened Products

- Radiation Enhanced ('RE) or Radiation Tolerant ('RT) versions of IDT products available. Parameters/Speed options of IDT's military product data sheets are applicable for most 'RT \& 'RE devices (consult factory).
- IDT has purchased/installed equipment for Total Dose testing. The IDT Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level. Only wafers with sampled die that pass Total Dose level test are assembled and used for order (consult factory for more details on Total Dose sample testing).
- Radiation Enhanced devices processed on Epi wafers are qualified by IDT's Total Dose test plan sample die testing of 10K Rads Total Dose [RADs(Si)] or greater (consult factory for higher Total Dose levels).
- Radiation Tolerant devices are qualified by IDT's Total Dose plan sample die testing of 10 K Rads Total Dose [RADs(Si)].
- Manufactured in compliance with the latest revision of MIL-STD-883, Class B or Class S.


## Key

Boldface indicates an improved IDT feature.
The availability column shows the above date when limited production quantities will be available.
CALL in the data book page column means that the data sheet has not been included in the data book; a copy, when available, may be obtained from IDT or from its sales offices.

CMOS, MICROSLICE, SPC, Flexishift, PaletteDAC, BiCEMOS, CacheRAM and BiFIFO are trademarks of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Company.
UNIX is a trademark of AT\&T.

## High-Speed CMOS RISC Microprocessor Family

- Highest performance CMOS RISC processors available
- Flexible architecture can be tailored to wide set of price/performance needs
- Applications range from embedded control to multiprocessing systems
- Efficient pipelining assists in obtaining an execution rate of one instruction per cycle
- Optimizing compilers for C, Pascal, FORTRAN, Ada, PL/1, and Cobol
- R2000A and R3000 are code compatible
- Floating Point Accelerator conforms with IEEE 754-1985 standard
- Write-Buffer enhances CPU performance by allowing memory "write-through" during run cycles
- R2000A available in 12.5 and 16.7 MHz clock rates
- R3000 available in $16.7,20$, and 25 MHz clock rates

| Part Number | Description | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: |
| IDT79R3000 | RISC CPU Processor, 20 mips @ 25MHz, On-chip Cache Control, Memory Management Unit, 64-Entry Translation Lookaside Buffer, Thirty-two 32-bit General Purpose Registers | 1500 | NOW |
| IDT79R3010 | RISC Floating-Point Accelerator, 7 MFLOPS single precision LINPACK, 4 MFLOPS double precision LINPACK | 2000 | NOW |
| IDT79R3020 | RISC CPU Write Buffer | 100 | NOW |
| IDT79R2000A | RISC CPU Processor, 10 mips @ 16.7 MHz , On-chip Cache Control, Memory Management Unit, 64-entry Translation Lookaside Buffer, Thirty-two 32-bit General Purpose Registers | 1500 | NOW |
| IDT79R2010A | RISC Floating-Point Accelerator, 4 MFLOPS single precision LINPACK, 2 MFLOPS double precision LINPACK | 2000 | NOW |
| IDT79R2020A | RISC CPU Write Buffer | 100 | NOW |

## R3000/2000A Development Systems

| Model Number | Description | Avail. |
| :--- | :--- | :--- |
| 7RS201* | R3000 NuBus Card for Macintosh, Code <br> development and debugging environment <br> for single-user | Q2'89 |
| $8104^{* *}$ | M/120-3 Mid-range multiple user development <br> system. Rated at 9 mips processing power <br> with 12.5MHz CPU | NOW |
| 8102 | M/120-5 Same as 8104 except rated at <br> 12 mips with 16.7MHz CPU | NOW |
| 8305 | M/2000-6 High-end multi-user development <br> system with 20MHz R3000 CPU | NOW |
| 8302 | M/2000-8 Same as 8305 except rated at 20 mips with 25 MHz CPU |  |

* Note: All development systems (NuBus Card and M/Series) come standard with RISC/os (UNIX) and C compiler software.
** Note: Additional memory, disk peripherals, tape peripherals and interface options are available from IDT.


## High-Speed CMOS RISC Microprocessor Family (cont'd)

R3000/2000A Software

| Model Number | Description | Avail. |
| :--- | :--- | :--- |
| $3103 C-E$ | FORTRAN RISCompiler and runtimes | NOW |
| $3104 \mathrm{C}-\mathrm{E}$ | Pascal RISCompiler and runtimes | NOW |
| $3105 \mathrm{C}-\mathrm{E}$ | COBOL RISCompiler and runtimes | NOW |
| $3106 \mathrm{C}-\mathrm{E}$ | Ada RISCompiler and runtimes | NOW |
| $3107 \mathrm{C}-\mathrm{E}$ | PL/ RISCompiler and runtimes | NOW |
| $3120 \mathrm{C}-$ SCR | System Programmer's Package (SPP) Source <br> license and software | NOW |

## Integrated RISC Solutions

IDT is committed to provide a complete Integrated RISC Solution by combining expertise in silicon process technology with leadership products in development systems and software. Long an industry leader in producing the fastest Static RAMs for cache memory application and high speed logic for memory interface, IDT also offers a low-cost development system for R3000 designs. An R3000 CPU board that is hosted in the Macintosh II (P/N IDT7RS201) comes complete with RISC/os (Mips UNIX operating system), the C language compiler, and debugging software tools.

## IDT Components for Cache and Memory Interface

IDT offers a broad range of cache RAMs and high-speed logic to complement the R2000/R3000 RISC components and provide a fully integrated approach to RISC design. SRAMs available include densities from 16 K to 1 Megabit and feature access times as low as 20 nanoseconds ( ns ) for standard CMOS and 10 ns for BiCEMOS/ECL SRAMs.

Devices specifically developed for RISC systems include IDT's new 715864 K by 16 latched SRAM. This combination device helps eliminate propagation delay in the cache-logic interface and thereby boost system speed. These standard and proprietary devices can be configured by cache size and speed to match a wide variety of applications from embedded control to
high-performance workstations. IDT components typically used for cache and memory interface in the R3000 system include:

| Cache | - IDT6116 | 2K $\times 8$ SRAM |  | 20ns Access Time |
| :---: | :---: | :---: | :---: | :---: |
| Memory | - IDT71586 4K |  | $4 \mathrm{~K} \times 16$ Latch/SRAM | 35 ns Access Time |
|  | - IDT7198 | $16 \mathrm{~K} \times 4$ SRAM |  | 20ns Access Time |
|  | -1DT7164 | $8 \mathrm{~K} \times 8$ SRAM |  | 25ns Access Time |
|  | - IDT71258 | 64 K | 4 SRAM | 25ns Access Time |
| Bus | - IDT74FCT373A |  | Octal Latch |  |
| Interface | - IDT74FCT3 | 74A | Octal Register |  |
| Logic | - IDT74FCT2 | 40A | Octal Buffer |  |
|  | - IDT74FCT2 | 44A | Octal Buffer |  |
|  | - IDT74FCT6 | 46A | Bi-directional |  |
|  | - IDT74FCT8 | 23 A | 9-bit Register |  |

RISC Subsystem Modules and Peripheral Support
IDT is introducing a number of R3000 CPU subsystem modules as well as high-speed SRAM cache-modules targetepd for RISC-based systems. These surface mount modules decrease motherboard complexity and thereby decrease overall system cost. Because IDT modules and their components are fully tested, the need for component testing is eliminated. All individual components are selected and tested for their sub-system speed-timing compatibility. Modules also expedite system development and therefore decrease time-to-market.

RISC Modules and Peripheral Components

| Peripheral Support | - IDT49C460 | 32-bit EDC |
| :---: | :---: | :---: |
|  | - IDT49C465 | 32-bit FLOWTHRU - EDC ${ }^{\text {M }}$ |
|  | - IDT7252 | Bi-directional FIFO Peripheral Interface Card (32-bit bus to 8-bit bus) |
| Cache Memory Modules | Standard Versions: |  |
|  | - IDT7MB6039 | Dual 16K $\times 60$ |
|  | - IDT7MB6042 | Dual 8K $\times 60$ |
|  | - IDT7MB6044 <br> Multi processing: | Dual 4K $\times 60$ |
|  | - IDT7MB6049 | Dual 16K $\times 60$ |
|  | - IDT7MB6051 | Dual $8 \mathrm{~K} \times 60$ |
| CPU Communication Devices | - IDT7202 | 1K $\times 9$ FIFO |
|  | - IDT7203 | $2 \mathrm{~K} \times 9$ FIFO |
|  | - IDT7204 | $4 \mathrm{~K} \times 9$ FIFO |
|  | - IDT7205 | $8 \mathrm{~K} \times 9 \mathrm{FIFO}$ (in development) |
|  | - IDT7130 | $1 \mathrm{~K} \times 8$ Dual-Port DRAM with interrupts |
|  | - IDT7132 | $2 \mathrm{~K} \times 8$ Dual-Port SRAM |
|  | - IDT7133 | $2 \mathrm{~K} \times 16$ Dual-Port SRAM |
|  | - IDT7134 | $4 \mathrm{~K} \times 8$ Dual-Port SRAM |
|  | - IDT71342 | 4K $\times 8$ Dual-Port with Semaphores |

## DESC SMD Products

- DESC SMD (Standard Military Drawing) program eliminates the need for multiple source control drawings. IC manufacturers, primes, and DOD share the same specification format. The benefits are improved availability to a military drawing, stable data sheet parameters, and a listed DESC SMD product
- DESC SMD numbers, pending or listed, for 64 IDT products
- SRAM
- DSP
- MICROSLICE

| DESC SMD No. | IDT Part No. | Status |
| :---: | :---: | :---: |
| SRAM |  |  |
| 84036 | 6116 | LISTED |
| 84132 | 6167 | LISTED |
| 5962-86015 | 7187 | LISTED |
| 5962-86859 | 6198/7198/7188 | LISTED |
| 5962-86705 | 6168 | LISTED |
| 5962-85525 | 7164 | LISTED |
| 5962-88552 | 71256 | LISTED |
| 5962-88611 | 71682 L | LISTED |
| 5962-88662 | 71256 S | LISTED |
| 5962-88681 | 712585 | LISTED |
| 5962-88545 | 71258 L | LISTED |
| 5962-88544 | 71257 L | LISTED |
| 5962-88725 | 71257 S | LISTED |
| 5962-89524 | 61298 L | PENDING |
| 5962-88740 | 6116 | PENDING |
| SMP |  |  |
| 5962-86875 | 7130/7140 | LISTED |
| 5962-87002 | $7132 / 7142$ | LISTED |
| 5962-88610 | 7133S/7143S | LISTED |
| 5962-88665 | 7133L7143L | LISTED |
| DSP |  |  |
| 5962-87531 | 7201LA | LISTED |
| 5962-86873 | 7216 L | LISTED |
| 5962-86846 | 72404 | LISTED |
| 5962-87686 | 7217L | LISTED |
| 5962-88669 | 72035 | PENDING |
| 5962-89536 | 7202 L | PENDING |
| 5962-88733 | 7210 | PENDING |
| 5962-89523 | 72403L | PENDING |
| MICROSLICE |  |  |
| 5962-87708 | 39C10B/C | LISTED |
| 5962-88535 | $39 \mathrm{C01C/D}$ | LISTED |
| 5962-88533 | $49 \mathrm{C} 460 \mathrm{~A} / \mathrm{B}$ | LISTED |
| 5962-88613 | 39C60/A | LISTED |

## - DATA CONVERSION

- HIGH SPEED FCT/FCTA LOGIC
- SMD numbers for the following packages
- Cerpacks
- CERDIPS
- LCC
- Sidebraze DIPs
- Flatpacks
- IDT has a direct modem link to DESC to minimize turnaround time for pending SMDs

| DESC SMD No. | IDT Part No. | Status |
| :---: | :---: | :---: |
| MICROSLICE (continued) |  |  |
| 5962-88643 | 49C410/A | LISTED |
| 5962-89517 | 49C402/A | PENDING |
| DCP |  |  |
| 5962-88743 | 75C48 | LISTED |
| LOGIC |  |  |
| 5962-87630 | 54FCT244/A | LIST/PEND |
| 5962-87629 | 54FCT245/A | LIST/PEND |
| 5962-86862 | 54FCT299 | LISTED |
| 5962-87644 | 54FCT373/A | LISTED |
| 5962-87628 | 54FCT374/A | PENDING |
| 5962-87627 | 54FCT377/A | LIST/PEND |
| 5962-87654 | 54FCT138/A | LIST/PEND |
| 5962-87655 | 54FCT240/A | LIST/PEND |
| 5962-87656 | 54FCT273/A | LIST/PEND |
| 5962-87704 | 54FCT861 | PENDING |
| 5962-87667 | 54FCT827A/B | PENDING |
| 5962-88575 | 54FCT841 | PENDING |
|  | 54FCT533 | PENDING |
|  | 54FCT182/A | PENDING |
| 5962-88608 | 54FCT821/A | LISTED |
|  | 54FCT645 | PENDING |
|  | 54FCT640 | PENDING |
|  | 54FCT534 | PENDING |
| 5962-88543 | 54FCT521/A | PENDING |
| 5962-88675 | 54FCT845A/B | LISTED |
| 5962-88640 | 54FCT161/A | LIST/PEND |
| 5962-88639 | 54FCT573 | LISTED |
| 5962-88656 | 54FCT823A/B | LISTED |
| 5962-88657 | 54FCT163/A | LISTED |
| 5962-88674 | 54FCT825A/B | LISTED |
| 5962-88661 | 54FCT863A/B | PENDING |
| 5962-88736 | 29FCT520A | PENDING |
|  | 54FCT646 | PENDING |
|  | 54FCT139/A | PENDING |
|  | 54FCT824 | PENDING |

## High-Speed CMOS Static RAMs

- Extremely fast access times
- Low power consumption
- 2 V data retention battery backup on all low-power devices
- Three-state outputs
- Available in military and commercial temperature ranges

| Part Number | Description | Max. Speed (ns) <br> Mil. Com'l. |  | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MONOLITHIC |  |  |  |  |  |
| IDT6167 | $16 \mathrm{~K}(16 \mathrm{~K} \times 1)$ | $20$ | $\begin{aligned} & 15 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 225 \\ & 225 \end{aligned}$ | $\begin{aligned} & \text { NOW } \\ & \text { Q2'89 } \end{aligned}$ |
| IDT6168 | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ | $\begin{aligned} & 25 \\ & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & 12 \end{aligned}$ | $\begin{aligned} & 225 \\ & 275 \\ & 300 \end{aligned}$ | NOW Q2'89 <br> Q2'89 |
| IDT71681 | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ with separate data inputs and outputs; outputs track inputs during write mode | $\begin{aligned} & 25 \\ & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 225 \\ & 300 \\ & 300 \\ & \hline \end{aligned}$ | NOW Q2'89 Q2'89 |
| IDT71682 | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ with separate data inputs and outputs; outputs in high-impedence state during write mode | $\begin{aligned} & 25 \\ & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 225 \\ & 300 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NOW } \\ & \text { Q2'89 } \\ & \text { Q2'89 } \\ & \hline \end{aligned}$ |
| IDT6116 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{array}{r} 225 \\ 275 \\ \hline \end{array}$ | $\begin{aligned} & \text { NOW } \\ & \text { NOW } \end{aligned}$ |
| IDT7187 | $64 \mathrm{~K}(64 \mathrm{~K} \times 1)$ | $\begin{aligned} & 25 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{array}{r} 250 \\ 300 \\ \hline \end{array}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \\ & \hline \end{aligned}$ |
| IDT7188 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT6198 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ with output enable ( $\overline{\mathrm{OE})}$ for added system flexibility | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT7198 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4$ ) output enable $(\overline{\mathrm{OE}})$ and second chip select $\left(\mathrm{CS}_{2}\right)$ for added system flexibility and memory control | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT71981 | 64 K ( $16 \mathrm{~K} \times 4$ ) with separate data inputs and outputs; outputs track inputs during write mode | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT71982 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4$ ) with separate data inputs and outputs; outputs in high-impedence state during write mode | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT7164 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 25 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | $\begin{aligned} & \hline \text { NOW } \\ & \text { Q3'89 } \end{aligned}$ |
| IDT7165 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ with asynchronous clear and high-speed chip select | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | $\begin{aligned} & \text { NOW } \\ & \text { Q3'89 } \end{aligned}$ |
| IDT71C65 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ with CMOS compatible I/O | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | $\begin{aligned} & \hline \text { NOW } \\ & \text { Q3'89 } \end{aligned}$ |
| IDT7186 | $64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ | $\begin{aligned} & 45 \\ & 35 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NOW } \\ & \text { Q2'89 } \end{aligned}$ |
| IDT71586 | $64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ with address latches | $\begin{aligned} & 45 \\ & 35 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ | $\begin{aligned} & \text { NOW } \\ & \text { Q2'89 } \end{aligned}$ |
| IDT71257 | $256 \mathrm{~K}(256 \mathrm{~K} \times 1)$ | $\begin{aligned} & \overline{35} \\ & 35 \end{aligned}$ | $\begin{aligned} & 35 \\ & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 350 \\ & 350 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { NOW } \\ & \text { Q2'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT71258 | $256 \mathrm{~K}(64 \mathrm{~K} \times 4)$ | $\overline{35}$ 35 | $\begin{aligned} & 35 \\ & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 350 \\ & 350 \\ & 350 \end{aligned}$ | $\begin{aligned} & \hline \text { NOW } \\ & \text { Q2'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT61298 | $256 \mathrm{~K}(64 \mathrm{~K} \times 4)$ with output enable ( $\overline{\mathrm{OE}})$ for added system flexibility | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 350 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |

## High-Speed CMOS Static RAMs (continued)

| Part Number | Description | Max. Speed (ns) Mil. Com'l. |  | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT71281 | 256 K ( $64 \mathrm{~K} \times 4$ ) with separate data inputs and outputs; outputs track inputs during write mode | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 350 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT71282 | 256K ( $64 \mathrm{~K} \times 4$ ) with separate data inputs and outputs; outputs in high-impedence state during write mode | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 350 \\ & 350 \end{aligned}$ | $\begin{aligned} & \text { Q3'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT71256 | 256 K ( $32 \mathrm{~K} \times 8$ ) | $\begin{aligned} & 35 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NOW } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT71027 | 1 Megabit (1024K $\times 1$ ) | 45 | 35 | 500 | 1990 |
| IDT71028 | 1 Megabit ( $256 \mathrm{~K} \times 4$ ) | 45 | 35 | 500 | 1990 |
| IDT71024 | 1 Megabit (128K $\times 8$ ) | 45 | 35 | 500 | 1990 |
| IDT6178 | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ cache-tag with cache address comparator and asynchronous clear | $\begin{aligned} & 15 \\ & 12 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Q2'89 } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT61970 | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ with output enable ( $\overline{\mathrm{OE}})$ | $\begin{aligned} & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Q2'89 } \\ & \text { Q2'89 } \end{aligned}$ |
| IDT7174 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ with cache address comparator, asynchronous clear and high-speed chip select | $\begin{aligned} & \hline 45 \\ & 35 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | $\begin{aligned} & \hline \text { NOW } \\ & \text { Q4'89 } \end{aligned}$ |
| IDT71502 | 64 K ( $4 \mathrm{~K} \times 16$ ) registered RAM for writable control store use; has on-board serial load, parity, breakpoint and trace logic | 35 | 25 | 350 | NOW |

STANDARD RAM MODULES
For additional RAM sizes and configurations from 80K to 4 Megabit, see page 9, High-Speed CMOS Module Products

## High-Speed BiCMOS ECL I/O Static RAMs

| Part Number | Description | Max. Speed (ns) <br> Mil. Com'l. |  | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT10490 | $64 \mathrm{~K}(64 \mathrm{~K} \times 1)$ with ECL 10 K compatible I/O | 15 | 8 | 420 | NOW |
| IDT100490 | $64 \mathrm{~K}(64 \mathrm{~K} \times 1)$ with ECL 100 K compatible I/O | - | 8 | 320 | NOW |
| IDT10494 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ with ECL 10 K compatible I/O | 15 | 8 | 600 | Q2'89 |
| IDT100494 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ with ECL 100 K compatible I/O | - | 8 | 500 | Q2'89 |
| IDT10496RL | $64 \mathrm{~K}(16 \mathrm{~K} \times 4$ ) with ECL 10 K compatible I/O and self-timed mode (STRAM), reg. input | - | 10 | 800 | Q2'89 |
| IDT100496RL | 64 K (16K x 4) with ECL 100 K compatible I/O and self-timed mode (STRAM), reg. input | - | 10 | 700 | Q2'89 |
| IDT10496LL | 64 K ( $16 \mathrm{~K} \times 4$ ) with ECL 10 K compatible I/O and self-timed mode (STRAM), latch input | - | 10 | 800 | 2H'89 |
| IDT100496LL | 64 K (16K x 4) with ECL 100 K compatible I/O and self-timed mode (STRAM), latch input | - | 10 | 700 | 2H'89 |
| IDT10497 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ with ECL 10 K compatible I/O and synchronous-write mode | - | 12 | 800 | 2H'89 |
| IDT100497 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ with ECL 100 K compatible I/O and synchronous-write mode | - | 12 | 700 | 2H'89 |
| IDT10498 | 64 K ( $16 \mathrm{~K} \times 4$ ) with ECL 10 K compatible I/O and conditional-write mode | - | 12 | 800 | 2H'89 |
| IDT100498 | 64 K (16K $\times 4$ ) with ECL 100 K compatible I/O and conditional-write mode | - | 12 | 700 | 2H'89 |

## High-Speed CMOS Module Products

- High density solutions
- 'M' type ceramic RAM modules are built with monolithic RAMs in LCC packages surface mounted onto multilayered, co-fired ceramic substrates using IDT's high-reliability vapor phase reflow soldering process.
- 'MP' and 'MB' type commercial plastic modules are built using monolithic RAMs in SMD plastic packages, surface mounted onto epoxy laminate (FR4) substrates.
- 'MC' type ceramic SIP modules are constructed using monolithic RAMs in LCC packages on a vertically mounted substrate. This packaging configuration allows for very low profile modules with high packing density.
- Custom solutions are available to achieve the optimum system integration and performance.

| Part Number | Description | Max Mil. | eed (ns) Com'l. | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STANDARD RAM MODULES |  |  |  |  |  |
| IDT8MP628 | 128 K (8K $\times 16$ ) plastic SIP RAM module | - | 35 | 825 | NOW |
| IDT8M628 | 128K (8K $\times 16$ ) RAM module with monolithic pinout | 45 | 35 | 825 | NOW |
| IDT7MP156 | $256 \mathrm{~K}(256 \mathrm{~K} \times 1)$ plastic SIP RAM module | - | 25 | 600 | NOW |
| IDT7MC156 | $256 \mathrm{~K}(256 \mathrm{~K} \times 1$ ) static RAM module (ceramic SIP) | 35 | 25 | 600 | NOW |
| IDT7MP456 | 256 K ( $64 \mathrm{~K} \times 4$ ) plastic SIP RAM module | - | 25 | 1200 | NOW |
| IDT7M856 | 256K (32K $\times 8$ ) RAM module with monolithic pinout | 40 | 30 | 950 | NOW |
| IDT8M856 | $256 \mathrm{~K}(32 \mathrm{~K} \times 8$ ) RAM module with monolithic pinout (low-power) | 45 | 35 | 350 | NOW |
| IDT7MC4005 | 256 K ( $16 \mathrm{~K} \times 16$ ) static RAM module (ceramic SIP) | 35 | 25 | 2235 | NOW |
| IDT8MP656 | 256 K (16K $\times 16$ ) plastic SIP RAM module | - | 35 | 825 | NOW |
| IDT8M656 | $256 \mathrm{~K}(16 \mathrm{~K} \times 16$ ) RAM module with monolithic pinout | 45 | 35 | 825 | NOW |
| 1DT7M656 | $256 \mathrm{~K}(16 \mathrm{~K} \times 16,32 \mathrm{~K} \times 8,64 \mathrm{~K} \times 4$ ) RAM module customer configurable organization | 25 | 20 | 3200 | Q2'89 |
| IDT7M812 | 512 K ( $64 \mathrm{~K} \times 8$ ) RAM module offering maximum addressable memory required by 8 -bit MPs | 35 | 25 | 2400 | NOW |
| IDT7M912 | 512 K ( $64 \mathrm{~K} \times 8$ ) RAM module offering maximum addressable memory required by 8 -bit MPs with parity | 35 | 25 | 2700 | NOW |
| IDT8MP612 | $512 \mathrm{~K}(32 \mathrm{~K} \times 16)$ plastic SIP RAM module | - | 40 | 875 | NOW |
| IDT8M612 | $512 \mathrm{~K} 932 \mathrm{~K} \times 16$ ) RAM module with monolithic pinout | 50 | 40 | 750 | NOW |
| IDT7MC4032 | $512 \mathrm{~K}(16 \mathrm{~K} \times 32)$ RAM module with separate I/O (ceramic dual SIP) . | 35 | 25 | 1400 | NOW |
| IDT7MC4001 | 1 Megabit ( $1024 \mathrm{~K} \times 1$ ) static RAM module (ceramic SIP) | TBD | 45 | 675 | NOW |
| IDT8MP824 | 1 Megabit ( $128 \mathrm{~K} \times 8$ ) plastic SIP RAM module | - | 40 | 500 | NOW |
| IDT8M824 | 1 Megabit ( $128 \mathrm{~K} \times 8$ ) RAM module with monolithic pinout | 50 | 40 | 550 | NOW |
| IDT8MP624 | 1 Megabit ( $64 \mathrm{~K} \times 16$ ) plastic SIP RAM module | - | 40 | 875 | NOW |
| IDT8M624 | 1 Megabit ( $64 \mathrm{~K} \times 16$ ) RAM module with monolithic pinout | 50 | 40 | 875 | NOW |
| IDT7M624 | 1 Megabit ( $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8,256 \mathrm{~K} \times 4$ ) RAM module - customer configurable organization | 35 | 25 | 4800 | NOW |

## High-Speed CMOS Module Products (continued)

| Part Number | Description | $\begin{aligned} & \text { Max. } \\ & \text { Mil. } \end{aligned}$ | eed (ns) <br> Com'l. | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7MB4009 | 512K ( $2 \times 16 \mathrm{~K} \times 16$ ) dual banked plastic RAM QIP module | - | 25 | 3100 | NOW |
| IDT7M4017 | 2 Megabit ( $64 \mathrm{~K} \times 32$ ) RAM module | 50 | 40 | 6200 | NOW |
| IDT7MP4008 | 4 Megabit ( $512 \mathrm{~K} \times 8$ ) RAM module (plastic SIP) | - | 40 | 1950 | NOW |
| IDT7M4016 | 4 Megabit (256K x 16) RAM module | TBD | 45 | 6200 | NOW |
| APPLICATION SPECIFIC MODULES - Synchronous RAM Modules |  |  |  |  |  |
| IDT7MP6025 | $512 \mathrm{~K}(64 \mathrm{~K} \times 8)$ registered static RAM module | - | 35 | 3500 | NOW |
| IDT7M824 | 1 Megabit ( $128 \mathrm{~K} \times 8$ ) RAM module with registered buffered-latched address and I/O's | 60 | 45 | 1500 | NOW |
| IDT7M6001 | $32 \mathrm{~K} \times 20$ double buffered RAM module with registered, multiplexed address | 55 | 45 | 3750 | NOW |
| APPLICATION SPECIFIC MODULES - Writable Control Store Modules |  |  |  |  |  |
| IDT7M6032 | $16 \mathrm{~K} \times 32$ high-speed writable control store with SPC ${ }^{\text {TM }}$ | 30 | 25 | 4500 | NOW |
| IDT7MB6042 | $8 \mathrm{k} \times 112$ high-speed writable control store with SPC ${ }^{\text {M }}$ | - | 35 | 8000 | NOW |
| IDT7M6052 | $4 \mathrm{~K} \times 80$ high-speed writable control store with onboard sequencer | 45 | 35 | 4125 | NOW |
| APPLICATION SPECIFIC MODULES - Dual-Port Modules |  |  |  |  |  |
| IDT7M134 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ dual-port RAM module | 60 | 45 | 950 | NOW |
| IDT7M144 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ functions as slave with IDT7M134 to provide 16-bit words or wider; pin compatible with IDT7M134 | 60 | 45 | 950 | NOW |
| IDT7M135 | 128K (16K $\times 8$ ) dual-port RAM module | 60 | 45 | 1600 | NOW |
| IDT7M145 | 128 K ( $16 \mathrm{~K} \times 8$ ) functions as slave with IDT7M135 to provide 16-bit words or wider; pin compatible with IDT7M135 | 60 | 45 | 1600 | NOW |
| IDT7M137 | 256 K ( $32 \mathrm{~K} \times 8$ ) dual-port RAM module where on-chip arbitration is not needed | 60 | 55 | 1375 | NOW |
| IDT7MB6036 | $128 \mathrm{~K} \times 16$ shared port RAM module | - | 70 | 2100 | Q2'89 |
| APPLICATION SPECIFIC MODULES - Cache Modules |  |  |  |  |  |
| IDT7MB6039 | Dual ( $16 \mathrm{~K} \times 60$ ) data and instruction cache for MIPS R2000/R3000 | - | 25 MHz | 10W | NOW |
| IDT7MB6040 | Dual (16K $\times 64$ ) general purpose cache | - | 25 MHz | 10W | NOW |
| IDT7MB6043 | Dual ( $8 \mathrm{~K} \times 60$ ) data and instruction cache for MIPS R2000/R3000 | - | 20 MHz | TBD | CALL |
| IDT7MB6044 | Dual ( $4 \mathrm{~K} \times 60$ ) data and instruction cache for MIPS R2000/R3000 | - | 20 MHz | TBD | CALL |
| IDT7MB6049 | Dual ( $16 \mathrm{~K} \times 60$ ) data and instruction cache for multiprocessor MIPS R2000/R3000 systems | - | 25 MHz | 10W | Q2'89 |
| IDT7MB6051 | Dual ( $8 \mathrm{~K} \times 64$ ) data and instruction cache for multiprocessor MIPS R2000/R3000 systems | - | 20 MHz | TBD | CALL |

## High-Speed CMOS Module Products (continued)

| Part Number | Description | Max. Speed (ns) <br> Com'l. | Mil. <br> Power <br> (mW) | Avall. |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| APPLICATION SPECIFIC MODULES - FIFO Modules |  |  |  |  |  |
| IDT7M203 | 2K $\times 9$ FIFO module using four IDT7201s | 50 | 40 | 550 | NOW |
| IDT7M204 | $4 \mathrm{~K} \times 9$ FIFO module using four IDT7202s | 50 | 40 | 550 | NOW |
| IDT7M205 | $8 \mathrm{~K} \times 9$ FIFO module using four IDT7203s | 50 | 40 | 840 | NOW |
| IDT7M206 | 16K $\times 9$ FIFO module using four IDT7204s | 50 | 40 | 840 | NOW |
| IDT7MB2001 | $8 \mathrm{~K} \times 18$ BiFIFO module or |  |  |  |  |
|  | $8 \mathrm{~K} \times 36 / 16 \mathrm{~K} \times 18$ unindirectional FIFO module | - | 40 | 3000 | NOW |
| IDT7MB2002 | $4 \mathrm{~K} \times 36$ to 16K $\times 9$ BiFIFO module w/transceiver | - | 45 | 3400 | NOW |
| IDT7MB2012 | $4 \mathrm{~K} \times 36$ to 16K $\times 9$ FIFO | - | 45 | 1700 | NOW |
| IDT7MB2022 | $16 \mathrm{~K} \times 9$ to $4 \mathrm{~K} \times 36$ FIFO | - | 45 | 1700 | NOW |

## High-Speed CMOS Multi-Port RAMs

- High speed, low power
- Independent read or write access to any memory locations from any port
- Each port has separate controls, address and I/O
- On-chip arbitration logic (except for IDT7134 and IDT7M137)
- Fully asynchronous operation from any port
- Several handshaking options (busy, interrupt, semaphores and combinations)
- Automatic power-down feature controller by $\overline{C E}$
- 2 V data retention battery back-up on all low-power devices

| Part Number | Description |  | eed (ns) Com'l. | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DUAL-PORT RAMs |  |  |  |  |  |
| IDT7130 | $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ industry's most popular dual-port SRAM | 45 | 35 | 325 | NOW |
| IDT7140 | $8 \mathrm{~K}(1 \mathrm{~K} \times 8$ ) functions as slave with IDT7130 to provide 16 -bit words or wider; pin compatible with IDT7130 | 45 | 35 | 325 | NOW |
| IDT7132 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) fastest available speeds in this industry standard product; now multiple sourced | 45 | 35 | 325 | NOW |
| IDT7142 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) functions as slave with IDT7132 to provide 16-bit words or wider; pin compatible with IDT7132 | 45 | 35 | 325 | NOW |
| IDT71321 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ high-speed dual-port with interrupt output | 45 | $\begin{array}{r}35 \\ +\quad \\ \hline\end{array}$ | 325 | NOW |
| IDT71421 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) functions as slave with IDT71321 to provide 16-bit words or wider; pin compatible with IDT71321 | 45 | 35 | 325 | NOW |
| IDT71322 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ with Semaphores | 45 | 35 | 500 | NOW |
| IDT7133 | $32 \mathrm{~K}(2 \mathrm{~K} \times 16)$ | 55 | 45 | 375 | NOW |
| IDT7143 | 32K (2K $\times 16$ ) functions as slave with IDT7133 to provide 32-bit words or wider | 55 | 45 | 375 | NOW |
| IDT7134 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8$ ) high speed operation in systems where on-chip arbitration is not needed | 45 | 35 | 500 | NOW |
| IDT71342 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8)$ with Semaphores | 45 | 35 | 500 | NOW |
| IDT7024 | 64 K ( $4 \mathrm{~K} \times 16$ ) with busy, interrupt, semaphore and master/slave select, all on one device | 45 | 30 | 750 | JUL'89 |
| IDT7005 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) with busy, interrupt, semaphore and master/slave select, all on one device | 45 | 35 | 750 | JUL'89 |
| IDT7025 | 128 K ( $8 \mathrm{~K} \times 16$ ) industry's largest monolithic dual-port RAM with all the handshaking operations (busy, interrupt, semaphores and master/slave) on one device | 45 | 30 | 750 | JUN'89 |
| IDT7006 | 128 K ( $16 \mathrm{~K} \times 8$ ) with busy, interrupt, semaphore and master/slave select, all on one device | 45 | 35 | 750 | JUL'89 |

## FOUR-PORT RAMs

| IDT7050 | $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ four-port SRAM offers increased- <br> system performance in multiprocessor systems <br> that have a need to communicate in real time | 35 | 25 | 750 | MAY'89 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IDT7052 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ four-port SRAM offers added <br> benefits for high-speed systems in which multiple <br> access is required in the same cycle | 35 | 25 | 750 | APR'89 |

## High-Speed CMOS FIFOs

- High speed, low power FIFO products
- TTL compatible
- All products MIL-STD-883 compliant


## INDUSTRY STANDARD FIFOS

- Seven x9 pin-compatible versions
- Asynchronous, simultaneous read and write
- Simple width and depth expandibility
- Space efficient packaging
- Full, empty and half-full flags


## STANDARD X18 FIFOS

- $x 18$ word widths
- Asynchronous, simultaneous read and write
- Multiple flags - Full, empty, half-full, almost-empty, almost-full


## FLAGGED FIFOS

- Multiple flags - Full, empty, half-full, almost-empty, almost-full
- Incorporate output enable


## SYNCHRONOUS FIFOS

- Ultra high performance - 20ns
- Separate READ/WRITE enable clock inputs
- Programmable almost-empty, almost-full flags


## BIDIRECTIONAL FIFOS

- Matches different bus widths: 16-bit to 8-bit buses and 32-bit to 8-bit buses
- REQ/ACK interface built on-chip
- 8 programmable status flags (offset and polarity)


## PARALLEL/SERIAL FIFOS

- Dedicated configurations in space efficient packages
- User configurable - P/S, S/P, P/P or S/S
- FLEXISHIFTTM allows for easy programmable serial word widths
- Multiple flags - Full, almost-full, full - 1, empty, almost-empty, empty +1 and half-full

| Part Number | Description |  | peed (ns) Com'l. | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INDUSTRY STANDARD FIFOS |  |  |  |  |  |
| IDT72401 | $64 \times 4$ (replaces 67401) | 35 MHz | 45 MHz | 175 | NOW |
| IDT72402 | $64 \times 5$ (replaces 67402) | 35 MHz | 45 MHz | 175 | NOW |
| IDT72403 | $64 \times 4$ with $\overline{\mathrm{OE}}$ (replaces 67403) | 35 MHz | 45 MHz | 175 | NOW |
| IDT72404 | $64 \times 5$ with $\overline{\mathrm{OE}}$ (replaces 67404) | 35 MHz | 45 MHz | 175 | NOW |
| IDT72413 | $64 \times 5$ with $\overline{O E}$, Half-Full, Almost-Empty, Almost-Full flags (replaces 67413) | 35 MHz | 45 MHz | 300 | NOW |
| IDT7200 | $256 \times 9,28-\mathrm{pin} 300$ mil DIP | 30 | 25 | 312 | NOW |
| IDT7201A | $512 \times 9$ with Half-Full Flag | 30 | 25 | 312 | NOW |
| IDT7202A | $1 \mathrm{~K} \times 9$ with Half-Full Flag | 30 | 25 | 312 | NOW |
| IDT7203 | $2 \mathrm{~K} \times 9$ with Half-Full Flag | 40 | 35 | 375 | NOW |
| IDT7204 | $4 \mathrm{~K} \times 9$ with Half-Full Flag | 40 | 35 | 375 | NOW |
| IDT72B04 | 4K $\times 9$ BiCEMOS with Half-Full Flag | 20 | 15 | TBD | Q3'89 |
| IDT7205 | $8 \mathrm{~K} \times 9$ Half-Full Flag | 50 | 50 | TBD | Q4'89 |
| IDT7206 | $16 \mathrm{~K} \times 9$ with Half-Full Flag | 50 | 50 | TBD | Q4'89 |
| STANDARD $\times 18$ FIFOS |  |  |  |  |  |
| IDT72045 | $4 \mathrm{~K} \times 18$ with Flags | 50 | 50 | TBD | Q4'89 |
| IDT72055 | $8 \mathrm{~K} \times 18$ with Flags | 50 | 50 | TBD | Q4'89 |

## High-Speed CMOS FIFOs (continued)

| Part Number | Description |  | eed (ns) Com'l. | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FLAGGED FIFOs |  |  |  |  |  |
| IDT72021 | $1 \mathrm{~K} \times 9$ with Half-Full, Almost-Empty, Almost-Full flags and $O E$ | 30 | 25 | 312 | NOW |
| IDT72031 | $2 \mathrm{~K} \times 9$ with Half-Full, Almost-Empty Almost-Full flags and $O E$ | 40 | 35 | 375 | NOW |
| IDT72041 | $4 \mathrm{~K} \times 9$ with Half-full, Almost-Empty, Almost-Full flags and $O E$ | 40 | 35 | 375 | NOW |
| IDT72052 | $8 \mathrm{~K} \times 9$ with Flags | 50 | 50 | TBD | Q4'89 |
| IDT72062 | $16 \mathrm{~K} \times 9$ with Flags | 50 | 50 | TBD | Q4'89 |
| SYNCHRONOUS FIFOS |  |  |  |  |  |
| IDT72215 | $512 \times 18$ Synchronous FIFO | 25 | 20 | TBD | Q3'89 |
| IDT72225 | $1 \mathrm{~K} \times 18$ Synchronous FIFO | 25 | 20 | TBD | Q3'89 |
| BIDIRECTIONAL FIFOs |  |  |  |  |  |
| IDT7251 | $512 \times 18-1 \mathrm{~K} \times 9$ Bidirectional FIFO | 40 | 35 | 450 | Q3'89 |
| IDT72510 | $512 \times 18-1 \mathrm{~K} \times 9$ Bidirectional FIFO | 40 | 35 | 450 | Q3'89 |
| IDT72511 | $512 \times 18-512 \times 18$ Bidirectional FIFO | 40 | 35 | 450 | Q3'89 |
| IDT7252 | $1 \mathrm{~K} \times 18-2 \mathrm{~K} \times 9$ Bidirectional FIFO | 40 | 35 | 350 | Q3'89 |
| IDT72520 | $1 \mathrm{~K} \times 18-2 \mathrm{~K} \times 9$ Bidirectional FIFO | 40 | 35 | 350 | Q3'89 |
| IDT72521 | $1 \mathrm{~K} \times 18-1 \mathrm{~K} \times 18$ Bidirectional FIFO | 40 | 35 | 350 | Q3'89 |
| IDT7MB2001 | $8 \mathrm{~K} \times 36 \mathrm{FIFO} / 8 \mathrm{~K} \times 18 \mathrm{BIFIFO}$ | - | 40 | - | NOW |
| IDT7MB2002 | $4 \mathrm{~K} \times 36$ to 9 BIFIFO | - | TBD | - | NOW |
| PARALLEL/SERIAL FIFOS |  |  |  |  |  |
| IDT72103 | $2 \mathrm{~K} \times 9$ configurable Parallel/Serial I/O, multiple flags, 50 MHz serial rate and FLEXISHIFT ${ }^{M}$ | 40 | 35 | 450 | NOW |
| IDT72104 | $4 \mathrm{~K} \times 9$ configurable Parallel/Serial I/O, multiple flags, 50 MHz serial rate and FLEXISHIFT ${ }^{\text {M }}$ | 40 | 35 | 450 | NOW |
| IDT72105 | $256 \times 16$ Dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | TBD | 25 | 450 | Q3'89 |
| IDT72115 | $512 \times 16$ Dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags | TBD | 25 | 450 | Q3'89 |
| IDT72125 | $1 \mathrm{~K} \times 16$ Dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | TBD | 25 | 450 | Q3'89 |
| IDT72131 | $2 \mathrm{~K} \times 9$ dedicated Parallel-to-Serial I/O, 50 MHz serial rate, multiple flags and FLEXISHIFT ${ }^{\text {M }}$ | 40 | 35 | 450 | APR'89 |
| IDT72132 | $2 \mathrm{~K} \times 9$ dedicated Serial-to-Parallel I/O, 50 MHz serial rate, multiple flags and FLEXISHIFTTM | 40 | 35 | 450 | APR'89 |
| IDT72141 | $4 \mathrm{~K} \times 9$ dedicated Parallel-to-Serial $1 / \mathrm{O}$, 50 MHz serial rate, multiple flags and FLEXISHIFT ${ }^{\text {M }}$ | 40 | 35 | 450 | NOW |
| IDT72142 | 4K $\times 9$ dedicated Serial-to-Parallel I/O, 50 MHz serial rate, multiple flags and FLEXISHIFT ${ }^{\text {M }}$ | 40 | 35 | 450 | APR'89 |

## High-Speed CMOS DSP Building Blocks

- High-speed, low power DSP building blocks
- TTL-compatible
- All products MIL-STD-883 compliant


## ADVANCED DSP BUILDING BLOCKS

- Very fast 50 MHz components
- Supports both 16- and 32-bit integer formats
- Advanced ALU features for DSP performance

PARALLEL MACs

- Selectable accumulation, rounding, and pre-loading
- Extended product output for multiple accumulations
- Pre-load function allows output register to be present
- All devices perform subtraction and double-precision addition and multiplication


## PARALLEL MULTIPLIERS

- Configures for easy array expansion
- User-controlled option for transparent output register mode
- Round Control for the MSP

| Part Number | Description |  | eed (ns) Com'l. | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADVANCED DSP BUILDING BLOCKS |  |  |  |  |  |
| IDT7320 | 16-bit eight-level Pipeline Register | 15 | 12 | 150 | Q3'89 |
| IDT7321 | 16-bit seven-level Pipeline Register | 15 | 12 | 150 | Q3'89 |
| IDT7317 | $16 \times 16$-bit Parallel Multiplier with 32-bit output | 25 | 20 | 250 | Q2'89 |
| IDT7381 | 16-bit Cascadable ALU | 25 | 20 | 150 | NOW |
| IDT7383 | 16-bit Cascadable ALU | 25 | 20 | 150 | NOW |
| MACs | * |  |  |  |  |
| IDT7209 | $12 \times 12$-bit, replaces TDC1009J | 55 | 45 | 200 | NOW |
| IDT7210 | $16 \times 16$-bit with 35 -bit output, replaces TDC1010.J | 30 | 25 | 225 | NOW |
| IDT7243 | $16 \times 16$-bit with 19-bit output, replaces TDC1043 | 55 | 45 | 225 | NOW |
| MULTIPLIERS |  |  |  |  |  |
| IDT7212 | $12 \times 12$-bit, replaces MPY012H | 40 | 35 | 150 | NOW |
| IDT7213 | $12 \times 12$-bit with single clock architecture | 40 | 35 | 150 | NOW |
| IDT7216 | $16 \times 16$-bit, replaces Am29516 | 25 | 20 | 200 | NOW |
| IDT7217 | $16 \times 16$-bit with single clock architecture, replaces Am29517 | 25 | 20 | 200 | NOW |

## High-Speed CMOS MICROSLICEM Products

## CMOS MICROPROGRAMMABLE MICROPROCESSOR FAMILY

- IDT49C400 products offer dramatically improved system performance through innovative architectures
- IDT3900 products are pin-compatible, microcodecompatible, performance-enhanced AM2900 family replacements
- Faster than bipolar equivalent circuits: $20-40 \%$ faster
- Lower power than bipolar equivalent circuits:

70-80\% less power

- Higher output drive than bipolar equivalent circuits


## CMOS ERROR DETECTION AND CORRECTION FAMILY

- Provides soft and hard error checking and correcting scheme for high-density, high-reliability memory systems
- Corrects all single bit errors; detects all double bit errors

| Part Number | Description | Max. Speed (Com'l.) | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: |
| MICROPROCESSORS |  |  |  |  |
| IDT39C01C <br> IDT39C01D <br> IDT39C01E | 4-bit $\mu$ P Slice replaces Am2901B/C, Am29C01, CY7C901 | A, $B$ addr to $Y=40 \mathrm{~ns}$ $A, B$ addr to $Y=30$ ns $\mathrm{A}, \mathrm{B}$ addr to $\mathrm{Y}=22$ ns | 125 | NOW NOW NOW |
| IDT39C03A IDT39С03B | 4-bit $\mu$ P Slice replaces Am2903/A | $A, B$ addr to $Y=67 \mathrm{~ns}$ <br> $A, B$ addr to $Y=54 n s$ | 150 | NOW NOW |
| IDT49C402 <br> IDT49C402A <br> IDT49C402B | 16 -hit $\mu \mathrm{P}$ Slice, quad 2901 with 8 additional destination functions and $64 \times 16$ register file capacity superset of Am29C101, CY7C9101, WSI59016 | $A, B$, addr to $Y=47 n s$ <br> $A, B$, addr to $Y=37 \mathrm{~ns}$ <br> $A, B$, addr to $Y=28 n s$ | 350 | NOW NOW Q3'89 |
| $\begin{aligned} & \text { IDT49C403 } \\ & \text { IDT49C403A } \end{aligned}$ | 16-bit $\mu$ P Slice, quad 2903/29203 with $64 \times 16$ register file, 4 Q registers, word/ byte control, byte swap and SPC ${ }^{\text {TM }}$ | $A, B$, addr to $Y=49 \mathrm{~ns}$ <br> $A, B$, addr to $Y=41 \mathrm{~ns}$ | 450 | NOW NOW |

## SEQUENCERS

| $\begin{aligned} & \text { IDT39C10B } \\ & \text { IDT39C10C } \end{aligned}$ | 12-bit Sequencer with 33-deep stack replaces Am 2910/A, CY7C910 | $\begin{aligned} & D \text { to } Y=20 \mathrm{~ns} \\ & D \text { to } Y=12 \mathrm{~ns} \end{aligned}$ | 150 | $\begin{aligned} & \text { NOW } \\ & \text { NOW } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { IDT49C410 } \\ & \text { IDT49C410A } \end{aligned}$ | 16-bit Sequencer with 33 -deep stack address up to 64 K microcode | $\begin{aligned} & D \text { to } Y=20 \mathrm{~ns} \\ & D \text { to } Y=12 \mathrm{~ns} \end{aligned}$ | 150 | $\begin{aligned} & \hline \text { NOW } \\ & \text { NOW } \end{aligned}$ |
| ERROR DETECTION AND CORRECTION |  |  |  |  |
| IDT39C60 <br> IDT39C60-1 <br> IDT39C60A <br> IDT39C60B | $\begin{aligned} & \text { 16-bit Cascadable EDC - } \\ & \text { replaces Am2960,-1,A; N2960 } \\ & \text { MC74F2960, -1,A } \end{aligned}$ | Detect Time $=32 \mathrm{~ns}$ <br> Detect Time $=25 \mathrm{~ns}$ <br> Detect Time $=20 \mathrm{~ns}$ <br> Detect Time $=18 \mathrm{~ns}$ | 265 | NOW <br> NOW <br> NOW <br> Q3'89 |
| IDT49C460 <br> IDT49C460A <br> IDT49C460B <br> IDT49C460C | 32-bit Cascadable EDC functional equivalent to DP8402; AS/ALS632 | Detect Time $=40 \mathrm{~ns}$ <br> Detect Time $=30 \mathrm{~ns}$ <br> Detect Time $=25 \mathrm{~ns}$ <br> Detect Time $=16 \mathrm{~ns}$ | 300 | NOW NOW NOW NOW |
| IDT49C465 | 32-bit Flowthru EDC ${ }^{\text {TM }}$ two separate bidirectional 32-bit buses; expandable to 64 -bit | Detect Time $=20 \mathrm{~ns}$ | 100 | Q3'89 |

## SUPPORT CIRCUITS

| IDT39C02A | Carry Look Ahead Generator |
| :--- | :--- |
| IDT49C25 | Microcycle Length Controller |
| IDT71502 | $4 \mathrm{~K} \times 16$ Registered RAM for Writable Control Store |

## High-Speed CMOS Data Conversion Products

- High speed - low power
- Available in military and commercial temperature ranges
- Produced with advanced CEMOS ${ }^{\text {M }}$ highperformance technology


## VIDEO DACs

- IDT75C18 is pin and function compatible with TRW 1018 with half the power consumption
- IDT75C19 is world's first CMOS 9-bit video DAC
- IDT75C451/7/8 PalletteDAC ${ }^{\text {¹ }}$ is pin and function compatible with Brooktree BT451/7/8 with reduced power consumption and faster speed grades. MIL-STD-883 compliant devices are available
- IDT75MB38 is a triple 8 -bit, 125 MHz module with on-board voltage reference


## FLASH A/D CONVERTERS

- IDT75C48 is pin and function compatible with TRW 1048 with half the power consumption, on-chip Error Detection and Correction, extended analog input range and improved output characteristics
- IDT75C58 has enhanced features such as overflow output and three state control which allows stacking two devices for 9-bit resolution
- IDT75MB58 is a complete Flash ADC module product with input buffer amplifier, reference voltage generator and optimized layout and decoupling

|  |  |  | Typical <br> Power <br> (mW) | Avail. |
| :--- | :--- | :--- | :--- | :--- |
| Part Number | Description | Replaces |  |  |
| DAC |  | TDC1018 | 400 | NOW |
| IDT75C18 | 8-bit, 125MHz Video DAC with ECL inputs |  | 400 | NOW |
| IDT75C19 | World's first 9-bit, 125MHz Video DAC | TDC1318, BT109 | 1500 | NOW |
| IDT75MB38 | Triple 8-bit, 125MHz Video DAC Module | BT451 | 1000 | NOW |
| IDT75C451 | Triple 4-bit, 165MHz PaletteDACM | BT457 | 1000 | Q3'89 |
| IDT75C457 | Single 8-bit, 165MHz PaletteDAC ${ }^{\text {TM }}$ | BT458 | 1000 | NOW |
| IDT75C458 | Triple 8-bit, 165MHz PaletteDAC ${ }^{\text {TM }}$ |  |  |  |
| ADC |  |  | TDC1048 | 500 |
| IDT75C48 | 8-bit, 20MHz Flash ADC |  | 500 | NOW |
| IDT75C58 | 8-bit, 20MHz Flash ADC with overflow output |  | 800 | NOW |
| IDT75MB58 | Complete Flash Module using IDT75C58 |  |  |  |

## High-Speed CMOS Logic Products

- FCTXXXA devices $35 \%-50 \%$ faster then FAST™ with equivalent output drive but at dramatically lower CMOS power over full temperature and voltage supply extremes
- FCT devices same speed and output drive as FAST™ but at dramatically lower CMOS power
- 54/74FCT8XXA devices same speed and output drive as 29800 , but dramatically lower CMOS power
- 54/74FCT8XXB devices $30 \%-40 \%$ faster than 29800 with equivalent output drive, but at dramatically lower CMOS power
- Meet JEDEC Standard No. 18
- Both CMOS and TTL output compatible (eliminates need for pull-up resistors when driving CMOS static RAMs)
- Substantially lower input current levels than FASTTM, ALS or 298000 ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Pin-compatible with industry standard MSI logic
- Devices formerly designated 39CXXX are now designated 54/74FCT8XXXA or 29FCTXXXA

FCTB Family of Devices

| Part Number | Description | Max. Speed (ns) Mil. Com'l. |  | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT29FCT52B | Non-inverting Octal Registered Transceiver | 8.0 | 7.5 | 10.0 | NOW |
| IDT29FCT53B | Inverting Octal Registered Transceiver | 8.0 | 7.5 | 10.0 | NOW |
| IDT29FCT520B | Multilevel Pipeline Register | 8.0 | 7.5 | 10.0 | NOW |
| IDT54/74FCT521B | 8-Bit Comparator | 7.3 | 5.5 | 10.0 | NOW |
| IDT54/74FCT821B | 10-Bit Non-inverting Register | 8.5 | 7.5 | 10.0 | NOW |
| IDT54/74FCT823B | 9-Bit Non-inverting Register | 8.5 | 7.5 | 10.0 | NOW |
| IDT54/74FCT824B | 9-Bit Non-inverting Register | 8.5 | 7.5 | 10.0 | NOW |
| IDT54/74FCT825B | 8-Bit Non-Inverting Register | 8.5 | 7.5 | 10.0 | NOW |
| IDT54/74FCT827B | 10-Bit Non-inverting Buffer | 6.5 | 5.0 | 10.0 | NOW |
| IDT54/74FCT833B | 8-Bit Transceiver w/Parity | 10.0 | 7.0 | 10.0 | NOW |
| IDT54/74FCT841B | 10-Bit Non-inverting Latch | 7.5 | 6.5 | 10.0 | NOW |
| IDT54/74FCT843B | 9-Bit Non-inverting Latch | 7.5 | 6.5 | 10.0 | NOW |
| IDT54/74FCT844B | 9-Bit Inverting Latch | 9.0 | - | 10.0 | NOW |
| IDT54/74FCT845B | 8-Bit Non-inverting Latch | 7.5 | 6.5 | 10.0 | NOW |
| IDT54/74FCT853B | 8-Bit Transceiver w/Parity | 10.0 | 7.0 | 10.0 | Q3'89 |
| IDT54/74FCT861B | 10-Bit Non-inverting Transceiver | 6.5 | 6.0 | 10.0 | NOW |
| IDT54/74FCT863B | 9-Bit Non-inverting Transceiver | 6.5 | 6.0 | 10.0 | NOW |
| IDT54/74FCT864B | 9-Bit Inverting Transceiver | 6.5 | 5.5 | 10.0 | NOW |

FCTA Family of Devices

| Part Number | Description | Max. Speed (ns) <br> Mil. Com'l. |  | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT29FCT52A | Non-inverting Octal Registered Transceiver | 11.0 | 10.0 | 10.0 | NOW |
| IDT29FCT53A | Inverting Octal Registered Transceiver | 11.0 | 10.0 | 10.0 | NOW |
| IDT29FCT520A | Multilevel Pipeline Register | 16.0 | 14.0 | 10.0 | NOW |
| IDT49FCT818A | Octal Register with SPC ${ }^{\text {™ }}$ | 10.0 | 9.0 | 10.0 | NOW |
| IDT54/74FCT138A | 1-of-8 Decoder | 7.8 | 5.8 | 10.0 | NOW |
| IDT54/74FCT139A | Dual 1-of-4 Decoder | 7.8 | 5.9 | 10.0 | NOW |

## High-Speed CMOS Logic Products (continued)

| Part Number | Description |  | peed (ns) Com'l. | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT54/74FCT161A | Synchronous Binary Counter | 7.5 | 7.2 | 10.0 | NOW |
| IDT54/74FCT163A | Synchronous Binary Counter | 7.5 | 7.2 | 10.0 | NOW |
| IDT54/74FCT182A | Carry Lookahead Generator | 10.7 | 7.0 | 10.0 | NOW |
| IDT54/74FCT191A | Up/Down Binary Counter | 10.5 | 7.8 | 10.0 | Q3'89 |
| IDT54/74FCT193A | Up/Down Binary Counter | 6.9 | 6.5 | 10.0 | Q3'89 |
| IDT54/74FCT240A | Inverting Octal Buffer/Line Driver | 5.1 | 4.8 | 10.0 | NOW |
| IDT54/74FCT241A | Non-inverting Octal Buffer/Line Driver | 5.1 | 4.8 | 10.0 | NOW |
| IDT54/74FCT244A | Non-inverting Octal Buffer/Line Driver | 5.1 | 4.8 | 10.0 | NOW |
| IDT54/74FCT245A | Non-inverting Buffer Transceiver | 4.9 | 4.6 | 10.0 | NOW |
| IDT54/74FCT273A | Octal D Flip-Flop | 8.3 | 7.2 | 10.0 | NOW |
| IDT54/74FCT299A | Octal Universal Shift Register | 9.5 | 7.2 | 10.0 | NOW |
| IDT54/74FCT373A | Octal Transparent Latch | 5.6 | 5.2 | 10.0 | NOW |
| IDT54/74FCT374A | Octal D Register | 7.2 | 6.5 | 10.0 | NOW |
| IDT54/74FCT377A | Octal D Flip-Flop | 8.3 | 7.2 | 10.0 | NOW |
| IDT54/74FCT399A | Quad Dual-Port Register | 7.5 | 7.0 | 10.0 | NOW |
| IDT54/74FCT521A | 8-Bit Identity Comparator | 9.5 | 7.2 | 10.0 | NOW |
| IDT54/74FCT533A | Octal Transparent Latch | 5.6 | 5.2 | 10.0 | NOW |
| IDT54/74FCT534A | Octal D Flip-Flop | 7.2 | 6.5 | 10.0 | NOW |
| IDT54/74FCT540A | Octal Inverting Buffer/Line Driver | 5.1 | 4.8 | 10.0 | NOW |
| IDT54/74FCT541A | Octal Non-inverting Buffer/Line Driver | 5.1 | 4.8 | 10.0 | NOW |
| IDT54/74FCT543A | Non-inverting Octal Registered Transceiver | 7.5 | 6.5 | 10.0 | NOW |
| IDT54/74FCT573A | Octal Transparent Latch | 5.6 | 5.2 | 10.0 | NOW |
| IDT54/74FCT574A | Octal D Register | 7.2 | 6.5 | 10.0 | NOW |
| IDT54/74FCT640A | Octal Inverting Buffer Transceiver | 5.3 | 5.0 | 10.0 | NOW |
| IDT54/74FCT645A | Octal Non-inverting Buffer Transceiver | 4.9 | 4.6 | 10.0 | NOW |
| IDT54/74FCT646A | Octal Non-inverting Transceiver/Register | 7.7 | 6.3 | 10.0 | Q2'89 |
| IDT54/74FCT648A | Octal Inverting Transceiver/Register | 6.3 | 5.6 | 10.0 | Q2'89 |
| IDT54/74FCT651A | Octal Non-inverting Transceiver/Register | - | - | 10.0 | Q2'89 |
| IDT54/74FCT652A | Octal Inverting Transceiver/Register | - | - | 10.0 | Q2'89 |
| IDT54/74FCT821A | 10-Bit Non-inverting Register | 12.0 | 12.0 | 10.0 | NOW |
| IDT54/74FCT824A | 9-Bit Non-inverting Register | 12.0 | 12.0 | 10.0 | NOW |
| IDT54/74FCT843A | 9-Bit Inverting Register | 12.0 | 12.0 | 10.0 | NOW |
| IDT54/74FCT825A | 8 -Bit Non-inverting Register | 12.0 | 12.0 | 10.0 | NOW |
| IDT54/74FCT827A | 10-Bit Non-inverting Buffer | 10.0 | 8.0 | 10.0 | NOW |
| IDT54/74FCT833A | 8-Bit Transceiver w/Parity | 14.0 | 10.0 | 10.0 | NOW |
| IDT54/74FCT841A | 10-Bit Non-inverting Latch | 11.0 | 9.5 | 10.0 | NOW |
| IDT54/74FCT843A | 9-Bit Non-inverting Latch | 11.0 | 9.5 | 10.0 | NOW |
| IDT54/74FCT844A | 9-Bit Inverting Latch | 12.0 | 10.0 | 10.0 | NOW |
| IDT54/74FCT845A | 8-Bit Non-inverting Latch | 11.0 | 9.5 | 10.0 | NOW |
| IDT54/74FCT853A | 8-Bit Transceiver w/Parity | 14.0 | 10.0 | 10.0 | Q3'89 |
| IDT54/74FCT861A | 10-Bit Non-inverting Transceiver | 10.0 | 8.0 | 10.0 | NOW |
| IDT54/74FCT863A | 9-Bit Non-inverting Transceiver | 10.0 | 8.0 | 10.0 | NOW |
| IDT54/74FCT864A | 9-Bit Inverting Transceiver | 9.5 | 7.5 | 10.0 | NOW |

## High-Speed CMOS Logic Products (continued)

## FCT Family of Devices

| Part Number | Description | Max. Speed (ns) <br> Mil. Com'l. |  | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT49FCT601 | 16-Bit Bidirectional Latch w/Byte-Swap | - | - | 20.0 | Q2'89 |
| IDT49FCT618 | 16-Bit Register with SPC'M | 14.0 | 12.5 | 20.0 | Q2'89 |
| IDT49FCT661 | 16-Bit Synchronous Binary Counter | - | - | 20.0 | Q2'89 |
| IDT49FCT818 | Octal Register with SPC ${ }^{\text {TM }}$ | 14.0 | 12.5 | 10.0 | NOW |
| IDT54/74FCT138 | 1-of-8 Decoder | 12.0 | 9.0 | 10.0 | NOW |
| IDT54/74FCT139 | Dual 1-of-4 Decoder | 12.0 | 9.0 | 10.0 | NOW |
| IDT54/74FCT161 | Synchronous Binary Counter | 11.5 | 11.0 | 10.0 | NOW |
| IDT54/74FCT163 | Synchronous Binary Counter | 11.5 | 11.0 | 10.0 | NOW |
| IDT54/74FCT182 | Carry Lookahead Generator | 16.5 | 10.0 | 10.0 | NOW |
| IDT54/74FCT191 | Up/Down Binary Counter | 16.0 | 12.0 | 10.0 | Q1'89 |
| IDT54/74FCT193 | Up/Down Binary Counter | 10.5 | 10.0 | 10.0 | Q1'89 |
| IDT54/74FCT240 | Inverting Octal Buffer/Line Driver | 9.0 | 8.0 | 10.0 | NOW |
| lDT54/74FCT241 | Non-inverting Octal Buffer/Line Driver | 7.0 | 6.5 | 10.0 | NOW |
| IDT54/75FCT244 | Non-inverting Octal Buffer/Line Driver | 7.0 | 6.5 | 10.0 | NOW |
| IDT54/74FCT245 | Non-inverting Buffer Transceiver | 7.5 | 7.0 | 10.0 | NOW |
| IDT54/74FCT273 | Octal D Flip-Flop | 15.0 | 13.0 | 10.0 | NOW |
| IDT54/74FCT299 | Octal Universal Shift Transceiver | 14.0 | 10.0 | 10.0 | NOW |
| IDT54/74FCT373 | Octal Transparent Latch | 8.5 | 8.0 | 10.0 | NOW |
| IDT54/74FCT374 | Octal D Register | 11.0 | 10.0 | 10.0 | NOW |
| IDT54/74FCT377 | Octal D Flip-Flop | 15.0 | 13.0 | 10.0 | NOW |
| IDT54/74FCT399 | Quad Dual-Port Register | 11.5 | 10.0 | 10.0 | NOW |
| IDT54/74FCT521 | 8-Bit Identity Comparator | 15.0 | 11.0 | 10.0 | NOW |
| IDT54/74FCT533 | Octal Transparent Latch | 12.0 | 10.0 | 10.0 | NOW |
| IDT54/74FCT534 | Octal D Flip-Flop | 11.0 | 10.0 | 10.0 | NOW |
| IDT54/74FCT540 | Octal Inverting Buffer/Line Driver | 9.5 | 8.5 | 10.0 | NOW |
| IDT54/74FCT541 | Octal Non-inverting Buffer/Line Driver | 9.0 | 8.0 | 10.0 | NOW |
| IDT54/74FCT543 | Octal Non-inverting Octal RegisteredTransceiver | 10.0 | 8.5 | 10.0 | NOW |
| IDT54/74FCT573 | Octal Transparent Latch | 8.5 | 8.0 | 10.0 | NOW |
| IDT54/74FCT574 | Octal D Register | 11.0 | 10.0 | 10.0 | NOW |
| IDT54/74FCT640 | Octal Inverting Buffer Transceiver | 8.0 | 7.0 | 10.0 | NOW |
| IDT54/74FCT645 | Octal Non-inverting Buffer Transceiver | 11.0 | 9.5 | 10.0 | NOW |
| IDT54/74FCT646 | Octal Non-inverting Transceiver/Register | 11.0 | 9.0 | 10.0 | NOW |
| IDT54/74FCT648 | Octal Inverting Transceiver/Register | 9.0 | 8.0 | 10.0 | Q2'89 |
| IDT54/74FCT651 | Octal Non-inverting Transceiver/Register | 10.0 | 9.0 | 10.0 | Q2'89 |
| IDT54/74FCT652 | Octal Inverting Transceiver/Register | 10.0 | 9.0 | 10.0 | Q2'89 |

## High-Speed CMOS Logic Products (continued)

## AHCT Family of Devices

| Part Number | Description | Max. Speed (ns) Mil. Com'l. |  | Typical Power (mW) | Avail. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT54AHCT138 | 1-of-8 Decoder | 27.0 | - | 3.5 | NOW |
| IDT54AHCT139 | Dual 1-of-4 Decoder | 25.0 | - | 3.5 | NOW |
| IDT54AHCT161 | Synchronous Binary Counter | 20.0 | - | 3.5 | NOW |
| IDT54AHCT163 | Synchronous Binary Counter | 20.0 | - | 5.0 | NOW |
| IDT54AHCT182 | Carry Lookahead Generator | 20.5 | - | 3.5 | NOW |
| IDT54AHCT191 | Up/Down Binary Counter | 22.0 | - | 5.0 | NOW |
| IDT54AHCT193 | Up/Down Binary Counter | 19.0 | - | 3.5 | NOW |
| IDT54AHCT240 | Inverting Octal Buffer/Line Driver | 12.0 | - | 3.5 | NOW |
| IDT54AHCT244 | Non-inverting Octal Buffer/Line Driver | 13.0 | - | 3.5 | NOW |
| IDT54AHCT245 | Non-inverting Buffer Transceiver | 15.0 | - | 3.5 | NOW |
| IDT54AHCT273 | Octal D Flip-Flop | 17.0 | - | 3.5 | NOW |
| IDT54AHCT299 | Universal Shift Register | 17.0 | - | 3.5 | NOW |
| IDT54AHCT373 | Octal Transparent Latch | 19.0 | - | 3.5 | NOW |
| IDT54AHCT374 | Octal D Register | 18.0 | - | 3.5 | NOW |
| IDT54AHCT377 | Octal D Flip-Flop | 20.0 | - | 3.5 | NOW |
| IDT54AHCT521 | 8-Bit Identity Comparator | 17.0 | - | 3.5 | NOW |
| IDT54AHCT533 | Octal Transparent Latch | 24.0 | - | 3.5 | NOW |
| IDT54AHCT534 | Octal D Flip-Flop | 18.0 | - | 3.5 | NOW |
| IDT54AHCT573 | Octal Transparent Latch | 15.0 | - | 3.5 | NOW |
| IDT54AHCT574 | Octal D Register | 15.0 | - | 3.5 | NOW |
| IDT54AHCT640 | Octal Inverting Buffer Transceiver | 14.0 | - | 3.5 | NOW |
| IDT54AHCT645 | Octal Non-inverting Buffer Transceiver | 15.0 | - | 3.5 | NOW |


| AMD | IDT | AMD CONT. | IDT | AMD CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IDT6167SA35D | AM9128-12/BUC | IDT6116SA120L32B | AM99CL88-70/BXC | IDT7164L70DB |
|  | IDT6167SA35L | AM9128-15/BJA | IDT6116SA150DB | AM99CS88-10/BUC | DT164L100L3 |
|  | IDT6167SA35P | AM9128-15/BUC | IDT6116SA150L32B | AM99CS88-10/BXC | IDT7164L100DB |
|  | IDT6167SA45DB | AM9128-70DE | IDT6116SA70D | AM99CS88-12/BUC | IDT7164L120L32 |
|  | IDT6167SA45LB | AM9128-90/BJA | IDT6116SA90DB | AM99CS88-12/BXC | T7164L120DB |
|  | IDT6167SA45DM | AM9128-90/BUC | IDT6116SA90L32B | AM99CS88-15/BUC | IDT7164L150L32B |
|  | IDT6167SA55DB | AM99C164-35x | IDT7188L35x | AM99CS88-15/BXC | 77164L1500B |
|  | IDT6167SA55LB | AM99C164-45x | IDT7188L45x | AM99CS88-20/BUC | IDT7164L200L32 |
|  | IDT6167SA55DM | AM99C165-35x | IDT6198L35x | AM99CS88-20/BXC | IDT164L2000 B |
|  | IDT6167SA70DB | AM99C165-45x | IDT6198L45x | AM99CS88-70/BUC | IDT164L70L32B |
|  | IDT6167SA70LB | AM99C328-45x | IDT11256L45x | AM99CS88-70/BXC | IDT7164L70DB |
|  | IDT6167SA70DM | AM99C328-55x | IDT1256L55x | CYPRESS | IDT |
|  | IDT6168SA35L | AM99C641-25LC | IDT7187L25L22 |  |  |
|  | IDT6168SA35P | AM99C641-25PC | IDT7187L25P | CY6116-35PC | IDT6116SA35P |
|  | IDT6168SA45DB | AM99C641-35DC | IDT7187L35C | CY6116-35DC | IDT6116SA35D |
|  | IDT6168SA45LB | AM99C641-35LC | IDT7187L35L22 | CY6116-35LC | IDT6116SA35L28 |
|  | IDT6168SA45DM | AM99C641-35PC | IDT7187L35P | CY6116-35DMB | DT6116SA35DB |
|  | IDT6168SA45LM | AM99C641-45/BWA | ID77187L45CB | CY6116-35LMB | IDT6116SA35L28B |
|  | IDT6168SA55DB | AM99C641-45/LMC | IDT7187L45L22B | CY6116-45PC | IDT6116SA45P |
|  | IDT6168SA55LB | AM99C641-45DC | IDT7187L45C | CY6116-45DC | IDT6116SA45D |
|  | IDT6168SA55DM | AM99C641-45DE | IDT7187L45CM | CY6116-45LC | IDT6116SA45L28 |
|  | IDT6168SA55LM | AM99C641-45LC | 1DT7187L45L22 | CY6116-45DMB | IDT6116SA45DB |
|  | IDT6168SA70DB | AM99C641-45LE | IDT7187L45L22M | CY6116-45LMB | IDT6116SA45L28B |
|  | IDT6168SA70LB | AM99C641-45PC | IDT7187L45P | CY6116-55DMB | IDT6116SA55DB |
|  | IDT6168SA70DM | AM99C641-55/BWA | IDT7187L55CB | CY6116-55LMB | IDT6116SA55L28B |
|  | IDT6168SA70LM | AM99C641-55/LMC | IDT7187L55L22B | CY7C128-25DC | IDT6116SA25TD |
|  | IDT6168SA20D | AM99C641-55DE | IDT7187L55CM | CY7C128-25LC | IDT6116SA25L24 |
|  | IDT6168SA20L | AM99C641-55LE | IDT7187L55L22M | CY7C128-25PC | IDT6116SA25TP |
|  | IDT6168SA20P | AM99C641-70/BWA | ID7187L70CB | CY7C128-25SC | IDT6116SA25SO |
|  | IDT6168SA25DB | AM99C641-70/LMC | IDT7187L70L22B | CY7C128-35DC | IDT6116SA35TD |
|  | IDT6168SA25D | AM99C641-70DE | IDT7187L70CM | CY7C128-35DMB | IDT6116SA35TDB |
|  | IDT6168SA25DM | AM99C641-70LE | IDT187L70L22M | CY7C128-35LC | IDT6116SA35L24 |
|  | IDT6168SA25LM | AM99C68-45/BRA | IDT6168LA45DB | CY7C128-35LMB | IDT6116SA35L24B |
|  | IDT6168SA25P | AM99C68-55/BRA | IDT6168LA55DB | CY7C128-35PC | IDT6116SA35TP |
|  | IDT6168SA30DB | AM99C68-55DMB | IDT6168LA55DB | CY7C128-35SC | IDT6116SA35SO |
|  | IDT6168SA30DM | AM99C68-70/BRA | IDT6168LA70DB | CY7C128-45DC | IDT6116SA45TD |
|  | IDT6168SA30LM | AM99C68-70DMB | IDT6168LA70DB | CY7C128-45DMB | IDT6116SA45TDB |
|  | IDT7130S100L52B* | AM99CL68-45/BRA | IDT6168LA45DB | CY7C128-45LC | IDT6116SA45L24 |
|  | IDT7130S100CB | AM99CL68-55/BRA | IDT6168LA55DB | CY7C128-45LMB | IDT6116SA45L24B |
|  | IDT7130S100C | AM99CL68-70/BRA | IDT6168LA70DB | CY7C128-45PC | IDT6116SA45TP |
|  | IDT7130S100C | AM99C88-10/BUC | IDT7164L100L32B | CY7C128-45SC | IDT6116SA45SO |
|  | IDT7130S100J* | AM99C88-10/BXC | ID77164L1000B | CY7C128-55DMB | IDT6116SA55TDB |
|  | IDT7130S100L52* | AM99C88-12/BUC | IDT7164L120L32B | CY7C128-55LMB | IDT6116SA55L24B |
|  | IDT130S100L52* | AM99C88-12/BXC | IDT7164L120DB | CY7C130-45LC | IDT7130S45L52 |
|  | IDT7130S100P | AM99C88-15/BUC | IDT7164L150L32B | CY7C130-45PC | IDT130S45P |
|  | IDT130S100P | AM99C88-15/BXC | IDT7164L150DB | CY7C130-55DC | IDT130S55C |
|  | IDT7130S120L52B* | AM99C88-20/BUC | ID77164L200DB | CY7C130-55LC | IDT7130S55L52 |
|  | IDT7130S120CB | AM99C88-20/BXC | IDT164L200L32B | CY7C130-55PC | IDT7130S55P |
|  | IDT7130570CB | AM99C88-70/BUC | IDT7164L70L32B | CY7C132-35DC | IDT7132S35C |
|  | IDT130S70C | AM99C88-70/BXC | IDT164L700B | CY7C132-35LC | IDT132S35L5 |
|  | IDT7130S70C | AM99C88-70DE | IDT7164L70DM | CY7C132-35PC | IDT132S35P |
|  | IDT7130S70」* | AM99C88-70LC | IDT7164L45L32 | CY7C132-45DC | IDT132S45C |
|  | IDT7130S70L52* | AM99C88-70LE | IDT7164L70L32M | CY7C132-45LC | IDT7132S45L52 |
|  | IDT130S70L52* | AM99C88H-35x | IDT7164L35x | CY7C132-45PC | IDT7132S45P |
|  | IDT7130S70P | AM99C88H-45/X | ID7164L45xB | CY7C132-55DC | IDT7132S55C |
|  | IDT7130S70P | AM99CL88-10/BUC | IDT7164L100L32B | CY7C132-55LC | IDT7132S55L52 |
|  | IDT6116SA120DB | AM99CL88-10/BXC | IDT7164L100DB | CY7C132-55PC | IDT132S55P |
| NOTES: <br> A lower case ""x"" indicates the packages of the AMD part are unknown." <br> All AM99 series parts have 2 Volt data retention capability. |  | AM99CL88-12/BUC <br> AM99CL88-12/BXC | IDT7164L120L32B | CY7C140-45DC | IDT140S45C |
|  |  | AM99CL88-15/BUC | IDT164L150L32B | CY7C140-45PC | IDT7140S45L5 |
|  |  | AM99CL88-15/BXC | IDT7164L150DB | CY7C140-55DC | IDT7140S55C |
|  |  | AM99CL88-70/BUC | IDT7164L70L32B |  |  |


| CYPRESS CONT. | IDT | CYPRESS CONT. | IDT | CYPRESS CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C140-55PC | IDT140S55P | CY7C164L-45DMB | IDT7188L45CB | CY7C169-40LC | IDT6168SA20L |
| CY7C142-35DC | IDT7142S35C | CY7C164L-45LC | IDT7188L35L | CY7C169-40LMB | T6168SA20LB |
| CY7C142-35LC | IDT7142S35L52 | CY7C164L-45LMB | ID7188L45LB | CY7C169-40PC | IDT6168SA20P |
| CY7C142-35PC | IDT142S35P | CY7C164L-45PC | IDT188L45P | CY7C169L-25DC | IDT6168LA15D |
| CY7C142-45DC | IDT7142S45C | CY7C166-25DC | IDT6198S25C | CY7C169L-25LC | IDT6168LA15L |
| CY7C142-45LC | IDT7142S45L52 | CY7C166-25PC | IDT6198S25P | CY7C169L-25PC | IDT6168LA15P |
| CY7C142-45PC | IDT7142S45P | CY7C166-35DC | IDT6198S35C | CY7C169L-35DC | IDT6168LA20D |
| CY7C142-55DC | IDT7142S55C | CY7C166-35DMB | 1DT6198S35CB | CY7C169L-35LC | IDT6168LA20L |
| CY7C142-55LC | IDT142S55L52 | CY7C166-35LC | IDT6198S35L | CY7C169L-35PC | IDT6168LA20P |
| CY7C142-55PC | IDT142S55P | CY7C166-35LMB | IDT6198S35LB | CY7C170-25PC | IDT61970S25P |
| CY7C161-25DC* | IDT71981S25C | CY7C166-35PC | IDT6198S35P | CY7C170-25DC | IDT61970S25D |
| CY7C161-35DC* | ID71981S35C | CY7C166-45DC | IDT6198S45C | CY7C170-35PC | IDT61970S35P |
| CY7C161-35DMB* | IDT71981S35CB | CY7C166-45DMB | IDT6198S45CB | CY7C170-35DC | IDT61970S35D |
| CY7C161-35LC* | IDT71981S35L | CY7C166-45LC | IDT6198S45L | CY7C170-35DMB | IDT61970S35DB |
| CY7C161-45DC* | IDT71981S45C | CY7C166-45LMB | IDT6198S45LB | CY7C170-45PC | IDT61970S45P |
| CY7C161-45DMB* | IDT1981S45CB | CY7C166-45PC | 1DT6198S45P | CY7C170-45DC | IDT61970S45D |
| CY7C161-45LC* | IDT1981S45L | CY7C166L-250C | IDT6198L25C | CY7C170-45DMB | IDT61970S45DB |
| CY7C161-45LMB* | IDT71981S45LB | CY7C166L-25PC | IDT6198L25P | CY7C171-25DC | IDT71681SA25D |
| CY7C161L-25DC* | IDT1981L25C | CY7C166L-35DC | IDT6198L35C | CY7C171-25LC | IDT71681SA25L |
| CY7C161L-35DC* | IDT71981L35C | CY7C166L-35DMB | IDT6198L35CB | CY7C171-25PC | IDT71681SA25P |
| CY7C161L-35DMB* | IDT71981L35CB | CY7C166L-35LC | IDT6198L35L | CY7C171-35DC | IDT71681SA35D |
| CY7C161L-35LC* | IDT71981L35L24 | CY7C166L-35LMB | IDT6198L35LB | CY7C171-35DMB | IDT71681SA35DB |
| CY7C161L-35LMB* | ID71981L35L24B | CY7C166L-35PC | IDT6198L35P | CY7C171-35LC | IDT71681SA35L |
| CY7C161L-45DC* | IDT7198LS45C | CY7C166L-45DC | IDT6198L45C | CY7C171-35LMB | IDT71681SA35LB |
| CY7C161L-45DMB* | IDT71981L45CB | CY7C166L-45DMB | IDT6198L45CB | CY7C171-35PC | ID771681SA35P |
| CY7C161L-45LC* | IDT71981L45L24 | CY7C166L-45LC | IDT6198L45L | CY7C171-45DC | IDT71681SA45D |
| CY7C161L-45LMB* | IDT71981L45L24B | CY7C166L-45LMB | IDT6198L45LB | CY7C171-45DMB | IDT71681SA45DB |
| CY7C162-25DC* | ID71982S25C | CY7C166L-45PC | IDT6198L45P | CY7C171-45LC | IDT71681SA45L |
| CY7C162-35DC* | IDT71982S35C | CY7C167-25PC | IDT6167SA25P | CY7C171-45LMB | IDT71681SA45LB |
| CY7C162-35LC* | IDT71982S35L | CY7C167-25DC | IDT6167SA25D | CY7C171-45PC | ID71681SA45P |
| CY7C162-35LMB* | IDT71982S35LB | CY7C167-25LC | IDT6167SA25L | CY7C171L-25DC | IDT71681LA25D |
| CY7C162-45DC* | ID71982S45C | CY7C167-35PC | IDT6167SA35P | CY7C171L-25LC | IDT71681LA25L |
| CY7C162-45DMB* | IDT71982S45CB | CY7C167-35DC | IDT6167SA35D | CY7C171L-25PC | IDT71681LA25P |
| CY7C162-45LC* | IDT1982S45L | CY7C167-35LC | IDT6167SA35L | CY7C171L-35DC | IDT71681LA35D |
| CY7C162-45LMB* | IDT71982S45LB | CY7C167-35DMB | IDT6167SA35DB | CY7C171L-35LC | IDT71681LA35L |
| CY7C162L-25DC* | IDT1982L25C | CY7C167-35LMB | IDT6167SA35LB | CY7C171L-35PC | IDT71681LA35P |
| CY7C162L-35DC* | IDT71982L35C | CY7C167-45LC | IDT6167SA35L | CY7C172-25DC | IDT71682SA25D |
| CY7C162L-35DMB* | IDT71982L35CB | CY7C167-45DMB | IDT6167SA45DB | CY7C172-25LC | IDT71682SA25L |
| CY7C162L-35LC* | IDT1982L35L | CY7C167-45LMB | IDT6167SA45LB | CY7C172-25PC | IDT71682SA25P |
| CY7C162L-35LMB* | IDT71982L35LB | CY7C167L-25DC | IDT6167LA25D | CY7C172-35DC | IDT71682SA35D |
| CY7C162L-45DC* | ID71982L45C | CY7C167L-25LC | IDT6167LA25L | CY7C172-35DMB | IDT71682SA35DB |
| CY7C162L-45DMB* | IDT71982L45CB | CY7C167L-25PC | IDT6167LA25P | CY7C172-35LC | IDT71682SA35L |
| CY7C162L-45LC* | IDT1982L45L | CY7C167L-35DC | 1DT6167LA35D | CY7C172-35LMB | IDT71682SA35LB |
| CY7C162L-45LMB* | IDT1982L45LB | CY7C167L-35LC | IDT6167LA35L | CY7C172-35PC | IDT71682SA35P |
| CY7C164-25DC | IDT7188S25C | CY7C167L-35PC | IDT6167LA35P | CY7C172-45DC | IDT71682SA45D |
| CY7C164-25PC | IDT188S25P | CY7C168-25DC | IDT6168SA25D | CY7C172-45DMB | IDT71682SA45DB |
| CY7C164-35DC | IDT7188S35C | CY7C168-25LC | IDT6168SA25L | CY7C172-45LC | IDT71682SA45L |
| CY7C164-35DMB | IDT7188S35CB | CY7C168-25PC | IDT6168SA25P | CY7C172-45LMB | IDT71682SA45LB |
| CY7C164-35LC | IDT7188S35L | CY7C168-25SC | IDT6168SA25SO | CY7C172-45PC | IDT71682SA45P |
| CY7C164-35LMB | ID7188S35LB | CY7C168-35DC | IDT6168SA35D | CY7C172L-25DC | IDT71682LA25D |
| CY7C164-35PC | IDT188S35P | CY7C168-35DMB | IDT6168SA35DB | CY7C172L-25LC | IDT71682LA25L |
| CY7C164-45DC | IDT188S45C | CY7C168-35LC | IDT6168SA35L | CY7C172L-25PC | IDT71682LA25P |
| CY7C164-45DMB | ID7188S45CB | CY7C168-35LMB | IDT6168SA35LB | CY7C172L-35DC | IDT71682LA35D |
| CY7C164-45LC | IDT7188S35L | CY7C168-35PC | IDT6168SA35P | CY7C172L-35LC | IDT71682LA35L |
| CY7C164-45LMB | IDT7188S45LB | CY7C168-35SC | IDT6168SA35SO | CY7C172L-35PC | IDT71682LA35P |
| CY7C164-45PC | IDT7188S45P | CY7C168-45DMB | IDT6168SA45DB | CY7C185-35DC | IDT7164S35TD |
| CY7C164L-25DC | ID77188L25C | CY7C168-45LMB | IDT6168SA45LB | CY7C185-35PC | IDT7164S35TP |
| CY7C164L-25PC | IDT7188L25P | CY7C168L-25DC | IDT6168LA25D | CY7C185-45DC | IDT7164S45TD |
| CY7C164L-35DC | IDT7188L35C | CY7C168L-25LC | IDT6168LA25L | CY7C185-45DMB | IDT7164S45TDB |
| CY7C164L-35DMB | ID7188L35CB | CY7C168L-25PC | IDT6168LA25P | CY7C185-45PC | IDT7164S45TP |
| CY7C164L-35LC | IDT7188L35L | CY7C168L-25SC | IDT6168LA25SO | CY7C185L-35DC | IDT7164L35TD |
| CY7C164L-35LMB | ID77188L35LB | CY7C168L-35DC | IDT6168LA35D | CY7C185L-35PC | IDT7164L35TP |
| CY7C164L-35PC | IDT7188L35P | CY7C168L-35LC | IDT6168LA35L | CY7C185L-45DC | IDT7164L45TD |
| CY7C164L-45DC | IDT188L45C | CY7C168L-35PC | IDT6168LA35P | CY7C185L-45DMB | IDT7164L45TDB |
| NOTES: <br> An asterisk "*" indicates the IDT part is NOT pin for pin compatible. <br> *The CY7C161/162 come in a 300 mil package vs. 400 mil IDT71981/982. |  | CY7C168L-35SC | IDT6168LA35SO | CY7C185L-45PC | IDT164L45TP |
|  |  | CY7C169-25DC | IDT6168SA15D | CY7C185L-55DMB | IDT7164L55TDB |
|  |  | CY7C169-25LC | IDT6168SA15L | CY7C186-35DC | IDT7164S35D |
|  |  | CY7C169-25PC | IDT6168SA15P | CY7C186-35PC | IDT164S35P |
|  |  | CY7C169-35DC | IDT6168SA20D | CY7C186-45DC | IDT7164S45D |
|  |  | CY7C169-35DMB | IDT6168SA20DB | CY7C186-45DMB | IDT7164S45DB |
|  |  | CY7C169-35LC | IDT6168SA20L | CY7C186-45PC | IDT7164S45P |
|  |  | CY7C169-35LMB | IDT6168SA20LB | CY7C186-55DMB | IDT7164S55DB |
|  |  | CY7C169-35PC | IDT6168SA20P | CY7C186L-35DC | IDT7164L35D |
|  |  | CY7C169-40DC | IDT6168SA20D | CY7C186L-35PC | IDT7164L35P |
|  |  | CY7C169-40DMB | IDT6168SA20DB | CY7C186L-45DC | IDT7164L45D |


| CYPRESS CONT. | IDT | CYPRESS CONT. | IDT | EDI CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C186L-45DMB | IDT7164L45DB | CY7C194-45VC | IDT71258S45Y.IDT71258S45D | EDI8464C45LB ED18464C551 B | IDT71258S45LB |
| $\begin{aligned} & \text { CY7C186L-45PC } \\ & \text { CY7C186L-55DMB } \end{aligned}$ | IDT7164L45P |  |  |  | IDT71258S55LB |
|  | IDT7164L55DB | CY7C194-45LC | IDT71258S45L | EDI8802L55QB | IDT6116LA55TDB |
| $\begin{aligned} & \text { CYCC186L-55DMB } \\ & \text { CY7C187-25DC } \end{aligned}$ | IDT7187S25D | CY7C194-45DMB | IDT71258S45DB | EDI8802L70QB | IDT6116LA70TDB IDT6116LA85TDB |
| CY7C187-25PC | IDT7187S25P | CY7C194-45LMB | IDT71258S45LB | EDI8802L85QB |  |
| CY7C187-35DC | IDT7187S35D | CY7C196-25PC | IDT61298S25P | EDI8802L100QB | IDT6116LA85TDB IDT6116LA90TDB |
| CY7C187-35DMB | IDT7187S35DB | CY7C196-25VC | IDT61298S25Y | EDI8802L120QB | IDT6116LA120TDB |
| CY7C187-35LC | IDT7187S35L22 | CY7C196-25DC | IDT61298S25D | EDI8802L150QB | IDT6116LA150TDB |
| CY7C187-35LMB | IDT7187S35L22B | CY7C196-25LC | IDT61298S25L | EDI8802L55LB | IDT6116LA55L32B |
| CY7C187-35PC | IDT7187S35P | CY7C196-35PC | IDT61298S35P | EDI8802L70LB | IDT6116LA70L32B |
| CY7C187-45DC | IDT7187S45D | CY7C196-35VC | IDT61298S35Y | EDI8802L85LB | IDT6116LA85L32B |
| CY7C187-45DMB | IDT7187S45DB | CY7C196-35DC | IDT61298S35D | EDI8802L100LB | IDT6116LA90L32B |
| CY7C187-45LC | IDT7187S45L22 | CY7C196-35LC | IDT61298S35L | EDI8802L120LB | IDT6116LA120L32B |
| CY7C187-45LMB | IDT7187S45L22B | CY7C196-35DMB | IDT61298S35DB | EDI8802L150LB | IDT6116LA150L32B |
| CY7C187-45PC | IDT7187S45P | CY7C196-35LMB | IDT61298S35LB | EDI8802H55QB | IDT6116SA55TDBIDT6116SA70TDB |
| CY7C187L-25DC | IDT7187L25D | CY7C196-45PC | IDT61298S45P | EDI8802H70QB <br> EDI8802H850B |  |
| CY7C187L-25PC | IDT7187L25P | CY7C196-45VC | IDT61298S45Y |  | IDT6116SA70TDB IDT6116SA85TDB |
| CY7C187L-35DC | IDT7187L35D | CY7C196-45DC | IDT61298S45D | EDI8802H100QB <br> EDI8802H120QB | IDT6116SA90TDB |
| CY7C187L-35DMB | IDT7187L35DB | CY7C196-45LC | IDT61298S45L |  | IDT6116SA120TDB |
| CY7C187L-35LC | IDT7187L35L22 | CY7C196-45DMB | IDT61298S45DB | EDI8802H150QB <br> EDI8802H55LB | IDT6116SA150TDB |
| CY7C187L-35LMB | IDT7187L35L22B | CY7C196-45LMB | IDT61298S45LB |  | IDT6116SA55L32B |
| CY7C187L-35PC | IDT7187L35P | CY7C197-25PC | IDT71257S25P | EDI8802H70LB |  |
| CY7C187L-45DC | IDT7187L45D | CY7C197-25VC | IDT71257S25Y | EDI8802H85LB | IDT6116SA70L32B IDT6116SA85L32B |
| CY7C187L-45DMB | IDT7187L45DB | CY7C197-25DC | IDT71257S25D |  | IDT6116SA85L32B <br> IDT6116SA90L32B |
| CY7C187L-45LC | IDT7187L45L22 | CY7C197-25LC | IDT71257S25L | $\begin{aligned} & \text { EDI8802H100LB } \\ & \text { EDI8802H120LB } \end{aligned}$ | IDT6116SA120L32B |
| CY7C187L-45LMB | IDT7187L45L22B | CY7C197-35PC | IDT71257S35P | $\begin{aligned} & \text { EDI8802H120LB } \\ & \text { EDI8802H150LB } \end{aligned}$ | IDT6116SA150L32B |
| CY7C187L-45PC | IDT7187L45P | CY7C197-35VC | IDT71257S35Y | EDI8808C35CBEDI8808C45CB | IDT7164S35DBIDT7164S45DB |
| CY7C191-25PC | IDT71281S25P | CY7C197-35DC | IDT71257S35D |  |  |
| CY7C191-25DC | IDT71281S25D | CY7C197-35LC | IDT71257S35L | EDI8808C45CB EDI8808C55CB | IDT7164S55DB |
| CY7C191-25LC | IDT71281S25L | CY7C197-35DMB | IDT71257S35DB | EDI8808C35QB | IDT7164S35TCBIDT7164S45TCB |
| CY7C191-35PC | IDT71281S35P | CY7C197-35LMB | IDT71257S35LB |  |  |
| CY7C191-35DC | IDT71281S35D | CY7C197-45PC | IDT71257S45P |  | IDT7164S55TCB |
| CY7C191-35LC | IDT71281S35L | CY7C197-45VC | 1DT71257S45Y | $\begin{aligned} & \text { EDI8808C55QB } \\ & \text { EDI8808C35LB } \end{aligned}$ | IDT7164S35L32B |
| CY7C191-35DMB | IDT71281S35DB | CY7C197-45DC | IDT71257S45D | EDI8808C45LBEDI8808C55LB | IDT7164S45L32B |
| CY7C191-35LMB | IDT71281S35LB | CY7C197-45LC | IDT71257S45L |  | IDT7164S55L32B |
| CY7C191-45PC | IDT71281S45P | CY7C197-45DMB | IDT71257S45DB | $\begin{aligned} & \text { EDI8808C55LB } \\ & \text { EDI8808C-70LPKMHR } \end{aligned}$ | IDT7164L70DBIDT7164L100DB |
| CY7C191-45DC | IDT71281S45D | CY7C197-45LMB | IDT71257S45LB | EDI8808C-70LPKMHR <br> EDI8808C-10LPKMHR |  |
| CY7C191-45LC | IDT71281S45L | CY7C198-35PC | IDT71256S35P | EDI8808C-12LPKMHR | IDT7164L120DB |
| CY7C191-45DMB | IDT1281S45DB | CY7C198-45DMB | IDT71256S45DB | $\begin{aligned} & \text { EDI8808C-15LPKMHR } \\ & \text { EDI8832C55CB } \end{aligned}$ | IDT7164L150DB |
| CY7C191-45LMB | IDT71281S45LB | CY7C198-45DC | IDT71256S45D |  | IDT71256S55DB |
| CY7C192-25PC | IDT71282S25P | CY7C198-45PC | IDT71256S45P | $\begin{aligned} & \text { EDI8832C55CB } \\ & \text { EDI8832C-70KMHR } \end{aligned}$ |  |
| CY7C192-25DC | IDT71282S25D | CY7C198-55DC | IDT71256S55D | EDI8832C-70KMHR <br> EDI8832C-85KMHR | IDT71256S85DB |
| CY7C192-25LC | IDT71282S25L | CY7C198-55DMB | IDT71256S55DB | EDI8832C-10KMHR | IDT71256S100DB |
| CY7C192-35PC | IDT71282S35P | CY7C198-55PC | IDT71256S55P | EDI8832C-12KMHR <br> EDI8832C-15KMHR | IDT71256S120DB <br> IDT71256S150DB |
| CY7C192-35DC IDT71282S35D <br> CY7C192-35LC IDT71282S35 |  | EDI | IDT | EDI8832C-15KMHR <br> EDI8832C55LB <br> EDI8832C-70JMHR | IDT71256S55L32B |
| CY7C192-35DMB | IDT71282S35DB |  |  |  | IDT71256S70L32B |
| CY7C192-35LMB | IDT71282S35LB | EDI8164C25QB | IDT7187S25DB | EDI8832C-85JMHR | IDT71256S70L32B |
| CY7C192-45PC | IDT71282S45P | EDI8164C35QB | IDT7187S35DB | EDI8832C-10JMHR | IDT71256St00L32B |
| CY7C192-45DC | IDT71282S45D | EDI8164C45QB | IDT7187S45DB | EDI8832C-12JMHR EDI8832C-15JMHR | IDT71256S120L32BIDT71256S150L32B |
| CY7C192-45LC | IDT71282S45L | EDI8164C55QB | IDT7187S55DB |  |  |
| CY7C192-45DMB | IDT71282S45DB IDT71282S45LB | EDI8164P45QB | ID7187L45DB | FUJITSU | IDT |
| CY7C194-25PC | IDT71258S25P | EDI8164C25LB | IDT7187S25LB |  |  |
| CY7C194-25VC | IDT71258S25Y | EDI8164C35LB | IDT7187S35LB | MB81C67-35 | IDT6167SA35P |
| CY7C194-25DC | IDT71258S25D | EDI8164C45LB | IDT7187S45LB | MB81C67-45 | IDT6167SA35P |
| CY7C194-25LC | IDT71258S25L | EDI8164C55LB | IDT7187S55LB | MB81C67-45-W | IDT6167SA45xM |
| CY7C194-35PC | IDT71258S35P | EDI8164P45LB | IDT7187L45LB | MB81C67-55 | IDT6167SA35P |
| CY7C194-35VC | IDT71258S35Y | EDI8164P55LB | IDT7187L55LB | MB81C67-55-W. | IDT6167SA55xM |
| CY7C194-35DC | IDT71258S35D | EDI8416C25QB | IDT7188S25CB | MB81C68-35C | IDT6168SA35L |
| CY7C194-35LC | IDT71258S35L | EDI8416C35QB | IDT7188S35CB | MB81C68-35P | IDT6168SA35P |
| CY7C194-35DMB | IDT71258S35DB | EDI8416C45QB | IDT7188S45CB | MB81C68-35Z | IDT6168SA35D |
| CY7C194-35LMB | IDT71258S35LB | EDI8416C55QB | IDT7188S55CB | MB81C68-45-W | IDT6168SA45xM |
| CY7C194-45PC | IDT71258S45P | EDI8416P25QB | IDT7188L25CB | MB81C68-45C | IDT6168SA35L |
| NOTES: <br> An asterisk "*" indicates the IDT part is NOT pin for pin compatible. <br> *The CY7C161/162 come in a 300 mil package vs. 400 mil IDT7 1981/982. |  | ED18416P35QBEDI8416P45QB | IDT7188L35CB | MB81C68-45P | IDT6168SA35P |
|  |  | IDT7188L45CB | MB81C68-45Z | IDT6168SA35D |  |
|  |  | EDI8416P55QB | IDT7188L55CB | MB81C68-55-W | IDT6168SA55xM |
|  |  | EDI8417C35QB | IDT7198S35CB | MB81C68A-25C | IDT6168SA25L |
|  |  | EDI8417C45QB | IDT7198S45CB | MB81C68A-25P | IDT6168SA25P |
|  |  | EDi8417C55QB <br> EDI8417C35LB <br> EDI8417C45LB <br> EDI8417C55LB <br> EDI8464C45QB <br> EDI8464C55QB | IDT7198S55CB IDT7198S35LB IDT7198S45LB IDT7198S55LB IDT1258S45CB IDT1258S55CB | MB81C68A-25Z <br> MB81C68A-30C <br> MB81C68A-30P <br> MB81C68A-30Z <br> MB81C68A-35C <br> MB81C68A-35P | IDT6168SA25D <br> IDT6168SA25L <br> IDT6168SA25P <br> IDT6168SA25D <br> IDT6168SA35L <br> IDT6168SA35P |
| vs. 400 mil IDT7 1981/982. |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |


| FUJITSU CONT. | IDT | HITACHI | IDT | INMOS | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MB81C68A-35Z | IDT6168SA35D | HM6116-2 | IDT6116SA45D | IMS1400P-35 | IDT6167SA35P |
| MB81C69A-25C | IDT6168SA15L | HM6116FP-2 | IDT6116SA45F | IMS1400S-45M | IDT6167SA45DB |
| MB81C69A-25P | IDT6168SA15P | HM6116LFP-2 | IDT6116LA45SO | IMS1400S-55M | IDT6167SA55DB |
| MB81C69A-25Z | IDT6168SA15D | HM6116LP-2 | IDT6116LA45P | IMS1400S-70M | IDT6167SA70DB |
| MB81C69A-30C | IDT6168SA15L | HM6116P-2 | IDT6116SA45P | IMS1400W-35 | IDT6167SA35L |
| MB81C69A-30P | IDT6168SA15P | HM6116ALP-12 | IDT6116LA45P | IMS $1400 \mathrm{~W}-45 \mathrm{M}$ | IDT6167SA45LB |
| MB81C69A-30Z | IDT6168SA15D | HM6116ALSP-12 | IDT6116LA45TP | IMS1400W-55M | IDT6167SA55LB |
| MB81C69A-35C | IDT6168SA20L | HM6116AP-12 | IDT6116LA45P | IMS1400W-70M | IDT6167SA70LB |
| MB81C69A-35P | IDT6168SA20P | HM6116ASP-12 | IDT6116LA45TP | IMS1403P-25 | IDT6167SA25P |
| MB81C69A-35Z | IDT6168SA20D | HM6167H-45 | IDT6167SA35D | IMS1403P-35 | IDT6167SA35P |
| MB81C71-35 | IDT7187S35P | HM6167H-55 | IDT6167SA35D | IMS1403S-25 | IDT6167SA25D |
| MB81C71-45C | IDT7187S45L22 | HM6167HCG-45 | IDT6167SA35L | IMS1403S-35 | IDT6167SA35D |
| MB81C71-45Z | IDT7187S45D | HM6167HCG-55 | IDT6167SA35L | IMS1403W-25 | IDT6167SA25L |
| MB81C71-55C | IDT7187S45L22 | HM6167HLP-45 | IDT6167LA35P | IMS1403W-35 | IDT6167SA35L |
| MB81C71-55Z | IDT7187S45D | HM6167HLP-55 | IDT6167LA35P | IMS1420S-55M | IDT6168SA55DB |
| MB81C74-25x | IDT7188S25x | HM6167HP-45 | IDT6167SA35P | IMS1420S-70M | IDT6168SA70DB |
| MB81C74-35x | IDT7188S35x | HM6167HP-55 | IDT6167SA35P | IMS1420W-55M | IDT6168SA55LB |
| MB81C75-35 | IDT7198S35P | HM6168H-45 | IDT6168SA35D | IMS1420W-70M | IDT6168SA70LB |
| MB81C75-45 | IDT7198S45P | HM6168H-55 | IDT6168SA35D | IMS1423P-25 | IDT6168SA25P |
| MB81C75-55 | IDT7198S45P | HM6168HLP-45 | IDT6168LA35P | IMS1423P-35 | IDT6168SA35P |
| MB81C78-45 | IDT7164S45P | HM6168HLP-55 | IDT6168LA35P | IMS1423S-25 | IDT6168SA25D |
| MB81C78-55 | IDT7164S45P | HM6168HP-45 | IDT6168SA35P | IMS1423S-35 | IDT6168SA35D |
| MB81C78-70 | IDT7164S45P | HM6168HP-55 | IDT6168SA35P | IMS1423S-35M | IDT6168SA35DB |
| MB81C78A-35CV | IDT7164S35L22 | HM62256LFP-10SL | IDT71256L70P | IMS1423S-45M | IDT6168SA45DB |
| MB81C78A-35P | IDT7164S35P | HM62256LFP-8 | IDT71256L70SO | IMS1423S-55M | IDT6168SA55DB |
| MB81C78A-35PF | IDT164S35SO | HM62256LP-10SL | IDT71256L70P | IMS1423W-25 | IDT6168SA25L |
| MB81C81-35 | IDT71257S35P | HM62256LP-8 | IDT71256L70P | IMS1423W-35 | IDT6168SA35L |
| MB81C81-45 | IDT71257S45P | HM62256P-8 | IDT71256S70P | IMS1423W-35M | IDT6168SA35LB |
| MB81C81-55 | IDT71257S55P | HM6264FP-10 | IDT7164S45SO | IMS1423W-45M | IDT6168SA45LB |
| MB81C84-45 | IDT71258S45P | HM6264LFP-10 | IDT7164L45SO | IMS1423W-55M | IDT6168SA55LB |
| M881C84-55 | IDT71258S55P | HM6264LFP-10L | IDT7164L45SO | IMS1433x-35 | IDT6116SA35 |
| MB8416A-12x | IDT6116LA45P | HM6264LP-10 | IDT7164L45P | IMS1600S-45 | IDT7187S45C |
| MB8416A-12x | IDT6116LA45D | HM6264LP-10L | IDT7164L45P | IMS1600S-55M | IDT7187S55CB |
| MB8416A-12x | IDT6116LA45TP | HM6264LP-10SL | IDT7164L45P | IMS1600S-70M | IDT7187S70CB |
| MB8464-15-W | IDT7164S150DM | HM6264P-10 | IDT7164S45P | IMS1600W-45 | IDT7187S45L |
| MB8464-15-W | IDT7164S150L32M | HM6264AFP-12 | IDT7164S45SO | IMS1600W-55M | IDT7187S55LB |
| MB8464-20-W | IDT7164S200DM | HM6264ALFP-12 | IDT7164L45SO | IMS1600W-70M | IDT7187S70LB |
| MB8464-20-W | IDT7164S200L32M | HM6264ALSP-12 | IDT7164L45TC | IMS1620S-45 | IDT7188S45C |
| MB8464A-10-W | IDT7164L100DM | HM6264ASP-12 | IDT7164S45TC | IMS1620S-55M | IDT7188S55CB |
| MB8464A-10-W | IDT7164L100L32M | HM6267CG-35 | IDT6167SA35L | IMS1620S-70M | IDT7188S70CB |
| MB8464A-15-W | IDT7164L150DM | HM6267CG-45 | IDT6167SA35L | IMS1624S-45 | IDT6198S45C |
| MB8464A-15-W | IDT7164L150L32M | HM6267LP-35 | IDT6167LA35P | IMS1624S-55M | IDT6198S55CB |
| MB8464A-70x | IDT7164L45L32 | HM6267LP-45 | IDT6167LA35P | IMS1624S-70M | IDT6198S70CB |
| MB8464A-70x | IDT7164L45P | HM6267P-35 | IDT6167SA35P | IMS1624W-45 | IDT6198S45L |
| MB8464A-70x | IDT7164L45SO | HM6267P-45 | IDT6167SA35P | IMS1624W-55M | IDT6198S55LB |
| MB84256-10 | IDT71256L70L | HM6268LP-25 | IDT6168LA25P | IMS1624W-70M | IDT6198S70LB |
| MB84256-10 | IDT71256L70P | HM6268LP-35 | IDT6168LA35P | IMS1630S-45 | IDT7164S45D |
| MB84256-10 | IDT71256L70SO | HM6268P-25 | IDT6168SA25P | IMS1800x-35 | IDT71257S35x |
|  |  | HM6268P-35 | IDT6168SA35P | IMS1820P-35 | IDT71258S35P |
| HARRIS | IDT | HM6287CG-45 | IDT7187S45L | IMS1820P-45 | IDT71258S45P |
| HM1-6516B-8 | IDT6116SA1200B | HM6287CG-55 | IDT7187S45L | IMS1820P-55 | IDT71258S55P |
|  |  | HM6287CG-70 | IDT7187S45L | IMS1830x-45 | IDT71256S45x |
| HM1-65162B-8 | IDT6116LA70DB | HM6287LP-55 | IDT7187L45P | MATRA-HARRIS | IDT |
| HM1-65162C-8 | IDT6116SA90DB | HM6287LP-70 | IDT7187L45P |  |  |
| HM1-65162S-5 | IDT6116LA45D | HM6287P-45 | IDT7187S45P | HM1-2064-2 | IDT7164L150DM |
| HM4-65162-8 | IDT6116LA90DB | HM6287P-55 | IDT7187S45P | HM1-2064-5 | IDT7164L45D |
| HM4-65162C-8 | IDT6116SA90LB | HM6287P-70 | IDT7187S45P | HM1-2064-8 | IDT7164L150DB |
| HM4-65162S-5 | IDT6116LA45L | HM6288P-35 | IDT7188S35P | HM3-2064-5 | IDT7164L45P |
| HM1-65262-8 | IDT6167SA70DB | HM6288P-45 | IDT7188S45P | HM3-2064U-5 | IDT164L45P |
| HM1-65262B-8 | IDT6167SA70DB | HM6288P-55 | IDT7188S55P | HM4-2064-2 | IDT7164L150L32M |
| HM4-65262-8 | IDT6167SA70LB | HM65256AP-12 | IDT71256S70P | HM4-2064-5 | IDT7164L45L32 |
| HM4-65262B-8 | IDT6167SA70LB | HM6716 | IDT6116SA25TD | HM4-2064-8 | IDT7164L150L32B |
| HM1-65642-8 | IDT7164L150DB | HM6716-30 | IDT6116SA30TD | HMT-2064-5 | IDT7164L45SO |
| HM4-65642-8 | IDT7164L150L32B | HM6787 | IDT7187S25C | HMT-2064U-5 | IDT7164L45SO |
| NOTE: <br> A lower case " $x$ " indicates the speed and/or package of the part are unknown." |  | HM6787-30 | IDT7187S30C <br> IDT7187S25L22 | HM1-6116-2 HM1-6116-5 | IDT6116SA90DM |
|  |  | HM6787CG-30 | IDT7187S30L22 | $\begin{aligned} & \text { HM1-6116-5 } \\ & \text { HM1-61t6_8 } \end{aligned}$ | IDT6116SA45D |
|  |  | HM6788 | IDT7188S25C | HM1-6116L-2 | IDT6116LA90DM |
|  |  | HM6789 | IDT6198S25C | HM1-6116L-5 | IDT6116LA45D |
|  |  | HM6789-30 | IDT6198S30C | HM1-6116L-8 |  |


| MATRA-HARRIS CONT. | IDT | MATRA-HARRIS CONT. | IDT | MATRA-HARRIS CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HM3-6116-5 <br> HM3-6116L-5 <br> HM4-6116-2 <br> HM4-6116-5 <br> HM4-6116-8 <br> HM4-6116L-2 <br> HM4-6116L-5 <br> HM1-65161-2 <br> HM1-65161-5 <br> HM1-65161-8 <br> HM3-65161-5 <br> HM4-65161-2 <br> HM4-65161-5 <br> HM4-65161-8 <br> HM1-65163-2 <br> HM1-65163-5 <br> HM1-65163-8 <br> HM3-65163-5 <br> HM4-65163-2 <br> HM4-65163-5 <br> HM4-65163-8 <br> HM1-65261-2 <br> HM1-65261-5 <br> HM1-65261-8 <br> HM1-65261B-2 <br> HM1-65261B-5 <br> HM1-65261B-8 <br> HM1-65261C-2 <br> HM1-65261C-5 <br> HM1-65261C-8 <br> HM1-65261S-2 <br> HM1-65261S-5 <br> HM1-65261S-8 <br> HM3-65261-5 <br> HM3-65261B-5 <br> HM3-65261C-5 <br> HM3-65261S-5 <br> HM4-65261-2 <br> HM4-65261-5 <br> HM4-65261-8 <br> HM4-65261B-2 <br> HM4-65261B-5 <br> HM4-65261B-8 <br> HM4-65261C-2 <br> HM4-65261C-5 <br> HM4-65261C-8 <br> HM4-65261S-2 <br> HM4-65261S-5 <br> HM4-65261S-8 <br> HM1-65263-2 <br> HM1-65263-5 <br> HM3-65263-5 <br> HM4-65263-2 <br> HM4-65263-5 <br> HM1-65641-2 <br> HM1-65641-5 <br> HM1-65641-8 <br> HM1-65641S-2 <br> HM1-65641S-5 <br> HM1-65641S-8 <br> HM3-65641-5 <br> HM4-65641-2 <br> HM4-65641-5 <br> HM4-65641-8 <br> HM1-65681-2 <br> HM1-65681-5 <br> HM1-65681-8 | IDT6116SA45P | HM1-65681B-2 | IDT6168LA70DM | HM4-65768M-5 | IDT6168SA35L |
|  | IDT6116LA45P | HM1-65681B-5 | IDT6168LA35D | HM4-65768M-8 | IDT6168SA45LB |
|  | IDT6116SA90L32M | HM1-65681C-2 | IDT6168SA85DM | HM1-65769H-5 | IDT6168SA15D |
|  | IDT6116SA45L32 | HM1-65681C-5 | IDT6168SA35D | HM1-65769K-2 | IDT6168SA20DM |
|  | IDT6116SA120L32B | HM1-65681C-8 | IDT6168SA85DB | HM1-65769K-5 | IDT6168SA20D |
|  | IDT6116LA90L32M | HM1-65681S-2 | IDT6168SA70DM | HM1-65769K-8 | IDT6168SA20DB |
|  | IDT6116LA45L32 | HM1-65681S-5 | IDT6168SA35D | HM1-65769M-2 | IDT6168SA25DM |
|  | IDT6116LA90DM | HM1-65681S-8 | IDT6168SA70DB | HM1-65769M-5 | IDT6168SA25D |
|  | IDT6116LA45D | HM3-65681-5 | IDT6168LA35P | HM1-65769M-8 | IDT6168SA25DB |
|  | IDT6116LA90DB | HM3-65681B-5 | IDT6168LA35P | HM3-65769H-5 | 1DT6168SA15P |
|  | IDT6116LA45P | HM3-65681C-5 | IDT6168SA35P | HM3-65769K-5 | IDT6168SA20P |
|  | IDT6116LA90L32M | HM3-65681S-5 | IDT6168SA35P | HM3-65769M-5 | IDT6168SA25P |
|  | IDT6116LA45L32 | HM4-65681-2 | IDT6168LA85LM | HM4-65769H-5 | IDT6168SA15L |
|  | IDT6116LA90L32B | HM4-65681-5 | IDT6168LA35L | HM4-65769K-2 | IDT6168SA20LM |
|  | IDT6116LA85DM | HM4-65681-8 | IDT6168LA85LB | HM4-65769K-5 | IDT6168SA20L |
|  | IDT6116LA45D | HM4-65681B-2 | IDT6168LA70LM | HM4-65769K-8 | IDT6168SA20LB |
|  | IDT6116LA85DB | HM4-65681B-5 | IDT6168LA35L | HM4-65769M-2 | IDT6168SA25LM |
|  | IDT6116LA45P | HM4-65681C-2 | IDT6168SA85LM | HM4-65769M-5 | IDT6168SA25L |
|  | IDT6116LA55LM | HM4-65681C-5 | IDT6168SA35L | HM4-65769M-8 | IDT6168SA25LB |
|  | IDT6116LA45L | HM4-65681C-8 | IDT6168SA85LB |  |  |
|  | IDT6116LA45LB IDT6167LA85DM | HM4-65681S-2 | IDT6168SA70LM | MICRON | IDT |
|  | IDT6167LA35D | HM4-65681S-8 | IDT6168SA70LB | MT5C1601-15 | IDT6167SA15P |
|  | IDT6167LA85DB | HM1-65682-2 | IDT6168LA55DM | MT5C1601-20 | IDT6167SA20P |
|  | IDT6167LA70DM | HM1-65682-5 | IDT6168LA35D | MT5C1601-25 | IDT6167SA25P |
|  | IDT6167LA35D | HM1-65682-8 | IDT6168LA45DB | MT5C1601-30 | IDT6167SA30P |
|  | IDT6167LA70DB | HM3-65682-5 | IDT6168LA35P | MT5C1601-35 | IDT6167SA35P |
|  | IDT6167SA100DM | HM4-65682-2 | IDT6168LA55LM | MT5C1601DJ-15 | IDT6167SA15Y |
|  | IDT6167SA35D | HM4-65682-5 | IDT6168LA35L | MT5C1601DJ-20 | IDT6167SA20Y |
|  | IDT6167SA100DB | HM4-65682-8 | IDT6168LA55LB | MT5C1601DJ-25 | IDT6167SA25Y |
|  | IDT6167SA70DM | HM1-65728K-5 | IDT6116SA35D | MT5C1601DJ-30 | IDT6167SA30Y |
|  | IDT6167SA35D | HM1-65728M-2 | IDT6116SA45DM | MT5C1601DJ-35 | IDT6167SA35Y |
|  | IDT6167SA70DB | HM1-65728M-5 | IDT6116SA45D | MT5C1601EC-15 | IDT6167SA15L |
|  | IDT6167LA35P | HM1-65728M-5 | IDT6116SA45L24 | MT5C1601EC-20 | IDT6167SA20L |
|  | IDT6167LA35P | HM1-65728N-2 | IDT6116SA55DM | MT5C1601EC-25 | IDT6167SA25L |
|  | IDT6167SA35P | HM1-65728N-2 | IDT6116SA55L24M | MT5C1601EC-30 | IDT6167SA30L |
|  | IDT6167SA35P | HM1-65728N-5 | IDT6116SA45D | MT5C1601EC-35 | IDT6167SA35L |
|  | IDT6167LA85LM | HM1-65728N-5 | IDT6116SA45L24 | MT5C1601-15L | IDT6167LA15P |
|  | IDT6167LA35L | HM3-65728K-5 | IDT6116SA35TP | MT5C1601-20L | IDT6167LA20P |
|  | IDT6167LA85LB | HM3-65728M-5 | IDT6116SA45TP | MT5C1601-25L | IDT6167LA25P |
|  | IDT6167LA70LM | HM3-65728N-5 | IDT6116SA45TP | MT5C1601-30L | IDT6167LA30P |
|  | IDT6167LA35L | HM4-65728K-5 | IDT6116SA35L24 | MT5C1601-35L | IDT6167LA35P |
|  | IDT6167LA70LB | HM4-65728M-2 | IDT6116SA45L24M | MT5C1601DJ-15L | IDT6167LA15Y |
|  | IDT6167SA100LM | HM1-65767H-5 | IDT6167SA25D | MT5C1601DJ-20L | IDT6167LA20Y |
|  | IDT6167SA35L | HM1-65767K-2 | IDT6167SA35DM | MT5C1601DJ-25L | IDT6167LA25Y |
|  | IDT6167SA100LB | HM1-65767K-5 | IDT6167SA35D | MT5C1601DJ-30L | IDT6167LA30Y |
|  | IDT6167SA70LM | HM1-65767K-8 | IDT6167SA35DB | MT5C1601DJ-35L | IDT6167LA35Y |
|  | IDT6167SA35L | HM1-65767M-2 | IDT6167SA45DM | MT5C1601EC-15L | IDT6167LA15L |
|  | IDT6167SA70LB | HM1-65767M-5 | IDT6167SA35D | MT5C1601EC-20L | IDT6167LA20L |
|  | IDT6167LA55DM | HM1-65767M-8 | IDT6167SA45DB | MT5C1601EC-25L | IDT6167LA25L |
|  | IDT6167LA35D | HM3-65767H-5 | IDT6167SA25P | MT5C1601EC-30L | IDT6167LA30L |
|  | IDT6167LA35P | HM3-65767K-5 | IDT6167SA35P | MT5C1601EC-35L | IDT6167LA35L |
|  | IDT6167LA55LM | HM3-65767M-5 | IDT6167SA35P | MT5C1604-15 | IDT6168SA15P |
|  | IDT6167LA35L | HM4-65767H-5 | IDT6167SA25L | MT5C1604-20 | IDT6168SA20P |
|  | IDT7164L85DM | HM4-65767K-2 | IDT6167SA35LM | MT5C1604-25 | IDT6168SA25P |
|  | IDT7164L45D | HM4-65767K-5 | IDT6167SA35L | MT5C1604-35 | IDT6168SA35P |
|  | IDT7164L85DB | HM4-65767K-8 | IDT6167SA35LB | MT5C1604DJ-15 | IDT6168SA15Y |
|  | IDT7164L55DM | HM4-65767M-2 | IDT6167SA45LM | MT5C1604DJ-20 | IDT6168SA20Y |
|  | IDT7164L45D | HM4-65767M-5 | IDT6167SA35L | MT5C1604DJ-25 | IDT6168SA25Y |
|  | IDT7164L55DB | HM4-65767M-8 | IDT6167SA45LB | MT5C1604DJ-35 | IDT6168SA35Y |
|  | IDT7164L45P | HM1-65768H-5 | IDT6168SA25D | MT5C1604EC-15 | IDT6168SA15L |
|  | IDT7164L85L32M | HM1-65768K-2 | IDT6168SA35DM | MT5C1604EC-20 | IDT6168SA20L |
|  | IDT7164L45L32 | HM1-65768K-5 | IDT6168SA35D | MT5C1604EC-25 | IDT6168SA25L |
|  | IDT7164L85L32B | HM1-65768K-8 | IDT6168SA35DB | MT5C1604EC-35 | IDT6168SA35L |
|  | IDT6168LA85DM | HM1-65768M-2 | IDT6168SA45DM | MT5C1604-15L | IDT6168LA15P |
|  | IDT6168LA35D | HM1-65768M-5 | IDT6168SA35D | MT5C1604-20L | IDT6168LA20P |
|  | IDT6168LA85DB | HM1-65768M-8 | IDT6168SA45DB | MT5C1604-25L | IDT6168LA25P |
| NOTE: <br> A lower case " $x$ " indicates the speed and/or package of the part are unknown." |  | HM3-65768H-5 | IDT6168SA25P | MT5C1604-35L | IDT6168LA35P |
|  |  | HM3-65768K-5 | IDT6168SA35P | MT5C1604DJ-15L | IDT6168LA15Y |
|  |  | HM3-65768M-5 | IDT6168SA35P | MT5C1604DJ-20L | IDT6168LA20Y |
|  |  | HM4-65768H-5 | IDT6168SA25L | MT5C1604DJ-25L | IDT6168LA25Y |
|  |  | HM4-65768K-2 | IDT6168SA35LM | MT5C1604DJ-35L | IDT6168LA35Y |
|  |  | HM4-65768K-5 | IDT6168SA35L | MT5C1604EC-15L | IDT6168LA15L |
|  |  | HM 4-65768K-8 | IDT6168SA35LB | MT5C1604EC-20L | IDT6168LA20L |
|  |  | HM4-65768M-2 | IDT6168SA45LM | MT5C1604EC-25L | IDT6168LA25L |


| MICRON CONT. | IDT | MICRON CONT. | IDT | MICRON CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MT5C1604EC-35L | IDT6168LA35L | MT5C6401-30 | IDT7187S30P | MT5C6405C-30 | IDT7198S30C |
| MT5C1605-15 | IDT6198SA15P | MT5C6401-35 | IDT7187S35P | MT5C6405C-35 | IDT7198S35C |
| MT5C1605-20 | IDT6198SA20P | MT5C6401C-15 | IDT187S15C | MT5C6405DJ-15 | IDT7198S15Y |
| MT5C1605-25 | IDT6198SA25P | MT5C6401C-20 | IDT187S20C | MT5C6405DJ-20 | IDT7198S20Y |
| MT5C1605-30 | IDT6198SA30P | MT5C6401C-25 | IDT187S25C | MT5C6405DJ-25 | IDT7198S25Y |
| MT5C1605-35 | IDT6198SA35P | MT5C6401C-30 | IDT187S30C | MT5C6405DJ-30 | IDT7198S30Y |
| MT5C1605DJ-15 | IDT6198SA15Y | MT5C6401C-35 | IDT187S35C | MT5C6405DJ-35 | IDT7198S35Y |
| MT5C1605DJ-20 | IDT6198SA20Y | MT5C6401DJ-15 | IDT187S15Y | MT5C6405-15L | IDT198L15P |
| MT5C1605DJ-25 | IDT6198SA25Y | MT5C6401DJ-20 | IDT187S20Y | MT5C6405-20L | IDT7198L20P |
| MT5C1605DJ-30 | IDT6198SA30Y | MT5C6401DJ-25 | IDT7187S25Y | MT5C6405-25L | IDT7198L25P |
| MT5C1605DJ-35 | IDT6198SA35Y | MT5C6401DJ-30 | IDT7187S30Y | MT5C6405-30L | IDT7198L30P |
| MT5C1605EC-15 | IDT6198SA15L | MT5C6401DJ-35 | IDT187S35Y | MT5C6405-35L | IDT7198L35P |
| MT5C1605EC-20 | IDT6198SA20L | MT5C6401EC-15 | IDT187S15L22 | MT5C6405C-15L | IDT7198L15C |
| MT5C1605EC-25 | IDT6198SA25L | MT5C6401EC-20 | IDT187S20122 | MT5C6405C-20L | IDT7198L20C |
| MT5C1605EC-30 | IDT6198SA30L | MT5C6401EC-25 | IDT7187S25L22 | MT5C6405C-25L | IDT7198L25C |
| MT5C1605EC-35 | IDT6198SA35L | MT5C6401EC-30 | IDT187S30L22 | MT5C6405C-30L | IDT7198L30C |
| MT5C1605-15L | IDT6198LA15P | MT5C6401EC-35 | IDT187S35L22 | MT5C6405C-35L | IDT198L35C |
| MT5C1605-20L | IDT6198LA20P | MT5C6401-15L | IDT187L15P | MT5C6405DJ-15L | IDT7198L15Y |
| MT5C1605-25L | IDT6198LA25P | MT5C6401-20L | IDT7187L20P | MT5C6405DJ-20L | IDT7198L20Y |
| MT5C1605-30L | IDT6198LA30P | MT5C6401-25L | IDT187L25P | MT5C6405DJ-25L | IDT7198L25Y |
| MT5C1605-35L | IDT6198LA35P | MT5C6401-30L | IDT7187L30P | MT5C6405DJ-30L | IDT7198L30Y |
| MT5C1605DJ-15L | IDT6198LA15Y | MT5C6401-35L | IDT187L35P | MT5C6405DJ-35L | IDT7198L35Y |
| MT5C1605DJ-20L | IDT6198LA20Y | MT5C6401C-15L | IDT7187L15C | MT5C6408-20 | IDT7164S20TP |
| MT5C1605DJ-25L | IDT6198LA25Y | MT5C6401C-20L | IDT187L20C | MT5C6408-25 | IDT7164S25TP |
| MT5C1605DJ-30L | IDT6198LA30Y | MT5C6401C-25L | IDT187L25C | MT5C6408-30 | IDT7164S30TP |
| MT5C1605DJ-35L | IDT6198LA35Y | MT5C6401C-30L | IDT187L30C | MT5C6408-35 | IDT7164S35TP |
| MT5C1605EC-15L | IDT6198LA15L | MT5C6401C-35L | IDT187L35C | MT5C6408C-20 | IDT7164S20TC |
| MT5C1605EC-20L | IDT6198LA20L | MT5C6401DJ-15L | IDT7187L15Y | MT5C6408C-25 | IDT7164S25TC |
| MT5C1605EC-25L | IDT6198LA25L | MT5C6401DJ-20L | IDT7187L20Y | MT5C6408C-30 | IDT7164S30TC |
| MT5C1605EC-30L | IDT6198LA30L | MT5C6401DJ-25L | IDT7187SL25Y | MT5C6408C-35 | IDT7164S35TC |
| MT5C1605EC-35L | IDT6198LA35L | MT5C6401DJ-30L | IDT187L30Y | MT5C6408DJ-20 | IDT7164S20Y |
| MT5C1608-15 | IDT6116SA15TP | MT5C6401DJ-35L | IDT7187L35Y | MT5C6408DJ-25 | IDT7164S25Y |
| MT5C1608-20 | IDT6116SA20TP | MT5C6401EC-15L | IDT7187L15L22 | MT5C6408DJ-30 | IDT7164S30Y |
| MT5C1608-25 | IDT6116SA25TP | MT5C6401EC-20L | IDT7187L20L22 | MT5C6408DJ-35 | IDT7164S35Y |
| MT5C1608-30 | IDT6116SA30TP | MT5C6401EC-25L | ID7187L25L22 | MT5C6408EC-20 | IDT7164S20L32 |
| MT5C1608-35 | IDT6116SA35TP | MT5C6401EC-30L | IDT7187L30122 | MT5C6408EC-25 | IDT7164S25L32 |
| MT5C1608DJ-15 | IDT6116SA15Y | MT5C6401EC-35L | IDT7187L35L22 | MT5C6408EC-30 | IDT7164S30L32 |
| MT5C1608DJ-20 | IDT6116SA20Y | MT5C6404-15 | IDT7188S15P | MT5C6408EC-35 | IDT7164S35L32 |
| MT5C1608DJ-25 | IDT6116SA25Y | MT5C6404-20 | IDT7188S20P | MT5C6408-2OL | IDT7164L20TP |
| MT5C1608DJ-30 | IDT6116SA30Y | MT5C6404-25 | IDT188S25P | MT5C6408-25L | IDT7164L25TP |
| MT5C1608DJ-35 | IDT6116SA35Y | MT5C6404-30 | IDT7188S30P | MT5C6408-30L | IDT7164L30TP |
| MT5C1608EC-15 | IDT6116SA15L28 | MT5C6404-35 | IDT188S35P | MT5C6408-35L | IDT7164L35TP |
| MT5C1608EC-20 | IDT6116SA20L28 | MT5C6404C-15 | IDT188S15C | MT5C6408C-2OL | IDT7164L20TC |
| MT5C1608EC-25 | IDT6116SA25L28 | MT5C6404C-20 | IDT7188S20C | MT5C6408C-25L | IDT7164L25TC |
| MT5C1608EC-30 | IDT6116SA30L28 | MT5C6404C-25 | IDT7188S25C | MT5C6408C-30L | IDT7164L30TC |
| MT5C1608EC-35 | IDT6116SA35L28 | MT5C6404C-30 | IDT7188S30C | MT5C6408C-35L | IDT7164L35TC |
| M $55 C 1608-15 \mathrm{~L}$ | IDT6116LA15TP | MT5C6404C-35 | IDT188S35C | MT5C6408DJ-20L | IDT7164L20Y |
| MT5C1608-20L | IDT6116LA20TP | MT5C6404DJ-15 | IDT7188S15Y | MT5C6408DJ-25L | IDT7164L25Y |
| MT5C1608-25L | IDT6116LA25TP | MT5C6404DJ-20 | IDT188S20Y | MT5C6408DJ-30L | IDT7164L30Y |
| MT5C1608-30L | IDT6116LA30TP | MT5C6404DJ-25 | IDT7188S25Y | MT5C6408DJ-35L | IDT7164L35Y |
| MT5C1608-35L | IDT6116LA35TP | MT5C6404DJ-30 | IDT188S30Y | MT5C6408EC-20L | IDT7164S20L32 |
| MT5C1608DJ-15L | IDT6116LA15Y | MT5C6404DJ-35 | IDT188S35Y | MT5C6408EC-25L | IDT164S25L32 |
| MT5C1608DJ-20L | IDT6116LA20Y | MT5C6404-15L | IDT7188L15P | MT5C6408EC-30L | IDT7164S30L32 |
| MT5C1608DJ-25L | IDT6116LA25Y | MT5C6404-20L | IDT7188L20P | MT5C6408EC-35L | IDT7164S35L32 |
| MT5C1608DJ-30L | IDT6116LA30Y | MT5C6404-25L | IDT188L25P | MT5C2561-25 | IDT71257S25P |
| MT5C1608DJ-35L | IDT6116LA35Y | MT5C6404-30L | IDT188L30P | MT5C2561-30 | IDT71257S30P |
| MT5C1608EC-15L | IDT6116LA15L28 | MT5C6404-35L | IDT7188L35P | MT5C2561-35 | IDT71257S35P |
| MT5C1608EC-20L | IDT6116LA20L28 | MT5C6404C-15L | IDT7188L15C | MT5C2561-45 | IDT71257S45P |
| MT5C1608EC-25L | IDT6116LA25L28 | MT5C6404C-20L | IDT7188L20C | MT5C2561-55 | IDT71257S55P |
| MT5C1608EC-30L | IDT6116LA30L28 | MT5C6404C-25L | IDT7188L25C | MT5C2561C-25 | IDT71257S25C |
| MT5C1608EC-35L | IDT6116LA35L28 | MT5C6404C-30L | IDT7188L30C | MT5C2561C-30 | IDT71257S30C |
| MT5C6401-15 | IDT187S15P | MT5C6404C-35L | IDT7188L35C | MT5C2561C-35 | IDT71257S35C |
| MT5C6401-20 | IDT7187S20P | MT5C6404DJ-15L | IDT188L15Y | MT5C2561C-45 | IDT1257S45C |
| MT5C6401-25 | ID7187S25P | MT5C6404DJ-20L | IDT7188L20Y | MT5C2561C-55 | IDT71257S55C |
|  |  | MT5C6404DJ-25L | IDT7188L25Y | MT5C2561DJ-25 | IDT71257S25Y |
| NOTE: <br> A lower case " $x$ " indicates the speed and/or package of the part are unknown." |  | MT5C6404DJ-30L | IDT7188L30Y | MT5C25610J-30 | IDT71257S30Y |
|  |  | MT5C6404DJ-35L | IDT188L35Y | MT5C2561DJ-35 | IDT71257S35Y |
|  |  | MT5C6405-15 | IDT7198S15P | MT5C2561DJ-45 | IDT71257S45Y |
|  |  | MT5C6405-20 | IDT198S20P | MT5C2561DJ-55 | IDT71257S55Y |
|  |  | MT5C6405-25 | IDT198S25P | MT5C2561EC-25 | IDT71257S25L |
|  |  | MT5C6405-30 | IDT7198S30P | MT5C2561EC-30 | IDT71257S30L |
|  |  | MT5C6405-35 | IDT7198S35P | MT5C2561EC-35 | IDT71257S35L |
|  |  | MT5C6405C-15 | IDT198S15C | MT5C2561EC-45 | IDT71257S45L |
|  |  | MT5C6405C-20 | IDT198S20C | MT5C2561EC-55 | IDT71257S55L |
|  |  | MT5C6405C-25 | IDT7198S25C | MT5C2561-25L | IDT71257L25P |


| MICRON CONT. | IDT | MICRON CONT. | IDT | MITSUBISHI | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MT5C2561-30L | IDT71257L30P | MT5C2565C-45 | IDT61298S45C | M5M21C67P-35 | IDT6167LA35P |
| MT5C2561-35L | IDT71257L35P | MT5C2565C-55 | IDT61298S55C | M5M21C67P-45 | IDT6167LA35P |
| MT5C2561-45L | IDT71257L45P | MT5C2565DJ-25 | IDT61298S25Y | M5M21C67P-55 | IDT6167LA35P |
| MT5C2561-55L | IDT71257L55P | MT5C2565DJ-30 | IDT61298S30Y | M5M21C68P-35 | IDT6168LA35P |
| MT5C2561C-25L | IDT71257L25C | MT5C2565DJ-35 | IDT61298S35Y | M5M21C68P-45 | IDT6168LA35P |
| MT5C2561C-30L | IDT71257L30C | MT5C2565DJ-45 | IDT61298S45Y | M5M21C68P-55 | IDT6168LA35P |
| MT5C2561C-35L | IDT71257L35C | MT5C2565DJ-55 | IDT61298S55Y | M5M5165FP-70 | IDT7164S45SO |
| MT5C2561C-45L | IDT71257L45C | MT5C2565EC-25 | IDT61298S25L | M5M5165FP-70L | IDT7164L45SO |
| MT5C2561C-55L | IDT71257L55C | MT5C2565EC-30 | IDT61298S30L | M5M5178P-45 | IDT7164L45P |
| MT5C2561DJ-25L | IDT71257L25Y | MT5C2565EC-35 | IDT61298S35L | M5M5178P-55 | IDT7164L45P |
| MT5C2561DJ-30L | IDT71257L30Y | MT5C2565EC-45 | IDT61298S45L | M5M5187AD-25 | IDT7187L-25L22 |
| MT5C2561DJ-35L | IDT71257L35Y | MT5C2565EC-55 | IDT61298S55L | M5M5187AD-35 | IDT7187L35L22 |
| MT5C2561DJ-45L | IDT71257L45Y | MT5C2565-25L | IDT61298L25P | M5M5187AP-25 | IDT7187L25P |
| MT5C2561DJ-55L | IDT71257L55Y | MT5C2565-30L | IDT61298L30P | M5M5187AP-35 | IDT7187L35P |
| MT5C2561EC-25L | IDT71257L25L | MT5C2565-35L | IDT61298L35P | M5M5187P-45 | IDT7187L45P |
| MT5C2561EC-30L | IDT71257L30L | MT5C2565-45L | IDT61298L45P | M5M5187P-55 | IDT7187L55P |
| MT5C2561EC-35L | IDT71257L35L | MT5C2565-55L | IDT61298L55P | M5M5188AD-25 | IDT7188L25L22 |
| MT5C2561EC-45L | IDT71257L45L | MT5C2565C-25L | IDT61298L25C | M5M5188AD-35 | IDT7188L35L22 |
| MT5C2561EC-55L | IDT71257L55L | MT5C2565C-30L | IDT61298L30C | M5M5188AP-25 | IDT7188L25P |
| MT5C2564-25 | IDT71258S25P | MT5C2565C-35L | IDT61298L35C | M5M5188AP-35 | IDT7188L35P |
| MT5C2564-30 | IDT71258S30P | MT5C2565C-45L | IDT61298L45C | M5M5188P-45 | IDT7188L45P |
| MT5C2564-35 | IDT71258S35P | MT5C2565C-55L | IDT61298L55C | M5M5188P-55 | IDT7188L45P |
| MT5C2564-45 | IDT71258S45P | MT5C2565DJ-25L | IDT61298L25Y | M5M5257P-35 | IDT71257S35P |
| MT5C2564-55 | IDT71258S55P | MT5C2565DJ-30L | IDT61298L30Y | M5M5257P-45 | IDT71257S45P |
| MT5C2564C-25 | IDT71258S25C | MT5C2565DJ-35L | IDT61298L35Y | M5M5257P-55 | IDT71257S55P |
| MT5C2564C-30 | IDT71258S30C | MT5C2565DJ-45L | IDT61298L45Y | M5M5258P-35 | IDT71258S35P |
| MT5C2564C-35 | IDT71258S35C | MT5C2565DJ-55L | IDT61298L55Y | M5M5258P-45 | IDT71258S45P |
| MT5C2564C-45 | IDT71258S45C | MT5C2565EC-25L | IDT61298L25L | M5M5258P-55 | IDT71258S55P |
| MT5C2564C-55 | IDT71258S55C | MT5C2565EC-30L | IDT61298L30L |  |  |
| MT5C2564DJ-25 | IDT71258S25Y | MT5C2565EC-35L | IDT61298L35L | MOTOROLA | IDT |
| MT5C2564DJ-30 | IDT71258S30Y | MT5C2565EC-45L | IDT61298L45L |  |  |
| MT5C2564DJ-35 | IDT71258S35Y | MT5C2565EC-55L | IDT61298L55L | MCM2016HN45 | IDT6116SA45TP |
| MT5C2564DJ-45 | IDT71258S45Y | MT5C2568-25 | IDT71256S25TP | MCM2167P45 | IDT6167SA45P |
| MT5C2564DJ-55 | IDT71258S55Y | MT5C2568-30 | IDT71256S30TP | MCM4180P25 | IDT6178S20P |
| MT5C2564EC-25 | IDT71258S25L | MT5C2568-35 | IDT71256S35TP | MCM6164P45 | IDT7164S45P |
| MT5C2564EC-30 | IDT71258S30L | MT5C2568-45 | IDT71256S45TP | MCM6168P35 | IDT6168SA35P |
| MT5C2564EC-35 | IDT71258S35L | MT5C2568-55 | IDT71256S55TP | MCM6206P45 | IDT71256S45P. |
| MT5C2564EC-45 | IDT71258S45L | MT5C2568C-25 | IDT71256S25D | MCM6206P55 | IDT71256S55P |
| MT5C2564EC-55 | IDT71258S55L | MT5C2568C-30 | IDT71256S30D | MCM6207P25 | IDT71257S25P |
| MT5C2564-25L | IDT71258L25P | MT5C2568C-35 | IDT71256S35D | MCM6207P35 | IDT71257S35P |
| MT5C2564-30L | IDT71258L30P | MT5C2568C-45 | IDT71256S45D | MCM6207L 25 | IDT71257S25C |
| MT5C2564-35L | IDT71258L35P | MT5C2568C-55 | IDT71256S55D | MCM6207L35 | IDT71257S35C |
| MT5C2564-45L | IDT71258L45P | MT5C2568DJ-25 | IDT71256S25Y | MCM6208P25 | IDT71258S25P |
| MT5C2564-55L | IDT71258L55P | MT5C2568DJ-30 | IDT71256S30Y | MCM6208P35 | IDT71258S35P |
| MT5C2564C-25L | IDT71258L25C | MT5C2568DJ-35 | IDT71256S35Y | MCM6208L25 | IDT71258S25C |
| MT5C2564C-30L | IDT71258L30C | MT5C2568DJ-45 | IDT71256S45Y | MCM6208L35 | IDT71258S35C |
| MT5C2564C-35L | IDT71258L35C | MT5C2568DJ-55 | IDT71256S55Y | MCM6268P25 | IDT6168SA25P |
| MT5C2564C-45L | IDT71258L45C | MT5C2568EC-25 | IDT71256S25L32 | MCM6268P35 | IDT6168SA35P |
| MT5C2564C-55L | IDT71258L55C | MT5C2568EC-30 | IDT71256S30L32 | MCM6287P35 | IDT7187S35P |
| MT5C2564DJ-25L | IDT71258L25Y | MT5C2568EC-35 | IDT71256S35L32 | MCM6287P45 | IDT187S45P |
| MT5C2564DJ-30L | IDT71258L30Y | MT5C2568EC-45 | IDT71256S45L32 | MCM6287P25 | IDT7187S25P |
| MT5C2564DJ-35L | IDT71258L35Y | MT5C2568EC-55 | IDT71256S55L32 | MCM6288P25 | IDT7188S25P |
| MT5C2564DJ-45L | IDT71258L45Y | MT5C2568-25L | IDT71256L25TP | MCM6288P35 | IDT7188S35P |
| MT5C2564DJ-55L | IDT71258L55Y | MT5C2568-30L | IDT71256L30TP | MCM6288P45 | IDT7188S45P |
| MT5C2564EC-25L | IDT71258L25L | MT5C2568-35L | IDT71256L35TP | MCM6290P25 | IDT6198S25P |
| MT5C2564EC-30L | IDT71258L30L | MT5C2568-45L | IDT71256L45TP | MCM6290P35 | IDT6198S35P |
| MT5C2564EC-35L | IDT71258L35L | MT5C2568-55L | IDT71256L55TP | MCM6292C25 | IDT61592S25D |
| MT5C2564EC-45L | IDT71258L45L | MT5C2568C-25L | IDT71256L25D | MCM6292C35 | IDT61592S35D |
| MT5C2564EC-55L | IDT71258L55L | MT5C2568C-30L | IDT71256L30D | MCM6293P25 | IDT61593S25P |
| MT5C2565-25 | IDT61298S25P | MT5C2568C-35L | IDT71256L35D | MCM6293P35 | IDT61593S35P |
| MT5C2565-30 | IDT61298S30P | MT5C2568C-45L | IDT71256L45D | MCM6294P25 | IDT61594S25P |
| MT5C2565-35 | IDT61298S35P | MT5C2568C-55L | IDT71256L55D | MCM6294P35 | IDT61594S35P |
| MT5C2565-45 | IDT61298S45P | MT5C2568DJ-25L | IDT71256L25Y | MCM6295C25 | IDT61595S25D |
| MT5C2565-55 | IDT61298S55P | MT5C2568DJ-30L | IDT71256L30Y | MCM6295C35 | IDT61595S35D |
| MT5C2565C-25 | IDT61298S25C | MT5C2568DJ-35L | IDT71256L35Y |  |  |
| MT5C2565C-30 | IDT61298S30C | MT5C2568DJ-45L | IDT71256L45Y | NEC | IDT |
| MT5C2565C-35 | IDT61298S35C | MT5C2568DJ-55L | IDT71256L55Y |  |  |
| NOTE: <br> A lower case " $x$ " indicates the speed and/or package of the part are unknown." |  | MT5C2568EC-25L | IDT71256L25L32 | 5PD4311C-35 | IDT6167SA35P |
|  |  | MT5C2568EC-30L | IDT71256L30L32 | 5PD4311C-45 | IDT6167SA35P |
|  |  | MT5C2568EC-35L | IDT71256L35L32 | 5PD4311C-55 | IDT6167SA35P |
|  |  | MT5C2568EC-45L | IDT71256L45L32 | 5PD4311D-35 | IDT6167SA35D |
|  |  | MT5C2568EC-55L | IDT71256L55L32 | 5PD4311D-45 | IDT6167SA35D |
|  |  |  |  | 5PD4311D-55 | IDT6167SA35D |
|  |  |  |  | 5PD4314C-35 | IDT6168SA35P |


| NEC CONT. | IDT | PERFORMANCE CONT. | IDT | PERFORMANCE CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5PD4314C-45 | IDT6168SA35P | P4C164-35LMB | IDT7164S35L28B | P4C1681-45LMB | IDT71681SA45LB |
| 5PD4314C-55 | IDT6168SA35P | P4C164-35PC | IDT7164S35TP | P4C1681-45PC | IDT71681SA45P |
| 5PD43256C-10 | IDT71256S70P | P4C164-35JC | IDT7164S35Y | P4C1681L-20DC | IDT71681LA20D |
| 5PD43256C-10L | IDT71256L70P | P4C164-45CM | IDT7164S45TCM | P4C1681L-20LC | IDT71681LA20L |
| 5PD43256G-10 | IDT71256S70SO | P4C164-45CMB | IDT7164S45TC8 | P4C1681L-20PC | IDT71681LA20P |
| 5PD43256G-10L | IDT71256L70SO | P4C164-45LM | IDT7164S45L28M | P4C1681L-25DC | IDT71681LA25D |
| 5PD4361C-45 | IDT7187S45P | P4C164-45LMB | IDT7164S45L28B | P4C1681L-25CM | IDT71681LA25DM |
| 5PD4361C-45L | IDT7187L45P | P4C164L-30CC | IDT7164L30TC | P4C1681L-25CMB | IDT71681LA25DB |
| 5PD4361C-55 | IDT7187S45P | P4C164L-30LC | IDT7164L30L28 | P4C1681L-25LC | IDT71681LA25L |
| 5PD4361C-55L | IDT7187L45P | P4C164L-30PC | IDT7164L30TP | P4C1681L-25LM | IDT71681LA25LM |
| 5PD4361C-70 | IDT7187S45P | P4C164L-30JC | IDT7164L30Y | P4C1681L-25LMB | IDT71681LA25LB |
| 5PD4361C-70L | IDT7187L45P | P4C164L-35CC | IDT7164L35TC | P4C1681L-25PC | IDT71681LA25P |
| 5PD4361K-40 | IDT7187S35L22 | P4C164L-35CM | IDT7164L35TCM | P4C1681L-35DC | IDT71681LA35D |
| 5PD4361K-45 | IDT7187S45L22 | P4C164L-35CMB | IDT7164L35TCB | P4C1681L-35CM | IDT71681LA35DM |
| 5PD4361K-55 | IDT7187S45L22 | P4C164L-35LC | IDT7164L30L28 | P4C1681L-35CMB | IDT71681LA35DB |
| 5PD4362C-45 | IDT7188SA45P | P4C164L-35LM | IDT7164L35L28M | P4C1681L-35LC | IDT71681LA35L |
| 5PD4362C-55 | IDT7188SA45P | P4C164L-35LMB | IDT7164L35L28B | P4C1681L-35LM | IDT71681LA35LM |
| 5PD4362C-70 | IDT7188SA45P | P4C164L-35PC | IDT7164L35TP | P4C1681L-35LMB | IDT71681LA35LB |
| 5PD4364C-12 | IDT7164S45P | P4C164L-35JC | IDT7164L35Y | P4C1681L-35PC | IDT71681LA35P |
| 5PD4364C-12L | IDT7164L45P | P4C164L-45CM | IDT1164L45TCM | P4C1681L-45DC | IDT71681LA45D |
| 5PD4364G-12 | IDT7164S45SO | P4C164L-45CMB | IDT7164L45TCB | P4C1681L-45CM | IDT71681LA45DM |
| 5PD4364G-12L | IDT7164L45SO | P4C164L-45LM | IDT7164L45L28M | P4C1681L-45CMB | IDT71681LA45CB |
| 5PD446C | IDT6116LA45P | P4C164L-45LMB | IDT7164L45L28B | P4C1681L-45LC | IDT71681LA45L |
| 5PD4464C-x | IDT7164L45P | P4C168-20DC | IDT6168SA20D | P4C1681L-45LM | IDT71681LA45LM |
| 5PD4464G-x | IDT7164L45SO | P4C168-20PC | IDT6168SA20P | P4C1681L-45LMB | IDT71681LA45LB |
|  |  | P4C168-20JC | IDT6168SA20Y | P4C1681L-45PC | IDT71681LA45P |
| PERFORMANCE | IDT | P4C168-25DC | IDT6168SA25D | P4C1682-20CC | IDT71682SA20D |
|  |  | P4C168-25DM | IDT6168SA25DM | P4C1682-20LC | IDT71682SA20L |
| P4C116-25DC | IDT6116SA25TD | P4C168-25DMB | IDT6168SA25DB | P4C1682-20PC | IDT71682SA20P |
| P4C116-25JC | IDT6116SA25Y | P4C168-25JC | IDT6168SA25Y | P4C1682-25CC | IDT71682SA25D |
| P4C116-25PC | IDT6116SA25TP | P4C168-25PC | IDT6168SA25P | P4C1682-25CM | IDT71682SA25DM |
| P4C116-30DC | IDT6116SA30TD | P4C168-35DC | IDT6168SA35D | P4C1682-25CMB | IDT71682SA25DB |
| P4C116-30JC | IDT6116SA30Y | P4C168-35DM | IDT6168SA35DM | P4C1682-25LC | IDT71682SA25L |
| P4C116-30PC | IDT6116SA30TP | P4C168-35DMB | IDT6168SA35DB | P4C1682-25LM | IDT71682SA25LM |
| P4C116-35DC | IDT6116SA35TD | P4C168-35JC | IDT6168SA35Y | P4C1682-25LMB | IDT1682SA25LB |
| P4C116-35DM | IDT6116SA35TDM | P4C168-35PC | IDT6168SA35P | P4C1682-25PC | IDT71682SA25P |
| P4C116-35DMB | IDT6116SA35TDB | P4C168-45DM | IDT6168SA45DM | P4C1682-35CC | IDT71682SA35D |
| P4C116-35JC | IDT6116SA35Y | P4C168-45DMB | IDT6168SA45DB | P4C1682-35CM | IDT71682SA35DM |
| P4C116-35PC | IDT6116SA35TP | P4C168L-20DC | IDT6168LA20D | P4C1682-35CMB | IDT71682SA35DB |
| P4C116L-25DC | IDT6116LA25TD | P4C168L-20JC | IDT6168LA20Y | P4C1682-35LC | IDT71682SA35L |
| P4C116L-25JC | IDT6116LA25Y | P4C168L-20PC | IDT6168LA20P | P4C1682-35LM | IDT71682SA35LM |
| P4C116L-25PC | IDT6116LA25TP | P4C168L-25DC | IDT6168LA25D | P4C1682-35LMB | IDT71682SA35LB |
| P4C116L-30DC | IDT6116LA30TD | P4C168L-25DM | IDT6168LA25DM | P4C1682-35PC | IDT71682SA35P |
| P4C116L-30LC | IDT6116LA30Y | P4C168L-25DMB | IDT6168LA25DB | P4C1682-45CC | IDT71682SA45D |
| P4C116L-30PC | IDT6116LA30TP | P4C168L-25JC | IDT6168LA25Y | P4C1682-45CM | IDT71682SA45DM |
| P4C116L-35CC | IDT6116LA35TD | P4C168L-25PC | IDT6168LA25P | P4C1682-45CMB | IDT71682SA45CB |
| P4C116L-35CM | IDT6116LA35TDM | P4C168L-35DC | IDT6168LA35D | P4C1682-45LC | IDT71682SA45L |
| P4C116L-35CMB | IDT6116LA35TD8 | P4C168L-35DM | IDT6168LA35DM | P4C1682-45LM | IDT71682SA45LM |
| P4C116L-35LC | IDT6116LA35L24 | P4C168L-35DMB | IDT6168LA35DB | P4C1682-45LMB | IDT71682SA45LB |
| P4C116L-35LM | IDT6116LA35L24M | P4C168L-35JC | IDT6168LA35Y | P4C1682-45PC | IDT71682SA45P |
| P4C116L-35LMB | IDT6116LA35L24B | P4C168L-35PC | IDT6168LA35P | P4C1682L-20CC | IDT71682LA20D |
| P4C116L-35PC | IDT6116LA35TP | P4C168L-45DM | IDT6168LA45DM | P4C1682L-20LC | IDT71682LA20L |
| P4C164-25CC | IDT7164S25TC | P4C168L-45DMB | IDT6168LA45DB | P4C1682L-20PC | IDT71682LA20P |
| P4C164-25LC | IDT7164S25L28 | P4C1681-20DC | IDT71681SA20D | P4C1682L-25CC | IDT71682LA25D |
| P4C164-25PC | IDT7164S25TP | P4C1681-20LC | IDT71681SA20L | P4C1682L-25CM | IDT71682LA25DM |
| P4C164-25JC | IDT7164S25Y | P4C1681-20PC | IDT71681SA20P | P4C1682L-25CMB | IDT71682LA25DB |
| P4C164-30CC | IDT7164S30TC | P4C1681-25DC | IDT71681SA25D | P4C1682L-25LC | IDT71682LA25L |
| P4C164-30LC | IDT7164S30L28 | P4C1681-25CM | IDT71681SA25DM | P4C1682L-25LM | IDT71682LA25LM |
| P4C164-30PC | IDT7164S30TP | P4C1681-25CMB | IDT71681SA25DB | P4C1682L-25LMB | IDT71682LA25LB |
| P4C164-30JC | IDT7164S30Y | P4C1681-25LC | IDT71681SA25L | P4C1682L-25PC | IDT71682LA25P |
| P4C164-35CC | IDT7164S35TC | P4C1681-25LM | IDT71681SA25LM | P4C1682L-35CC | IDT71682LA35D |
| P4C164-35CM | IDT7164S35TCM | P4C1681-25LMB | IDT71681SA25LB | P4C1682L-35CM | IDT71682LA35DM |
| P4C164-35CMB | IDT7164S35TCB | P4C1681-25PC | IDT71681SA25P | P4C1682L-35CMB | IDT71682LA35DB |
| P4C164-35LC | IDT7164S30L28 | P4C1681-35DC | IDT71681SA35D | P4C1682L-35LC | IDT71682LA35L |
| P4C164-35LM | IDT7164S35L28M | P4C1681-35CM | IDT71681SA35DM | P4C1682L-35LM | IDT71682LA35LM |
| NOTE: <br> A lower case " $x$ " indicates the speed and/or package of the part are unknown." |  | P4C1681-35CMB | IDT71681SA35DB | P4C1682L-35LMB | IDT71682LA35LB |
|  |  | P4C1681-35LC | IDT71681SA35L | P4C1682L-35PC | IDT71682LA35P |
|  |  | P4C1681-35LM | IDT71681SA35LM | P4C1682L-45CC | IDT71682LA45D |
|  |  | P4C1681-35LMB | IDT71681SA35LB | P4C1682L-45CM | IDT71682LA45DM |
|  |  | P4C1681-35PC | IDT71681SA35P | P4C1682L-45CMB | IDT71682LA45CB |
|  |  | P4C1681-45DC | IDT71681SA45D | P4C1682L-45LC | IDT71682LA45L |
|  |  | P4C1681-45CM | IDT71681SA45DM | P4C1682L-45LM | IDT71682LA45LM |
|  |  | P4C1681-45CMB | IDT71681SA45CB | P4C1682L-45LMB | IDT71682LA45LB |
|  |  | P4C1681-45LC | IDT71681SA45L | P4C1682L-45PC | IDT71682LA45P |
|  |  | P4C1681-45LM | IDT71681SA45LM | P4C187-20CC |  |


| PERFORMANCE CONT. | IDT | PERFORMANCE CONT. | IDT | PERFORMANCE CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P4C187-20PC | IDT7187S20P | P4C188-45LMB | 1DT7188S45LB | P4C198-55LM | IDT6198S55LM |
| P4C187-20LC | IDT7187S20L22 | P4C188-55CM | IDT7188S55CM | P4C198-55LMB | IDT6198S55LB |
| P4C187-20JC | IDT187S20Y | P4C188-55CMB | IDT7188S55CB | P4C198L-20CC | IDT6198L20C |
| P4C187-25CC | IDT187S25C | P4C188-55LM | IDT7188S55LM | P4C198L-20LC | IDT6198L20L |
| P4C187-25CM | IDT7187S25CM | P4C188-55LMB | ID7188S55LB | P4C198L-20PC | IDT6198L20P |
| P4C187-25CMB | IDT7187525CB | P4C188L-20CC | IDT7188L20C | P4C198L-20JC | IDT6198L20Y |
| P4C187-25PC | IDT187S25P | P4C188L-20PC | IDT188L20P | P4C198L-25CC | IDT6198L25C |
| P4C187-25LC | IDT7187S25L22 | P4C188L-20LC | IDT7188L20L | P4C198L-25CM | IDT6198L25CM |
| P4C187-25CM | IDT187S25CM | P4C188L-20JC | IDT7188L20Y | P4C198L-25CMB | IDT6198L25CB |
| P4C187-25CMB | 1DT7187S25CB | P4C188L-25CC | IDT7188L25C | P4C198L-25LC | IDT6198L25L |
| P4C187-25JC | IDT1187S25Y | P4C188L-25CM | ID77188L25CM | P4C198L-25LM | IDT6198L25LM |
| P4C187-30CM | IDT7187S30CM | P4C188L-25CMB | IDT7188L25CB | P4C198L-25LMB | IDT6198L25LB |
| P4C187-30CMB | IDT7187S30CB | P4C188L-25LC | IDT7188L25L | P4C198L-25PC | IDT6198L25P |
| P4C187-30LM | IDT7187S30L22M | P4C188L-25LM | IDT7188L25LM | P4C198L-25JC | IDT6198L25Y |
| P4C187-30LMB | IDT7187S35L22B | P4C188L-25LMB | ID7188L25LB | P4C198L-30CC | IDT6198L30C |
| P4C187-35CM | IDT7187S35CM | P4C188L-25PC | IDT7188L25P | P4C198L-30CM | IDT6198L30CM |
| P4C187-35CMB | IDT7187S35CB | P4C188L-25JC | IDT7188L25Y | P4C198L-30CMB | IDT6198L30CB |
| P4C187-35LM | IDT7187S35L22M | P4C188L-30CC | IDT7188L30C | P4C198L-30LC | IDT6198L30L |
| P4C187-35LMB | IDT7187S35L22B | P4C188L-30CM | IDT7188L30CM | P4C198L-30LM | IDT6198L30LM |
| P4C187L-20CC | IDT7187L20C | P4C188L-30CMB | ID7188L30CB | P4C198L-30LMB | IDT6198L30LB |
| P4C187L-20PC | IDT7187L20P | P4C188L-30LC | IDT7188L30L | P4C198L-30PC | IDT6198L30P |
| P4C187L-20LC | IDT7187L20L22 | P4C188L-30LM | IDT7188L30LM | P4C198L-30JC | IDT6198L30Y |
| P4C187L-20JC | IDT187L20Y | P4C188L-30LMB | IDT7188L30LB | P4C198L-35CC | IDT6198L35C |
| P4C187L-25CC | IDT7187L25C | P4C188L-30PC | IDT7188L30P | P4C198L-35CM | IDT6198L35CM |
| P4C187L-25CM | IDT7187125CM | P4C188L-30JC | IDT7188L30Y | P4C198L-35CMB | IDT6198L35CB |
| P4C187L-25CMB | IDT7187L25CB | P4C188L-35CC | IDT7188L35C | P4C198L-35LC | IDT6198L35L |
| P4C187L-25PC | IDT7187L25P | P4C188L-35CM | ID77188L35CM | P4C198L-35LM | IDT6198L35LM |
| P4C187L-25LC | IDT7187L25L22 | P4C188L-35CMB | IDT7188L35CB | P4C198L-35LMB | IDT6198L35LB |
| P4C187L-25CM | IDT7187L25CM | P4C188L-35LC | IDT7188L35L | P4C198L-35PC | IDT6198L35P |
| P4C187L-25CMB | ID7187725CB | P4C188L-35LM | IDT7188L35LM | P4C198L-35JC | IDT6198L35Y |
| P4C187L-25JC | IDT187L25Y | P4C188L-35LMB | IDT7188L35LB | P4C198L-45CM | IDT6198L45CM |
| P4C187L-30CM | IDT7187L30CM | P4C188L-35PC | IDT7188L35P | P4C198L-45CMB | IDT6198L45CB |
| P4C187L-30CMB | IDT7187L30CB | P4C188L-35JC | IDT7188L35Y | P4C198L-45LM | IDT6198L45LM |
| P4C187L-30LM | IDT7187L30L22M | P4C188L-45CM | IDT7188L45CM | P4C198L-45LMB | IDT6198L45LB |
| P4C187L-30LMB | IDT7187L35L22B | P4C188L-45CMB | IDT7188L45CB | P4C198L-55CM | IDT6198L55CM |
| P4C187L-35CM | IDT7187L35CM | P4C188L-45LM | IDT7188L45LM | P4C198L-55CMB | IDT6198L55CB |
| P4C187L-35CMB | IDT7187L35CB | P4C188L-45LMB | IDT7188L45LB | P4C198L-55LM | IDT6198L55LM |
| P4C187L-35LM | ID7187L35L22M | P4C188L-55CM | IDT7188L55CM | P4C198L-55LMB | IDT6198L55LB |
| P4C187L-35LMB | IDT187L35L22B | P4C188L-55CMB | IDT7188L55CB | P4C1981-20CC | ID71981S20C |
| P4C188-20CC | IDT7188S20C | P4C188L-55LM | IDT7188L55LM | P4C1981-20LC | IDT71981S20L |
| P4C188-20PC | IDT7188S20P | P4C188L-55LMB | IDT7188L55LB | P4C1981-20PC | IDT71981S20P |
| P4C188-20LC | IDT7188S20L | P4C198-20CC | IDT6198S20C | P4C1981-20JC | IDT71981S20Y |
| P4C188-20JC | IDT7188S20Y | P4C198-20LC | IDT6198S20L | P4C1981-25CC | IDT71981S25C |
| P4C188-25CC | IDT7188S25C | P4C198-20PC | IDT6198S20P | P4C1981-25CM | IDT71981S25CM |
| P4C188-25CM | IDT7188S25CM | P4C198-20JC | IDT6198S20Y | P4C1981-25CMB | IDT71981S25CB |
| P4C188-25CMB | IDT7188S25CB | P4C198-25CC | IDT6198S25C | P4C1981-25LC | IDT71981S25L |
| P4C188-25LC | IDT7188S25L | P4C198-25CM | IDT6198S25CM | P4C1981-25LM | IDT71981S25LM |
| P4C188-25LM | IDT7188S25LM | P4C198-25CMB | IDT6198S25CB | P4C1981-25LMB | IDT71981S25LB |
| P4C188-25LMB | IDT7188S25LB | P4C198-25LC | IDT6198S25L | P4C1981-25PC | IDT71981S25P |
| P4C188-25PC | IDT188S25P | P4C198-25LM | IDT6198S25LM | P4C1981-25JC | IDT71981S25Y |
| P4C188-25JC | IDT7188S25Y | P4C198-25LMB | IDT6188S25LB | P4C1981-30CC | IDT71981530C |
| P4C188-30CC | IDT188S30C | P4C198-25PC | IDT6198S25P | P4C1981-30CM | IDT71981S30CM |
| P4C188-30CM | IDT7188530CM | P4C198-25JC | IDT6198S25Y | P4C1981-30CMB | IDT71981S30CB |
| P4C188-30CMB | IDT7188S30CB | P4C198-30CC | IDT6198S30C | P4C1981-30LC | IDT71981S30L |
| P4C188-30LC | IDT7188S30L | P4C198-30CM | IDT6198S30CM | P4C1981-30LM | IDT1981S30LM |
| P4C188-30LM | IDT7188S30LM | P4C198-30CMB | IDT6198S30CB | P4C1981-30LMB | IDT71981S30LB |
| P4C188-30LMB | IDT188S30LB | P4C198-30LC | IDT6198S30L | P4C1981-30PC | IDT71981S30P |
| P4C188-30PC | IDT7188S30P | P4C198-30LM | IDT6198S30LM | P4C1981-30JC | IDT71981S30Y |
| P4C188-30JC | IDT7188S30Y | P4C198-30LMB | IDT6198S30LB | P4C1981-35CC | IDT71981S35C |
| P4C188-35CC | IDT7188S35C | P4C198-30PC | IDT6198S30P | P4C1981-35CM | IDT71981S35CM |
| P4C188-35CM | IDT7188535CM | P4C198-30JC | IDT6198S30Y | P4C1981-35CMB | IDT1981S35CB |
| P4C188-35CMB | IDT7188S35CB | P4C198-35CC | IDT6198S35C | P4C1981-35LC | IDT1981S35L |
| P4C188-35LC | IDT7188S35L | P4C198-35CM | IDT6198S35CM | P4C1981-35LM | IDT1981S35LM |
| P4C188-35LM | IDT7188S35LM | P4C198-35CMB | IDT6198S35CB | P4C1981-35LMB | IDT71981S35LB |
| P4C188-35LMB | ID7188S35LB | P4C198-35LC | IDT6198S35L | P4C1981-35PC | IDT71981535P |
| P4C188-35PC | IDT7188S35P | P4C198-35LM | IDT6198S35LM | P4C1981-35JC | IDT71981S35Y |
| P4C188-35JC | IDT188S35Y | P4C198-35LMB | IDT6198S35LB | P4C1981-45CM | IDT71981S45CM |
| P4C188-45CM | IDT7188S45CM | P4C198-35PC | IDT6198S35P | P4C1981-45CMB | IDT71981S45CB |
| P4C188-45CMB | IDT7188S45CB | P4C198-35JC | IDT6198S35Y | P4C1981-45LM | IDT71981S45LM |
| P4C188-45LM | IDT7188S45LM | P4C198-45CM | IDT6198S45CM | P4C1981-45LMB | IDT71981S45LB |
| NOTE: <br> A lower case " $x$ " indicates the speed and/or package of the part are unknown." |  | P4C198-45CMB | IDT6198S45CB | P4C1981-55CM | IDT71981555CM |
|  |  | P4C198-45LM | IDT6198S45LM | P4C1981-55CMB | IDT71981555CB |
|  |  | P4C198-45LMB | IDT6198S45LB | P4C1981-55LM | IDT71981555LM |
|  |  | P4C198-55CM | IDT6198S55CM | P4C1981-55LMB | IDT71981S55LB |
|  |  | P4C198-55CMB | IDT6198S55CB | P4C1981L-20CC | IDT71981L20C |


| PERFORMANCE CONT. | IDT | PERFORMANCE CONT. | IDT | PERFORMANCE CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P4C1981L-20LC | IDT71981L20L' | P4C1982-55LMB | IDT71982S55LB | P4C198AL-20CC | IDT7198L20C |
| P4C1981L-20PC | IDT71981L20P | P4C1982L-20CC | IDT71982L20C | P4C198AL-20PC | IDT7198L20P |
| P4C1981L-20JC | IDT71981L20Y | P4C1982L-20LC | IDT71982L20L | P4C198AL-20LC | IDT7198L20L |
| P4C1981L-25CC | IDT71981L25C | P4C1982L-20PC | IDT71982L20P | P4C198AL-20JC | IDT7198L20Y |
| P4C1981L-25CM | IDT71981L25CM | P4C1982L-20JC | IDT71982L20Y | P4C198AL-25CC | IDT7198L25C |
| P4C1981L-25CMB | IDT71981L25CB | P4C1982L-25CC | IDT71982L25C | P4C198AL-25CM | IDT7198L25CM |
| P4C1981L-25LC | IDT71981L25L | P4C1982L-25CM | IDT71982L25CM | P4C198AL-25CMB | IDT7198L25CB |
| P4C1981L-25LM | IDT71981L25LM | P4C1982L-25CMB | IDT71982L25CB | P4C198AL-25LC | IDT7198L25L |
| P4C1981L-25LMB | IDT71981L25LB | P4C1982L-25LC | IDT71982L25L | P4C198AL-25LM | IDT7198L25LM |
| P4C1981L-25PC | IDT71981L25P | P4C1982L-25LM | IDT71982L25LM | P4C198AL-25LMB | IDT7198L25LB |
| P4C1981L-25JC | IDT71981L25Y | P4C1982L-25LMB | IDT71982L25LB | P4C198AL-25PC | IDT7198L25P |
| P4C1981L-30CC | IDT71981L30C | P4C1982L-25PC | IDT71982L25P | P4C198AL-25JC | IDT7198L25Y |
| P4C1981L-30CM | IDT71981L30CM | P4C1982L-25JC | IDT71982L25Y | P4C198AL-30CC | IDT7198L30C |
| P4C1981L-30CMB | IDT71981L30CB | P4C1982L-30CC | IDT71982L30C | P4C198AL-30CM | IDT7198L30CM |
| P4C1981L-30LC | IDT71981L30L | P4C1982L-30CM | IDT71982L30CM | P4C198AL-30CMB | IDT7198L30CB |
| P4C1981L-30LM | IDT71981L30LM | P4C1982L-30CMB | IDT71982L30CB | P4C198AL-30LC | IDT7198L30L |
| P4C1981L-30LMB | IDT71981L30LB | P4C1982L-30LC | IDT71982L30L | P4C198AL-30LM | IDT7198L30LM. |
| P4C1981L-30PC | IDT71981L30P | P4C1982L-30LM | IDT71982L30LM | P4C198AL-30LMB | IDT7198L30LB |
| P4C1981L-30JC | IDT71981L30Y | P4C1982L-30LMB | IDT71982L30LB | P4C198AL-30PC | IDT7198L30P |
| P4C1981L-35CC | IDT71981L35C | P4C1982L-30PC | IDT71982L30P | P4C198AL-30JC | IDT7198L30Y |
| P4C1981L-35CM | IDT71981L35CM | P4C1982L-30JC | IDT71982L30Y | P4C198AL-35CC | IDT7198L35C |
| P4C1981L-35CMB | IDT71981L35CB | P4C1982L-35CC | IDT71982L35C | P4C198AL-35CM | IDT7198L35CM |
| P4C1981L-35LC | IDT71981L35L | P4C1982L-35CM | IDT71982L35CM | P4C198AL-35CMB | IDT7198L35CB |
| P4C1981L-35LM | IDT71981L35LM | P4C1982L-35CMB | IDT71982L35CB | P4C198AL-35LC | IDT7198L35L |
| P4C1981L-35LMB | IDT71981L35LB | P4C1982L-35LC | IDT71982L35L | P4C198AL-35LM | IDT7198L35LM |
| P4C1981L-35PC | IDT71981L35P | P4C1982L-35LM | IDT71982L35LM | P4C198AL-35LMB | IDT7198L35LB |
| P4C1981L-35JC | IDT71981L35Y | P4C1982L-35LMB | IDT71982L35LB | P4C198AL-35PC | IDT7198L35P |
| P4C1981L-45CM | IDT71981L45CM | P4C1982L-35PC | IDT71982L35P | P4C198AL-35JC | IDT7198L35Y |
| P4C1981L-45CMB | IDT71981L45CB | P4C1982L-35JC | IDT71982L35Y | P4C198AL-45CM | IDT7198L45CM |
| P4C1981L-45LM | IDT71981L45LM | P4C1982L-45CM | IDT71982L45CM | P4C198AL-45CMB | IDT7198L45CB |
| P4C1981L-45LMB | IDT71981L45LB | P4C1982L-45CMB | IDT71982L45CB | P4C198AL-45LM | IDT7198L45LM |
| P4C1981L-55CM | IDT71981L55CM | P4C1982L-45LM | IDT71982L45LM | P4C198AL-45LMB | IDT7198L45LB |
| P4C1981L-55CMB | IDT71981L55CB | P4C1982L-45LMB | IDT71982L45LB | P4C198AL-55CM | IDT7198L55CM |
| P4C1981L-55LM | IDT71981L55LM | P4C1982L-55CM | IDT71982L55CM | P4C198AL-55CMB | IDT7198L55CB |
| P4C1981L-55LMB | IDT71981L55LB | P4C1982L-55CMB | IDT71982L55CB | P4C198AL-55LM | IDT7198L55LM |
| P4C1982-20CC | IDT71982S20C | P4C1982L-55LM | IDT71982L55LM | P4C198AL-55LMB | IDT7198L55LB |
| P4C1982-20LC | IDT71982S20L | P4C1982L-55LMB | IDT71982L55LB |  |  |
| P4C1982-20PC | IDT71982S20P | P4C198A-20CC | IDT7198S20C | SARATOGA | IDT |
| P4C1982-20JC | IDT71982S20Y | P4C198A-20PC | IDT7198S20P |  |  |
| P4C1982-25CC | IDT71982S25C | P4C198A-20LC | IDT7198S20L | SSM6116-20SC | IDT6116SA20D |
| P4C1982-25CM | IDT71982S25CM | P4C198A-20JC | IDT7198S20Y | SSM6116-20EC | IDT6116SA20Y |
| P4C1982-25CMB | IDT71982S25CB | P4C198A-25CC | IDT7198S25C | SSM6116-20PC | IDT6116SA20P |
| P4C1982-25LC | IDT71982S25L | P4C198A-25CM | IDT7198S25CM | SSM6116-200C | IDT6116SA20SO |
| P4C1982-25LM | IDT71982S25LM | P4C198A-25CMB | IDT7198S25CB | SSM6116-25SC | IDT6116SA25D |
| P4C1982-25LMB | IDT71982S25LB | P4C198A-25LC | IDT7198S25L | SSM6116-25SB | IDT6116SA25DB |
| P4C1982-25PC | IDT71982S25P | P4C198A-25LM | IDT7198S25LM | SSM6116-25EC | IDT6116SA25Y |
| P4C1982-25JC | IDT71982S25Y | P4C198A-25LMB | IDT7198S25LB | SSM6116-25PC | IDT6116SA25P |
| P4C1982-30CC | IDT71982S30C | P4C198A-25PC | IDT7198S25P | SSM6116-25DC | IDT6116SA25SO |
| P4C1982-30CM | IDT71982S30CM | P4C198A-25JC | IDT7198S25Y | SSM6116-35SC | IDT6116SA35D |
| P4C1982-30CMB | IDT71982S30CB | P4C198A-30CC | IDT7198S30C | SSM6116-35SB | IDT6116SA35DB |
| P4C1982-30LC | IDT71982S30L | P4C198A-30CM | IDT7198S30CM | SSM6116-35EC | IDT6116SA35Y |
| P4C1982-30LM | IDT71982S30LM | P4C198A-30CMB | IDT7198S30CB | SSM6116-35PC | IDT6116SA35P |
| P4C1982-30LMB | IDT71982S30LB | P4C198A-30LC | IDT7198S30L | SSM6116-35DC | IDT6116SA35SO |
| P4C1982-30PC | IDT71982S30P | P4C198A-30LM | IDT7198S30LM | SSM6116-45SB | IDT6116SA45DB |
| P4C1982-30JC | IDT71982S30Y | P4C198A-30LMB | IDT7198S30LB | SSM6167-20CC | IDT6167SA20D |
| P4C1982-35CC | IDT71982S35C | P4C198A-30PC | IDT7198S30P | SSM6167-25CC | IDT6167SA25D |
| P4C1982-35CM | IDT71982S35CM | P4C198A-30JC | IDT7198S30Y | SSM6167-25CB | IDT6167SA25DB |
| P4C1982-35CMB | IDT71982S35CB | P4C198A-35CC | IDT7198S35C | SSM6167-35CC | IDT6167SA35D |
| P4C1982-35LC | IDT71982S35L | P4C198A-35CM | IDT7198S35CM | SSM6167-35CB | IDT6167SA35DB |
| P4C1982-35LM | IDT71982S35LM | P4C198A-35CMB | IDT7198S35CB | SSM6167-45CB | IDT6167SA45DB |
| P4C1982-35LMB | IDT71982S35LB | P4C198A-35LC | IDT7198S35L | SSM6168-20SC | IDT6168SA20D |
| P4C1982-35PC | IDT71982S35P | P4C198A-35LM | IDT7198S35LM | SSM6168-20EC | IDT6168SA20Y |
| P4C1982-35JC | IDT71982S35Y | P4C198A-35LMB | IDT7198S35LB | SSM6168-20PC | IDT6168SA20P |
| P4C1982-45CM | IDT71982S45CM | P4C198A-35PC | IDT7198S35P | SSM6168-25SC | IDT6168SA25D |
| P4C1982-45CMB | IDT71982S45CB | P4C198A-35JC | IDT7198S35Y | SSM6168-25SB | IDT6168SA25DB |
| P4C1982-45LM | IDT71982S45LM | P4C198A-45CM | IDT7198S45CM | SSM6168-25EC | IDT6168SA25Y |
| P4C1982-45LMB | IDT71982S45LB | P4C198A-45CMB | IDT7198S45CB | SSM6168-25PC | IDT6168SA25P |
| P4C1982-55CM | IDT71982S55CM | P4C198A-45LM | IDT7198S45LM | SSM6168-35SC | IDT6168SA35D |
| P4C1982-55CMB | IDT71982S55CB | P4C198A-45LMB | IDT7198S45LB | SSM6168-35SB | IDT6168SA35DB |
| P4C1982-55LM | IDT71982S55LM | P4C198A-55CM | IDT7198S55CM | SSM6168-35EC | IDT6168SA35Y |
|  |  | P4C198A-55CMB | IDT7198S55CB | SSM6168-35PC | IDT6168SA35P |
| NOTE: <br> A lower case " $x$ " indicates the speed and/or |  | P4C198A-55LM | IDT7198S55LM | SSM6168-45SB | IDT6168SA45DB |
|  |  | P4C198A-55LMB | IDT7198S55LB | SSM6171-20SC | IDT71681SA20D |


| SARATOGA CONT. | IDT | SARATOGA CONT. | IDT | SONY | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SSM6171-20EC | IDT71681SA20Y | SSM7187L-25 | IDT7187L25C | CXK5416P-35 | IDT6168LA35P |
| SSM6171-20PC | IDT71681SA20P | SSM7188-20SC | IDT7188SA20D | CXK5416P-45 | IDT6168LA35P |
| SSM6171-20DC | IDT71681SA20SO | SSM7188-20PC | IDT7188SA20P | CXK5416P-55 | IDT6168LA35P |
| SSM6171-25SC | IDT71681SA25D | SSM7188-25 | IDT7188S25C | CXK5464P-45 | IDT7188L45P |
| SSM6171-25SB | IDT71681SA25DB | SSM7188-25SC | IDT7188SA25D | CXK5464P-55 | IDT7188L45P |
| SSM6171-25EC | IDT71681SA25Y | SSM7188-25SB | IDT7188SA25DB | CXK5464P-70 | IDT7188L45P |
| SSM6171-25PC | IDT71681SA25P | SSM7188-25PC | IDT7188SA25P | CXK5814P-35 | IDT6116LA35TP |
| SSM6171-25DC | IDT71681SA25SO | SSM7188-35SC | IDT7188SA35D | CXK5814P-45 | IDT6116LA45TP |
| SSM6171-35SC | IDT71681SA35D | SSM7188-35SB | IDT7188SA35DB | CXK5814P-55 | IDT6116LA45TP |
| SSM6171-35SB | IDT71681SA35DB | SSM7188-35PC | IDT7188SA35P | CXK5818PN-10 | IDT6116L45P |
| SSM6171-35EC | IDT71681SA35Y | SSM7188-45SB | IDT7188SA45DB | CXK5818M-10 | IDT6116L45SO |
| SSM6171-35PC | IDT71681SA35P | SSM7188L-25 | IDT7188L25C | CXK58256P-10 | IDT71256L70P |
| SSM6171-35DC | IDT71681SA35SO | SSM7198-20SC | IDT7198SA20D | CXK58256M-10 | IDT71256L70SO |
| SSM6171-45SB | IDT71681SA45DB | SSM7198-20PC | IDT198SA20P | CXK5864AP-70L | IDT7164L45P |
| SSM6172-20SC | IDT71682SA20D | SSM7198-25 | IDT7198S25C | CXK5864AM-70L | IDT7164L45SO |
| SSM6172-20EC | IDT71682SA20Y | SSM7198-25SC | IDT7198SA25D | CXK5865P-45L | IDT7164L45P |
| SSM6172-20PC | IDT71682SA20P | SSM7198-25SB | IDT7198SA25DB | CXK5865P-55L | IDT7164L55P |
| SSM6172-20DC | IDT71682SA20SO | SSM7198-25PC | IDT7198SA25P |  |  |
| SSM6172-25SC | IDT71682SA25D | SSM7198-35SC | IDT7198SA35D | TI | IDT |
| SSM6172-25SB | IDT71682SA25DB | SSM7198-35SB | IDT7198SA35DB | SMJ61CD16-25M |  |
| SSM6172-25EC | IDT71682SA25Y | SSM7198-35PC | IDT7198SA35P | SMJ61CD16-25M | IDT6167-35B |
| SSM6172-25PC | IDT71682SA25P | SSM7198-45SB | ID77198SA45DB | SMJ61CD16-35M | IDT6167-35B |
| SSM6172-25DC | IDT71682SA25SO | SSL4180-15SC | IDT1198L25C | SMJ61CD16-45M SMJ64C16-25M | IDT6167-45B IDT6168-25B |
| SSM6172-35SB | IDT71682SA35DB | SSL4180-15PC | IDT6178SA15P | SMJ64C16-35M | IDT6168-35B |
| SSM6172-35EC | IDT71682SA35Y | SSL4180-20SC | IDT6178SA20D | SMJ64C16-45M | IDT6168-45B |
| SSM6172-35PC | IDT71682SA35P | SSL4180-20SM | IDT6178SA20DB | SMJ68CE16-25M | IDT6116-25B |
| SSM6172-35DC | IDT71682SA35SO | SSL4180-20PC | IDT6178SA20P | SMJ68CE16-35M | IDT6116-35B |
| SSM6172-45SB | IDT71682SA45DB | SSL4180-25SC | IDT6178SA25D | SMJ68CE16-45M | IDT6116-45B |
| SSM7161-20SC | IDT71981SA20D | SSL4180-25SM | IDT6178SA25DB | SMJ61CD64-25M | IDT7187-25B |
| SSM7161-20PC | IDT71981SA20P | SSL4180-25PC | IDT6178SA25P | SMJ61CD64-35M | IDT7187-35B |
| SSM7161-25SC | IDT71981SA25D | SSL4180-35SM | IDT6178SA35DB | SMJ61CD64-45M | IDT7187-45B |
| SSM7161-25SB | IDT71981SA25DB | SSL4181-15SC | IDT7178SA15D | SMJ64C64-25M | IDT7188-25B |
| SSM7161-25PC | IDT71981SA25P | SSL4181-15PC | IDT7178SA15P | SMJ64C64-35M | IDT7188-35B |
| SSM7161-35SC | IDT71981SA35D | SSL4181-20SC | IDT7178SA20D | SMJ64C64-45M | IDT7188-45B |
| SSM7161-35SE | IDT71981SA35DB | SSL4181-20SM | IDT7178SA20DB | SMJ68CE64-25M | IDT7164-25B |
| SSM7161-35PC | IDT71981SA35P | SSL4181-20PC | IDT7178SA20P | SMJ68CE64-35M | IDT7164-35B |
| SSM7161-45SB | IDT71981SA45DB | SSL4181-25SC | IDT7178SA25D | SMJ68CE64-45M | IDT7164-45B |
| SSM7162-20SC | IDT71982SA20D | SSL4181-25SM | IDT7178SA25DB | SMJ61CD256-35M | IDT71257-35B |
| SSM7162-20PC | IDT71982SA20P | SSL4181-25PC | IDT7178SA25P | SMJ61CD256-45M | IDT71257-45B |
| SSM7162-25 | IDT71982S25C | SSL4181-35SM | IDT7178SA35DB | SMJ61CD256-55M | IDT71257-55B |
| SSM7162-25SC | IDT71982SA25D |  |  | SMJ64C256-35M | IDT71258-35B |
| SSM7162-25SB | IDT71982SA25DB | SGS-THOMSON | IDT | SMJ64C256-45M | IDT71258-45B |
| SSM7162-25PC | IDT71982SA25P |  |  | SMJ64C256-55M | IDT71258-55B |
| SSM7162-35SC | IDT71982SA35D | MK41H67N-20 | IDT6167S20P | SMJ68CE256-45M | IDT71256-45B |
| SSM7162-35S8 | IDT71982SA35DB | MK41H67N-25 | IDT6167S25P | SMJ68CE256-55M | IDT71256-55B |
| SSM7162-35PC | IDT71982SA35P | MK41H67N-35 | IDT6167S35P | SMJ68CE256-70M | IDT71256-70B |
| SSM7162-45SB | IDT71982SA45DB | MK41H68N-20 | IDT6168L20P | SMJ69CE72-25M | IDT7169-25B |
| SSM7162L-25 | IDT71982L25C | MK41H68N-25 | IDT6168L25P | SMJ69CE72-35M | IDT7169-35B |
| SSM7164-20SC | IDT7164SA20TC | MK41H68N-35 | IDT6168L35P | SMJ69CE72-45M | IDT7169-45B |
| SSM7164-20PC | IDT7164SA20TP | MK41H78N-20 | IDT61970S20P | SMJ69CE288-35M | IDT71259-35B |
| SSM7164-25 | IDT7164S25TC | MK41H78N-25 | IDT61970S25P | SMJ69CE288-45M | IDT71259-45B |
| SSM7164-25SC | IDT7164SA25TC | MK41H78N-35 | IDT61970S35P | SMJ69CE288-55M | IDT71259-55B |
| SSM7164-25SB | IDT7164SA25TCB | MK41H80N-20 | IDT6178S20P |  |  |
| SSM7164-25PC | IDT7164SA25TP | MK41H80P-20 | IDT6178S20D |  |  |
| SSM7164-35SC | IDT7164SA35TC | MK41H87N-25 | IDT7187S25P |  |  |
| SSM7164-35SB | IDT7164SA35TCB | MK41H87N-35 | IDT7187S35P |  |  |
| SSM7164-35PC SSM7164-45SB | $\begin{aligned} & \text { IDT7164SA35TP } \\ & \text { IDT7164SA45TCB } \end{aligned}$ | MK41H87N-45 | IDT7187S45P |  |  |

SSM7164-45SB
SSM7164L-25
SSM7166-20SC
SSM7166-20PC
SSM7166-25SC
SSM7166-25SB
SSM7166-25PC
SSM7166-35SC
SSM7166-35SB
SSM7166-35PC
SSM7166-45SB
SSM7187-25

## NOTE:

A lower case " $x$ " indicates the speed and/or package of the part are unknown."

| TOSHIBA | IDT | VTI | IDT |
| :---: | :---: | :---: | :---: |
| TMM2018AD-25 | IDT6116SA25TD | VT16H4-35 |  |
| TMM2018AP-25 | IDT6116SA25TP | $\begin{aligned} & \text { VT16H4-45 } \\ & \text { VT16H4-55 } \end{aligned}$ |  |
| TMM2018AD-35 | IDT6116SA35TD |  | $\begin{aligned} & \text { IDT71981-45 } \\ & \text { IDT71981-45 } \end{aligned}$ |
| TMM2018AP-35 | IDT6116SA35TP | VT20C18-20 | ITD6116SA20TP |
| TMM2068AP-25 | IDT6168SA25P | $\begin{aligned} & \text { VT20C18-25 } \\ & \text { VT20C18-35 } \end{aligned}$ | ITD6116SA25TPITD6116SA35TP |
| TMM2068AP-35 | IDT6168SA35P |  |  |
| TC55417P-35 | IDT6198S35P | VT20C19-25 | ITD6116SA35TP IDT6116SA15TP |
| TC55417P-45 | IDT6198S45P | VT20C19-35 | IDT6116SA20TP |
| TC5562P-45 | IDT7187S45P | VT20C68-20 <br> VT20C68-25 | IDT6168SA20P <br> IDT6168SA25P |
| VITELIC | IDT | VT20C68-35 | IDT6168SA35P |
|  |  | VT20C68-45 | IDT6168SA35P <br> IDT6168SA12P |
| V61C16P35 | IDT6116SA35P | VT20C69-20 |  |
| V61C16P35L | IDT6116LA35P | VT20C69-25 | IDT6168SA15P |
| V61C16P45 | IDT6116SA45P | VT20C69-35 | IDT6168SA20P |
| V61C16P45L | IDT6116LA45P | $\begin{aligned} & \text { VT20C69-45 } \\ & \text { VT2130 } \end{aligned}$ | IDT6168SA25P |
| V61C16P55 | IDT6116SA45P |  | IDT7130SA100P |
| V61C16P55L | IDT6116LA45P | $\begin{aligned} & \text { VT2130 } \\ & \text { VT65KS4-25 } \end{aligned}$ | IDT7188S25P |
| V61C16S35 | IDT6116SA35TP | VT65KS4-35CC | IDT7188S35C |
| V61C16S35L | IDT6116LA35TP | VT65KS4-45CC | IDT7188S45C |
| V61C16S45 | IDT6116SA45TP | VT65KS4-55CC | IDT7188S45C |
| V61C16S45L | IDT6116LA45TP | VT7132-55 | IDT7132SA55D |
| V61C16S55 | IDT6116SA45TP | V7132-70 | IDT7132SA70D |
| V61C16S55L | IDT6116LA45TP | $V 7132-90$ | IDT7132SA90D |
| V61C32P70 | IDT7132SA70P | $V 77132 A-35$ | IDT7132SA35D |
| V61C32P70L | IDT7132LA70P | VT7132A-45 | IDT7132SA45D |
| V61C32P90 | IDT7132SA90P | VT7142-55 | IDT7142SA55D |
| V61C32P90L | IDT7132LA90P | VT7142-70 | IDT7142SA70D |
| V61C34P90 | IDT71322S90P | VT7142-90 | IDT7142SA90D |
| V61C62P45 | IDT7188S45P | VT7142A-35 | IDT7142SA35DIDT7142SA45D |
| V61C62P45L | IDT7188L45P | VT7142A-45 |  |
| V61C62P55 | IDT7188S45P | NOTE: <br> A lower case " $x$ " indicates the speed and/or package of the part are unknown." |  |
| V61C62P70 | IDT7188L45P |  |  |  |
| V61C62P70L | IDT7188L45P |  |  |  |
| V61C64P45 | IDT7164S45P |  |  |
| V61C64P45L | IDT7164L45P |  |  |
| V61C64P55 | IDT7164S45P |  |  |
| V61C64P55L | IDT7164L45P |  |  |
| V61C64P70 | IDT7164S45P |  |  |
| V61C64P70L | IDT7164L45P |  |  |
| V61C67P35 | IDT6167SA35P |  |  |
| V61C67P35L | IDT6167LA35P |  |  |
| V61C67P45 | IDT6167SA35P |  |  |
| V61C67P45L | IDT6167LA35P |  |  |
| V61C67P55 | IDT6167SA35P |  |  |
| V61C67P55L | IDT6167LA35P |  |  |
| V61C68P35 | IDT6168SA35P |  |  |
| V61C68P35L | IDT6168LA35P |  |  |
| V61C68P45 | IDT6168SA35P |  |  |
| V61C68P45L | IDT6168LA35P |  |  |
| V61C68P55 | IDT6168SA35P |  |  |
| V61C68P55L | IDT6168LA35P |  |  |

## MULTI-PORT PRODUCTS CROSS REFERENCE GUIDE

| CYPRESS | IDT | AMD | IDT | VLSI | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C130-35PC | IDT7130SA35P | AM2130-55PC | IDT7130SA55P | VT7132A-35PC | IDT132SA35P |
| CY7C130-35DC | IDT7130SA35C | AM2130-55DC | IDT130SA55C | VT7132A-45PC | IDT7132SA45P |
| C77C130-35LC | IDT7130SA35L48 | AM2130-55LC | IDT7130SA55L52 | V71132-55PC | IDT7132SA55P |
| C77C130-35JC | IDT7130SA35J | AM2130-55JC | IDT130SA55J | VT7132-550C | IDT7132SA55J |
| CYCC130-45PC | IDT130SA45P | AM2130-70PC | IDT7130SA70P | VT132-70PC | IDT7132SA70P |
| CY7C130-45DC | IDT7130SAA5C | AM2130-70DC | ID7730SA70C | V77132-700c | IDT132SA70J |
| CY7C130-45JC | IDT130SA455 | ${ }^{\text {AMM2130-70.JC }}$ | IDT7130SA70J | V77132-9000C | IDT1323AGOP |
| CY7C130-45DMB | IDT7130SA45CB | AM2130-70/BXC | IDT7130SA70CB | VT7142A-35PC | IDT142SA35P. |
| CY7C130-45LMB | IDT7130SA45L48B | AM2130-10PC | IDT7130SA100P | VT7142A-45PC | IDT7142SA45P |
| CY7C130-55PC | IDT7130SA55P | AM2130-10DC | IDT130SA100C | VT7142-55PC | IDT7142SA55P |
| C7C130-55DC | IDT7130SA55C | AM2130-10LC | IDT130SA100L52 | V7142-550C | IDT7142SA55J |
| C7C130-55LC | IDT7130SA55L48 | AM2130-10JC | IDT7130SA100J | VT7142-70PC | IDT7142SA70P |
| CY7C130-55JC | IDT7130SA55J | AM2130-10/BXC | IDT7130SA 100CB | VT7142-700C | IDT142SA70J |
| CY7C130-55DMB | IDT7130SA55CB | AM2130-12/BXC | IDT7130SA120CB | V77142-90PC. | IDT7142SA90P |
| CY7C130-55LMB | IDT7130SA55L48B | AM2140-55PC | IDT7140SA55P | VT7142-900C | IDT7142SA90J |
| CY7C132-35DC | IDT7132SA35C | AM2140-55LC | IDT7140SA55L.52 |  |  |
| Cr7C132-35LC | - ${ }^{\text {dit }}$ | AM2140-55JC | 1077140SA55J |  |  |
| CY7C132-45PC | IDT132SA45P | ${ }_{\text {AMM2140-700 }}$ | IDT140SA7OC |  |  |
| CY7C132-45DC | IDT7132SA45C | AM2140-70LC | IDT140SA70L52 |  |  |
| CY7C132-45LC | IDT132SA45L48 | AM2140-70JC | IDT7140SA70J: |  |  |
| CY7C132-45JC | IDT7132SA45J. | AM2140-70/BXC | IDT7140SA7OCB |  |  |
| CY7C132-45LMB |  | AM2140-10PC | IDT7140SA100P |  |  |
| CY7C132-55PC | IDT7132SA55P. | AM2140-10LC | IDT7140SA 100L52 |  |  |
| CY7C132-55DC | IDT7132SA55C | AM2140-10JC | ID7140SA100J |  |  |
| CY7C132-55JC | -IDT732SAS5L48 | AM2140-10/BXC AM2140-12/BXC | IDT7 140SA100CB IDT7140SA120CB |  |  |
| C7C132-55DMB | ID7132SA55CB |  |  |  |  |
| CY7C140-35PC | IDT7140SA35P. |  |  |  |  |
| C77C140-35DC | IDT7140SA35C |  |  |  |  |
| Cr7C140-35LC | IDT7140SA35L48 | - |  |  |  |
| CY7C140-45PC | IDT7140SA45P |  |  |  |  |
| C77C140-45DC | IDT7140SA45C |  |  |  |  |
| CY7C140-45LC CY7C140-45JC | IDT7140SA45L48 |  |  |  |  |
| CY7C140-45DMB | IDT7140SA45CB |  |  |  |  |
| CY7C140-45LMB | IDT7140SA45L48B |  |  |  |  |
| CY7C140-55PC | 10T7140SA55P |  |  |  |  |
| CY7C140-55LC | IDT7140SA55L48 |  |  |  |  |
| CY7C140-55JC | IDT140SA55J |  |  |  |  |
| CY7C140-55DMB | ID77140SA55CB |  |  |  |  |
| CMYC142-35PC | IDT140SA55L48B |  |  |  |  |
| CY7C142-35DC | IDT7142SA35C |  |  |  |  |
| CY7C142-35LC | IDT742SA35L48 |  |  |  |  |
| CY7C142-45PC | IDT142SA45P |  |  |  |  |
| CY7C142-45DC | IDT7142SA45C |  |  |  |  |
| CY7C142-45LC | ID77142SA45L48 |  |  |  |  |
| CY7C142-45DMB | ${ }^{\text {IDT7142SA45CB }}$ |  |  |  |  |
| CY7C142-45LMB | IDT7142SA45L48B |  |  |  |  |
| CY7C142-55PC | IDT142SA55P |  |  |  |  |
| CY7C142-55LC | IDT7142SA55L48 |  |  |  |  |
| CY7C142-55JC | IDT7142SA55J |  |  |  |  |
| CY7C142-55DMB | ID7142SA55CB IDT7142SA55L48B |  |  |  |  |



## DIGITAL SIGNAL PROCESSING CROSS REFERENCE GUIDE

Integrated Device Technology. Inc.

| DSP DIVISION |  | CYPRESS CONT. | IDT | LOGIC DEVICES CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG DEVICES | IDT | $\begin{aligned} & \hline \text { 7C516-38GC } \\ & \text { 7C516-38LC } \\ & \text { 7C516-38PC } \end{aligned}$ | $\begin{aligned} & \text { 7216L35G } \\ & \text { 7216L35L } \\ & \text { 7216L35P } \end{aligned}$ | LMA1009GC-75 <br> LMA1009DC-90 <br> LMA1009GC-90 | $\begin{aligned} & \text { 7209L65G } \\ & 7209 \mathrm{~L} 65 \mathrm{C} \\ & 7209 \mathrm{~L} 65 \mathrm{G} \end{aligned}$ |
|  | 7209 . |  |  |  |  |
| $\begin{aligned} & \text { ADSP-1009 } \\ & \text { ADSP-1009.JD } \end{aligned}$ |  | 7C516-38PC <br> 7C516-42DMB <br> 7C516-42GMB | 7216 L 40 DB | LMA1009DMB-95 | $7209 L 75 C B$ |
| ADSP-1009KD | 7209L135C | $7 \mathrm{C} 16-42 \mathrm{GMB}$ | 7216 L40GB | LMA1009GMB-95 | 7209 Cl GB |
| ADSP-1009SD | 7209 L 170 CB | 7C516-45DC | 7216L45D | LMA1009GMB-115 | 7209L75GB |
| ADSP-1009TD | 7209 L 170 CB | 7C516-45GC | 7216L45G | LMA2009 | 7209 |
| ADSP-1012 | 7212 | 7C516-45LC | 7216 L 45 L | LMA2009KC-45 | 7209L45L |
| ADSP-1012JD | 7212 L 115 C | $7 \mathrm{C} 516-45 \mathrm{PC}$ | 7216L45P | LMA2009KMB-55 | 7209 L 55 LB |
| ADSP-1012KD | 7212LL115C | 7C516-55DC | 7216L55D | LMA2009KC-55 | 7209L45L |
| ADSP-1012SD | 7212L140CB | 7C516-55DMB | 7216L55DB | LMA2009KMB-65 | 7209L55LB |
| ADSP-1012TD | 7212 L 440 CB | 7C516-55GC | 7216L55G | LMA2009KC-75 | 7209L65L |
| ADSP-1010 | 7210 | 7C516-55GMB | 7216L55GB | LMA2009KC-90 | 7209L65L |
| ADSP-1010AKD | 7210 L 75 C | 7C516-55LC | 7216 L 55 L | LMA2009KMB-95 | 7209L75LB |
|  | 7210L75G | 7 C 516 -55LMB | 7216L55LB | LMA2009KMB-115 | 7209L75LB |
| ADSP-1010AKG | 7210 L 165 C | 7C516-55PC | 7216L55P | LMA1010 . | 7210 |
| ADSP-1010JG | 7210L165G | 7C516-65DC | 7216L65D | LMA1010PC-45 | 7210245 P |
| ADSP-1010KD | 7210 L 165 C | 7C516-65DMB | 7216 L 65 DB | LMA1010DC-45 | 7210 L45C |
| ADSP-1010KG | 7210L165G | 7C516-65GC | 7216L65G | LMA1010GC-45 | 7210 L 45 G |
| ADSP-1010SD | 7210L200CB | 7C516-65GMB | 7216 L 65 GB | LMA1010PC-55 | 7210 L55P |
| ADSP-1010SG | 7210 L 200 GB | 7C516-65LC | 7216 L 65 L | LMA1010DC-55 | 7210 L 55 C |
| ADSP-1010TD | 7210 L 200 CB | 7C516-65LMB | 7216L65LB | LMA1010GC-55 | 7210L55G |
| ADSP-1010TG | 7210L200GB | 7 C 516 -65PC | 7216 L 65 P | LMA1010DBM-55 | 7210 L55CB |
| ADSP-1016 | $7216$ | 7C516-75DC | 7216L75D | LMA1010GMB-55 | 7210 L 55 GB |
|  | 7216 L 75 C | 7C516-75DMB | 7216L75DB | LMA1010PC-65 | 7210 L65P |
| ADSP-1016AKG | 7216L75G | 7C516-75GC | 7216L75G | LMA1010DC-65 | 7210L65C |
| ADSP-1016JD | 7216 L 140 C | 7C516-75GMB | 7216L75GB | LMA1010GC-65 | 7210L65G |
|  | 7216L140G | 7C516-75LC | 7216 L 75 L | LMA1010DMB-65 | 7210L65CB |
| ADSP-1016KD | $7216 \mathrm{L140C}$ | 7C516-75LMB | 7216L75LB | LMA1010GMB-65 | $7210 \mathrm{L65GB}$ |
| ADSP-1016KG | 7216 L 140 G | $7 \mathrm{7C516-75PC}$ | 7216L75P | LMA1010DMB-75 | 7210L75CB |
| ADSP-1016SD ADSP-1016SG | 7216 L 185 CB | 7 C 517 | 7217 | LMA1010GMB-75 | 7210 L 75 GB |
|  | 7216 L 185 GB | 7C517-45DC | 7217L45D | LMA1010PC | 7210 L 100 P |
| $\begin{array}{\|l} \text { ADSP-1016SG } \\ \text { ADSP-1016TD } \end{array}$ADSP-1016TG | $\begin{aligned} & \text { 7216L120CB } \\ & 7216 \mathrm{~L} 120 \mathrm{~GB} \end{aligned}$ | 7C517-45GC | 7217L45G | LMA1010DC | 7210L100C |
|  |  | 7C517-45LC | 7217L45L | LMA1010GC | 7210L100G |
| CYPRESS | IDT | 7C517-55DC | 7217L45P | LMA1010DMB | ${ }^{7210 L 120 G B}$ |
|  |  | 7C517-55DMB | 7217L55DB | LMA2010 | 7210 |
| $7 \mathrm{C510}$ | 7210 | 7C517-55GC | 7217L55G | LMA2010JC-45 | 7210L45j |
| 7C510-45DC | 7210L45D | 7C517-55GMB | 7217L55GB | LMA2010KC-45 | 7210L45L |
| 7C510-45GC | 7210L45G | 7C517-55LC | 7217L55L | LMA2010JC-55 | 7210L55J |
| 7C510-45LC | 7210L45L | 7C517-55LMB | 7217L55LB | LMA2010KC-55 | 7210L55L |
| 7C510-45PC | 7210L45P | 7C517-55PC | 7217L55P | LMA2010KMB-55 | 7210L55LB |
| 7C510-55DC | 7210L55D | 7C517-65DC | 7217L65D | LMA2010JC-65 | 7210L65J |
| 7C510-55DMB | 7210L55DB | 7C517-65DMB | 7217L65DB | LMA2010KC-65 | 7210L65L |
| 7C510-55GC | 7210L55G | 7C517-65GC | 7217L65G | LMA2010KMB-65 | 7210L65LB |
| 7C510-55GMB | 7210L55GB | 7C517-65GMB | 7217L65GB | LMA2010KMB-75 | 7210L75LB |
| $7 \mathrm{C} 510-55 \mathrm{LC}$ | 7210L55L | 7C517-65LC | 7217L65L | LMA2010JC | $7210 L 100 \mathrm{~J}$ |
|  | 7210L55LB | 7C517-65LMB | 7217L65LB | LMA2010KC | 7210 L 100 L |
| 7C510-55PC | 7210 L55P | 7C517-65PC | 7217L65P | LMA2010KMB | 7210L120LB |
| 7C510-65DC | 7210L65D | 7C517-75DC | 7217L75D | LMA1043 | 7243 |
| 7C510-65DMB | 7210L65DB | 7C517-75DMB | 7217L75DB | LMA1043PC-45 | 7243L45P |
| $7 \mathrm{7C510} 65 \mathrm{GC}$ | 7210L65G | 7C517-75GC | 7217L75G | LMA1043DC-45 | 7243L45D |
| 7C510-65GMB | 7210 L 65 GB | 7C517-75GMB | 7217L75GB | LMA1043GC-45 | $7343 L 45 \mathrm{G}$ |
| $7 C 510-65 L C$$7 C 510-65 L M B$ | 7210 L 65 L | 7C517-75LC | 7217 L 75 L | LMA1043PC-55 | 7243L55P |
|  | 7210L65LB | 7C517-75LMB | 7217L75LB | LMA1043DC-55 | 7243L55D |
| 7C510-65PC | $7210 \mathrm{L65P}$ | 7C517-75PC | 7217L75P | LMA1043GC-55 | $7243 L 55 \mathrm{G}$ |
| 7C510-75DC | 7210L75D | LOGIC DEVICES |  | LMA1043DMB-55 | $7243 L 55 \mathrm{DB}$ |
| $7 C 510-75 \mathrm{GC}$$7 \mathrm{C} 510-75 \mathrm{GMB}$ | 7210L75G | LOGIC DEVICES | IDT | LMA1043PC-65 | 7243L65P |
|  | 7210L75GB | LMA1009 | 7209 | LMA1043DC-65 | 7243L65D |
| 7C510-75LC | 7210 L 75 L | LMA1009DC-45 | 7209L45C | LMA1043GC-65 | $7243 \mathrm{L65G}$ |
| 7C510-75LMB | 7210L75LB | LMA1009GC-45 | 7209L45G | LMA1043DMB-65 | 7243L65DB |
| 7C510-75PC | 7210 L 75 P | LMA1009DMB-55 | $7209 \mathrm{L55CB}$ | LMA1043GMB-65 | $7243 \mathrm{L65GB}$ |
| 7C516$7 \mathrm{7C516-38DC}$ | 7216 | LMA1009GMB-55 | 7209 L 55 GB | LMA1043DMB-75 | $7243 L 75 D B$ |
|  | 7216L35D | LMA1009DC-75 | 7209L65C | LMA1043GMB-75 | 7243L75GB |


| DSP DIVISION CONT. |  | LOGIC DEVICES CONT. | IDT | TRW CONT. | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC DEVICES CONT. | IDT | LMU17GC-65 LMU17DMB-65 LMU17GMB-65 LMU17DMB-75 LMU17GMB-75 LMU17PC <br> LMU17DC <br> LMU17GC <br> LMU17DMB <br> LMU17GMB <br> LMU217 <br> LMU217JC-45 <br> LMU217KC-45 <br> LMU217JC-55 <br> LMU217KC-55 <br> LMU217KMB-55 <br> LMU217JC-65 <br> LMU217KC-65 <br> LMU217KMB-65 <br> LMU217KMB-75 <br> LMU217JC <br> LMU217KC <br> LMU217KMB | 7217L65G <br> 7217L55CB <br> 7217L55GB <br> 7217L75CB <br> 7217L75GB <br> 7217L65P <br> 7217L65C <br> 7217L65G <br> 7217L90CB <br> 7217L90GB <br> 7217 <br> 7217L45J <br> 7217L45L <br> 7217L55J <br> 7217L55L <br> 7217L55LB <br> 7217L65J <br> 7217L65L <br> 7217L65LB <br> 7217L75LB <br> 7217L75J <br> 7217L75L <br> 7217L90LB | TMC2010 <br> TMC2010C1C <br> TMC2010C1C <br> TMC2010C1F <br> TMC2010C1G <br> TMC2010J3A <br> TMC2010J3C <br> TMC2010J3F <br> TMC2010J3G <br> TMC2110 <br> TMC2110C1C <br> TMC2110C1C <br> TMC2110C1F <br> TMC2110C1G <br> TMC2110J3C <br> TMC2110J3C <br> TMC2110J3F <br> TMC2110J3G | $\begin{aligned} & 7210 \\ & 7210 \mathrm{~L} 165 \mathrm{~L} \\ & 7210 \mathrm{~L} 200 \mathrm{LB} \end{aligned}$ |
| LMA1043PC |  |  |  |  |  |
| LMA1043DC <br> LMA1043GC | $\begin{aligned} & \text { 7243L100P } \\ & \text { 7243L100D } \\ & 79121100 \mathrm{C} \end{aligned}$ |  |  |  | 7210L20 |
|  |  |  |  |  | 7210L200CB |
|  | $\begin{aligned} & \text { 7243L100G } \\ & \text { 7243L120DB } \\ & \text { 7243L120GB } \end{aligned}$ |  |  |  | 7210L165C |
| LMA1043GMB |  |  |  |  | 7210L200CB |
| LMA2043LMA2043JC-45 | $\begin{aligned} & 7243 \mathrm{~L} 120 \mathrm{~GB} \\ & 7243 \end{aligned}$ |  |  |  | 7210L165C |
|  |  |  |  |  | 7210 |
| LMA2043KC-45 | $\begin{aligned} & 7243 \mathrm{~L} 45 \mathrm{~J} \\ & \text { 7243L45L } \\ & 7243 \mathrm{~L} 55 \mathrm{~J} \end{aligned}$ |  |  |  | 7210L100L. |
|  |  |  |  |  | 7210L120LB |
| LMA2043KC-55 <br> LMA2043KMB-55 | $\begin{aligned} & \text { 7243L55J } \\ & \text { 7243L55L } \end{aligned}$ |  |  |  | 7210L120LB |
|  | $\begin{aligned} & 7243 L 55 L \\ & 7243 L 55 L B \end{aligned}$ |  |  |  | 7210L100L |
| LMA2043JC-65 | 7243L65J |  |  |  | 7210L100C |
| LMA2043KC-65 LMA2043KMB-65 | 7243L65L |  |  |  | 7210L120CB |
|  | $\begin{aligned} & \text { 7243L75LB } \\ & \text { 7243L100J } \end{aligned}$ |  |  |  | 7210L120CB |
| LMA2043KMB-75 |  |  |  |  | 7210L100C |
| LMA2043KC |  |  |  |  |  |
| LMU12 | 7243L120LB |  |  |  |  |
|  | $\begin{aligned} & 7212 \\ & 7212 L 35 C \end{aligned}$ |  |  |  |  |
| LMU12DC-35 |  |  |  |  |  |
| LMU12DMB-45 LMU12DMB-55 | 7212L55CB | TRW | IDT |  |  |
| LMU12DMB-55 |  |  |  |  |  |
| LMU12DMB-75 | $\begin{aligned} & 7212 L 45 C \\ & 7212 L 55 C B \end{aligned}$ | MPY012 | 7212 |  |  |
| LMU12DC | 7212L70C | MPY012HJ1A MPY012HJ1C | 7212L140CB |  |  |
| LMU12DMB | 7212L90CB | MPY012HJ1C MPY012HJ1G | 7212L115C 7212L115C |  |  |
| LMU16 LMU16PC-45 | 7216 | MPY016 | $\begin{aligned} & 7212 \mathrm{~L} 115 \mathrm{C} \\ & 7216 \end{aligned}$ |  |  |
| LMU16PC-45 | 7216L45P | MPY016HJ1A | 7216L185CB |  |  |
| LMU16GC-45 | 7216L45C | MPY016HJ1C | 7216L140C |  |  |
| LMU16PC-55 | 7216L55P | MPY016HJ1G | 7216L140C |  |  |
| LMU16DC-55 | 7216L55C | MPY016KJ1A | 7216L45CB |  |  |
| LMU16GC-55 | 7216L55G | MPY016KJ1A1 | 7216L45CB |  |  |
| LMU16DMB-55 | 7216L55CB | MPYO16KJ1C1 | 7216L35C |  |  |
| LMU16GMB-55 | 7216L55GB | MPY016KJ1G | 7216L45C |  |  |
| LMU16PC-65 | 7216L65P | MPYO16KJ1G1 | 7216L35C |  |  |
| LMU16DC-65 | 7216L65C | TMC216H | 7216 |  |  |
| LMU16GC-65 | 7216L65G | TMC216HC1A | 7216L185LB |  |  |
| LMU16DMB-65 | 7216L55CB | TMC216HC1C | 7216L140L |  |  |
| LMU16DMB-75 | 7216L55GB | TMC216HC1G | 7216L140L |  |  |
| LMU16GMB-75 | 7216L75GB | TMC216HJ3A | 7216L185CB |  |  |
| LMU16PC | 7216L65P | TMC216HJ3C | 7216L140C |  |  |
| LMU16DC | 7216L65C | TMC216HJ3G | 7216L140C |  |  |
| LMU16GC | 7216L65G | TDC1009C1A. | 7209L170LB |  |  |
| LMU16DMB | 7216L90CB | TDC1009C1F | 7209L170LB |  |  |
| LMU16GMB | 7216L90GB | TDC1009J1A |  |  |  |
| LMU216 | 7216 | TDC1009J1C | 7209L135C |  |  |
| LMU216JC-45 | 7216L45J | TDC1009J1F | 7209L170CB |  |  |
| LMU216KC-45 | 7216L45L | TDC1009J1G | 7209L135C |  |  |
| LMUU216KC-55 | 7216 L 55 J | TDC1010 | 7210 |  |  |
| LMU216KMB-55 | 7216L55LB | TDC1010C1A | 7210L200LB |  |  |
| LMU216JC-65 | 7216L65J | TDC1010C1F | 7210L200LB |  |  |
| LMU216KC-65 | 7216L65L | TDC1010J1A | 7210L200CB |  |  |
| LMU216KMB-65 | 7216L65LB | TDC1010J1C | 7210L165C |  |  |
| LMU216KMB-75 | 7216L75LB | TDC1010J1G | $\begin{aligned} & 7210 L 200 C B \\ & 72101 \text { 465 } \end{aligned}$ |  |  |
| LMU216JC | 7216L75J | TDC1043 | $7243$ |  |  |
| LMU216KC | 7216L75L | TDC1043C1C | 7243 L 100 L |  |  |
| LMU216KMB | 7216L90LB | TDC1043C1G | 7243 L 100 L |  |  |
| LMU17 | 7217 | TDC1043J3C | 7243L100C |  |  |
| LMU17PC-45 | 7217L45P | TDC1043J3G | 7243L100C |  |  |
| LMU17DC-45 | 7217L45C | TMC2009 | 7209 |  |  |
| LMU17GC-45 | 7217L45G | TMC2009C1A | 7209L170LB |  |  |
| LMU17PC-55 | 7217L55P | TMC2009C1C | 7209L135L |  |  |
| LMU17DC-55 | 7217L55C | TMC2009C1F | 7209L120LB. |  |  |
| LMU17GC-55 | 7217L55G | TMC2009C1G | $7209 \mathrm{~L} 135 \mathrm{~L}$ |  |  |
| LMU17DMB-55 | 7217L55CB | TMC2009J3A | 7209L170CB |  |  |
| LMU17GMB-55 | 7217L55GB | TMC2009J3C | 7209L135C |  |  |
| LMU17PC-65 | 7217L65P | TMC2009J3F | 7209L120CB |  | - |
| LMU17DC-65 | 7217L65C | TMC2009J3G | 7209L135C |  |  |


| AMD | IDT | AMD (CONT.) | IDT | CYPRESS | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2901B | $39 \mathrm{C01C}$ | $29 \mathrm{C660}$ | 49 C 460 | 2901C | $39 \mathrm{C01C}$ |
| 2901C | $39 \mathrm{C01C}$ | 29C660A | 49C460A | 2901CDC | 39C01CD |
| 2901 CDC | $39 \mathrm{CO1CD}$ | 29C660B | 49 C 460 B | 2901CPC | $39 \mathrm{C01CP}$ |
| 2901CDCB | 39C01CD | 29C660C | 49 C 460 C | 2901CDMB | $39 \mathrm{C01CDB}$ |
| 2901CLC | $39 \mathrm{C01CL}$ | 2960 | 39 C 60 | 7C901-31 | 39C01C |
| 2901 CPC | $39 \mathrm{CO1CP}$ | 2960DC | 39 C 60 C | 7C901-31DC | $39 \mathrm{C01CD}$ |
| 2901CPCB | $39 \mathrm{CO1CP}$ | 2960DCB | 39C60C | 7C901-31LC | 39C01CL |
| 2901C/BQA | $39 \mathrm{CO1CDB}$ | 2960JC | 39C60J | 7C901-31PC | 39C01CP |
| 2901C/BUA | $39 \mathrm{C01CLB}$ | 2960JCB | 39C60J | 7C901-32DMB | $39 \mathrm{C01CDB}$ |
| 2901C/BUC | $39 \mathrm{CO1CLB}$ | 2960LC | 39C60L | 7C901-32LMB | 39C01CLB |
| $29 \mathrm{C01}$ | $39 \mathrm{CO1C}$ | 2960PC | $39 \mathrm{C60P}$ | 7C901-23 | 39C01D |
| 29C01DC | $39 \mathrm{CO1CD}$ | 2960PCB | 39C60P | 7C901-23DC | 39C01DD |
| 29C01DCB | $39 \mathrm{C01CD}$ | 2960/BXC | $39 \mathrm{C60CB}$ | 7C901-23LC | 39C01DL |
| 29C01PC | 39C01CP | 2960/BUC | 39C60LB | 7C901-23PC | 39C01DP |
| 29C01PCB | $39 \mathrm{CO1CP}$ | 29C60 | 39 C 60 | 7C901-27DMB | 39C01DDB |
| 29C01/BQA | $39 \mathrm{C01CDB}$ | 29C60DC | 39 C 60 C | 7C901-27LMB | 39C01DLB |
| 29C01/BUA | 39C01CLB | 29C60DCB | 39C60C | $7 \mathrm{C910}$ | 39 C 10 B |
| 29C01-1 | 39C01C | 29C60JC | 39C60J | 7C910-90 | $39 \mathrm{C10B}$ |
| 29C01-1DC | 39C01CD | 29C60LC | $39 \mathrm{C60} \mathrm{~L}$ | 7C910-99 | 39C10B |
| 29C01-1DCB | $39 \mathrm{CO1CD}$ | 29C60LCB | $39 \mathrm{C60}$ L | 2910A | 39C10B |
| 29C01-1PC | 39C01CP | 2960-1 | 39C60-1 | 2910ADC | 39C10BD |
| 29C01-1PCB | 39C01CP | 2960-1DC | 39C60-1C | 2910AJC | 39 C 10 BJ |
| 2903 | 39C03A | 2960-1DCB | 39C60-1C | 2910ALC | 39C10BL |
| 2903A | 39C03A | 2960-1JC | 39C60-1J | 2910APC | 39C10BP |
| 2903ADC | 39C03AC | 2960-1JCB | 39C60-1J | 2910ADMB | 39C10BDB |
| 2903ADCB | 39C03AC | 2960-1LC | 39C60-1L | 2910ALMB | 39C108LB |
| 2903ALC | 39C03AL | 2960-1PC | 39C60-1P | 7C910-50 | 39 C 10 B |
| 2903ADMB | $39 \mathrm{CO3ACB}$ | 2960-1PCB | 39C60-1P | 7C910-50DC | 39C10BD |
| 2903A/BXC | 39C03ACB | 2960-1/BXC | $39 \mathrm{C60-1} \mathrm{CB}$ | 7C910-50JC | $39 \mathrm{Cl10BJ}$ |
| 2903ALMB | 39C03ALB | 2960-1/BUC | 39C60-1LB | 7C910-50LC | 39C10BL |
| 2910 or -1 | 39C10B | 29C60-1 | 39C60-1 | 7C910-50PC | 39C10BP |
| 2910A | $39 \mathrm{C10B}$ | 29C60-1DC | 39C60-1C | 7C910-51DMB | 39C10BDB |
| 2910ADC | 39C108D | 29C60-1DCB | 39C60-1C | 7C910-51LMB | 39C10BLB |
| 2910ADCB | 39C10BD | 29C60-1JC | 39C60-1J | 7C910-40 | 39 Cl 10 C |
| 2910ALC | 39C10BL | 29C60-1LC | 39C60-1L | 7C910-40DC | 39 C 10 CD |
| 2910APC | 39C10BP | 29C60-1LCB | 39C60-1L | 7C910-40JC | $39 \mathrm{Cl0CJ}$ |
| 2910APCB | 39C108P | 29C60-1PC | 39C60-1P | 7C910-40LC | 39 C 10 CL |
| 2910A/BQA | 39C108DB | 29C60-1PCB | 39C60-1P | $7 \mathrm{C} 910-40 \mathrm{PC}$ | 39C10CP |
| 2910A/BUC | 39C10BLB | 29C60-1/BXC | 39C60-1CB | 7C910-46DMB | 39 Cl 10 CDB |
| 29C10A | 39 C 10 B | 2960A | 39C60A | 7C910-46LMB | 39C10CLB |
| 29C10ADC | 39 C 10 BD | 2960ADC | 39C60AC | $7 \mathrm{C9101}$ | 49C402 |
| 29C10AJC | 39C10BJ | 2960ADCB | 39C60AC |  |  |
| 29C10AJCB | 39C10BJ | 2960AJC | 39C60AJ |  |  |
| 29C10ALC | 39 C 10 BL | 2960ALC | 39C60AL |  |  |
| 29C10APC | 39C10BP | 2960APC | 39C60AP |  |  |
| 29C10APCB | 39 C 10 BP | $29604 P C B$ | 39C60AP |  |  |
| 29C10A/BQA | 39 C 10 BDB | 29C60A | 39C60A |  |  |
| 29C10A/BUA | 39 Cl 10 BLB | 29C60ADC | 39C60AC |  |  |
| 29C10A-1 | $39 \mathrm{Cl10C}$ | 29C60ADCB | 39C60AC |  |  |
| $29 \mathrm{C} 10 \mathrm{~A}-1 \mathrm{DC}$ | 39 C 10 CD | 29C60AJC | 39C60AJ |  |  |
| 29C10A-1DCB | $39 \mathrm{C10CD}$ | 29C60ALC | 39C60AL |  |  |
| 29C10A-1JC | 39C10CJ | 29C60ALCB | 39C60AL |  |  |
| 29C10A-1JCB | 39 C 10 CJ | 29C60APC | 39C60AP |  |  |
| 29C10A-1PC | 39 C 10 CP | 29C60APCB | 39C60AP |  |  |
| $29 \mathrm{Cl0A}-1 \mathrm{PCB}$ | 39C10CP | 29C60A/BXC | 39C60ACB |  |  |
| 29 C 101 | $49 \mathrm{C402}$ | 29C60A/BUA | 39C60ALB |  |  |
| $29 \mathrm{C111}$ | 49 C 410 |  |  |  |  |

## NOTES:

1. Bold text indicates a functional equivalent.
2. Plain text indicates a plug-in replacement.

## DATA CONVERSION CROSS REFERENCE GUIDE

Integrated Device Technology.Inc.

| TRW | IDT | PARAMETERS |
| :---: | :---: | :---: |
| TDC1018B7C | IDT75C18S125D | VDAC, Single 8-bit, CERDIP, Comm'I Temp Range |
| TDC1018B7G | IDT75C18S125D | VDAC, Single 8-bit, CERDIP, Comm'I w/ Burn-in |
| TDC1018C3C | IDT5C18S125L | VDAC, Single 8 -bit, LCC, Comm'I Temp Range |
| TDC1018C3G | IDT75C18S125L | VDAC, Single 8-bit, LCC, Comm'I w/ Burn-in |
| TDC1018J7C | IDT75C18S125D | VDAC, Single 8 -bit, Sidebraze, Comm'l Temp Range |
| TDC1018J7G | IDT75C18S125D | VDAC, Single 8 -bit, Sidebraze, Comm'l w/ Burn-in |
| TDC1048J6C | IDT75C48S20D | Flash ADC, $1 / 2 \mathrm{LSB}$, Sidebraze, Comm'l Temp Range |
| TDC1048J6G | IDT75C48S20D | Flash ADC, 1/2 LSB, Sidebraze, Comm'l w/ Burn-in |
| TDC1048J6F | IDT75C48S20M | Flash ADC, 1/2 LSB, Sidebraze, Extended Temp Range |
| TDC1048J6A | IDT75C48S20M | Flash ADC, 1/2 LSB, Sidebraze, Extended, High-Rel |
| TDC1048J6V | IDT75C48S20DB | Flash ADC, 1/2 LSB, Sidebraze, M1L-883 |
| TDC1048C3C | IDT75C48S20L | Flash ADC, 1/2 LSB, LCC, Comm'l Temp Range |
| TDC1048C3G | 1DT75C48S20L | Flash ADC, 1/2 LSB, LCC, Comm'l w/ Bum-in |
| TDC1048C3F | IDT75C48S20LM | Flash ADC, 1/2 LSB, LCC, Extended Temp Range |
| TDC1048C3A | IDT75C48S20LM | Flash ADC, $1 / 2$ LSB, LCC, Extended, High-Rel |
| TDC1048C3V | IDT5C48S20LB | Flash ADC, 1/2 LSB, LCC, MIL-883 |
| TDC1048B6C | IDT75C48S20D | Flash ADC, $1 / 2$ LSB, CERDIP, Comm'l Temp Range |
| TDC1048B6G | 1DT75C48S20D | Flash ADC, 1/2 LSB, CERDIP, Comm'I w/ Burn-in |
| TDC1048N6C | IDT75C48S20P | Flash ADC, 1/2 LSB, Plastic, Comm'l Temp Range |
| TDC1318B5C | IDT75MB38P | VDAC, Triple 8 -bit, CERDIP, Comm'l Temp Range |
| TDC1318B5G | IDT75MB38P | VDAC, Triple 8-bit, CERDIP, Comm'l w/ Burn-in |
| TDC1318J5C | ID75MB38P | VDAC, Triple 8-bit, Sidebraze, Comm'I Temp Range |
| TDC1318J5G | ID775MB38P | VDAC, Triple 8-bit, Sidebraze, Comm'l w/ Burn-in |
| ANALOG DEVICES | IDT | PARAMETERS |
| AD9048JN | IDT75C48SB20P | Flash ADC, $3 / 4$ LSB, Plastic, Comm'I Temp Range |
| AD9048KN | IDT75C48S20P | Flash ADC, $1 / 2 \mathrm{LSB}$, Plastic, Comm'l Temp Range |
| AD9048SE | IDT75C48SB20LM | Flash ADC, $3 / 4 \mathrm{LSB}$, LCC, Extended Temp Range |
| AD9048SQ | IDT75C48SB20DM | Flash ADC, $3 / 4$ LSB, Sidebraze, Extended Temp Range |
| AD9048TQ | IDT75C48S20DM | Flash ADC, $1 / 2$ LSB, Sidebraze, Extended Temp Range |
| DATEL | IDT | PARAMETERS |
| ADC304 | IDT75C48S20P | Flash ADC, $1 / 2$ LSB, Plastic, Comm' Temp Range |
| SONY | IDT | PARAMETERS |
| CXA1096P | IDT75C48S20P | Flash ADC, 1/2 LSB, Plastic, Comm'l Temp Range |
| BROOKTREE | IDT | PARAMETERS |
| BT108BC | IDT75C18S125D | VDAC, Single 8-bit, CERDIP, Comm'I Temp Range |
| BT109KC | IDT75MB38P | VDAC, Triple 8 -bit, CERDIP, Comm'l Temp Range |
| BT451KG125 | IDT75C451S125G | PaletteDAC ${ }^{\text {™ }}$. Triple 4-bit, PGA |
| BT451KG110 | IDT5C451S110G | PaletteDAC ${ }^{\text {M }}$, Triple 4-bit. PGA |
| BT451KG80 | IDT5C451S80G | PaletteDAC ${ }^{\text {TM }}$, Triple 4-bit, PGA |
| BT457KG125 | IDT75C457S125G | PaletteDAC ${ }^{\text {m/ }}$, Single 8-bit, PGA |
| BT457KG110 | IDT55C457S110G | PaletteDAC ${ }^{\text {™ }}$. Single 8 -bit, PGA |
| BT457KG80 | IDT75C457S80G | PaletteDAC ${ }^{\text {m/ }}$, Single 8-bit, PGA |
| BT458KG125 | IDT75C458S125G | PaletteDAC ${ }^{\text {TM }}$, Triple 8 -bit, PGA |
| BT458KG110 | IDT5C458S110G | PaletteDAC ${ }^{\text {TM }}$, Triple 8-bit, PGA |
| BT458KG80 | IDT75C458S80G | PaletteDAC ${ }^{\text {TM }}$, Triple 8-bit, PGA |
| BT458SG/883 | IDT75C458S110G | PaletteDAC ${ }^{\text {M }}$, Triple 8 -bit, PGA, 883 Compliant |
| AMD | IDT | PARAMETERS |
| AM81C458 | IDT75C458S110G | PaletteDAC ${ }^{\text {™ }}$, Triple 8-bit, PGA |
| HONEYWELL | IDT | PARAMETERS |
| HDAC10180 | IDT75C18S125D | VDAC, Single 8 -bit, CERDIP. Comm'l Temp Range |



| FUJITSU | IDT |
| :--- | :--- |
| MBM10490-15C | IDT10490S15D |
| MBM10490-25C | IDT10490S20D |
| MBM10494-12C | IDT1049410D |
| MBM100490-15C | IDT100490S15D |
| MBM100490-25C | IDT100490S20D. |
| MBM100494-12C | IDT100494S10D |
| HITACHI | IDT |
| HM10490-12 | IDT10490S12D |
| HM10490-15 | IDT10490S15D |
| HM10490-20 | IDT10490S20D |
| HM10494-10 | IDT1049410D |
| HM100490-15 | IDT100490S15D |
| HM100494-10 | IDT100490S20D |
| SARATOGA | IDT100494S10D |
| SSM10494-15 | IDT |
| SSM10494-20 | IDT10494S15D |
| SSM100494-15 | IDT10494S15D |
| SSM100494-20 | IDT100494S15D |

## SUBSYSTEMS CROSS REFERENCE GUIDE

| CYPRESS/MULTICHIP | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | ORG/PACKAGE |
| :---: | :---: | :---: | :---: |
| CYM1420HD-45C <br> CYM1420HD-45C <br> CYM1420HD-55C <br> CYM1420HD-55C <br> CYM1420HD-70C <br> CYM1420HD-70C <br> CYM1421HD-70C <br> CYM1421HD-70C <br> CYM1421HD-85C <br> CYM1421HD-85C <br> CYM1421HD-100C <br> CYM1421HD-100C | 8M824S45C <br> 8M824S45N <br> 8M824S55C <br> 8M824S45N <br> 8M824S60C <br> 8M824S60N <br> 8M824S70C <br> 8M824S70N <br> 8M824S85C <br> 8M824S85N <br> 8M824L100C <br> 8M824L100N |  | 1024K(128KX8) 32 PIN DIP |
| CYM1460PS-45C CYM1460PS-55C CYM1461PS-70C CYM1461PS-85C CYM1461PS-100C | 7MP4008S45S <br> 7MP4008S55S <br> 7MP4008S70S <br> 7MP4008L85S <br> 7MP4008L100S |  | $512 \mathrm{~K} \times 8$ 36 PIN SIP |
| CYM1610HD-XXX CYM1610HD-XXX CYM1610HD-XXX | 8M656S40C 8M656S50C 8M656S70C |  | $\begin{aligned} & 16 \mathrm{~K} \times 16 \\ & 40 \mathrm{PIN} \text { DIP } \end{aligned}$ |
| CYM1611HV-25C <br> CYM1611HV-35C <br> CYM1611HV-45C <br> CYM1611HV-55C | 7 MC 4005 S 25 CV <br> 7MC4005S35CV <br> 7 MC 4005 S 45 CV <br> 7 MC 4005 S 55 CV |  | $16 \mathrm{~K} \times 16$ 36 PIN DSIP |
| CYM1620HD-45C <br> CYM1620HD-55C <br> CYM1620HD-70C <br> CYM1620HD-70C | 8M624S45C <br> 8M624S50C <br> 8M624S60C <br> 8M624S70C |  | $64 \mathrm{~K} \times 16$ 28 PIN DIP |
| CYM1621HD-25C CYM1621HD-30C CYM1621HD-35C CYM1621HD-45C CYM1621HD-55C CYM1621HD-65C | 7M624S30C <br> 7M624S35C <br> 7M624S45C <br> 7M624S55C <br> 7M624S65C | 8M624,8MP624 | $\begin{aligned} & \hline 1024 \mathrm{~K}(64 \mathrm{~K} \times 16) \\ & (128 \mathrm{~K} \times 8) \\ & (256 \mathrm{~K} \times 4) \\ & 40 \text { PIN DIP } \end{aligned}$ |
| CYM1641HD-35C CYM1641HD-45C CYM1641HD-55C | 7M4016S35C 7M4016L45C 7M4016L55C |  | $\begin{aligned} & 256 \mathrm{~K} \times 16 \\ & 48 \text { PIN DIP } \end{aligned}$ |
| CYM1821PZ-25C <br> CYM1821PZ-30C <br> CYM1821PZ-35C <br> CYM1821PZ-45C |  | $\begin{aligned} & 7 \mathrm{MC4032S25CV} \\ & 7 \mathrm{MC4032S30CV} \\ & 7 \mathrm{MC4032S30CV} \\ & 7 \mathrm{MC4032S} 40 \mathrm{CV} \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \mathrm{KX} 32 \\ & 88 \text { PIN DSIP } \end{aligned}$ |
| CYM1822HV-25C <br> CYM1822HV-30C <br> CYM1822HV-35C <br> CYM1822HV-45C | 7MC4032S25CV <br> 7MC4032S30CV <br> 7MC4032S35CV <br> 7MC4032S45CV |  | 16 K X 32 88 PIN DSIP |
| CYM1830HD-45C CYM1830HD-55C CYM1830HD-70C | 7M4017S45C <br> 7M4017S55C <br> 7M4017S70C |  | $64 \mathrm{~K} \times 32$ 60 PIN DIP |


| DENSE PAC | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | ORG/PACKAGE |
| :---: | :---: | :---: | :---: |
| DPS 1024-XXX |  | 7M624 | $\begin{aligned} & 1024 \mathrm{~K}(256 \mathrm{KX} 4) \\ & (128 \mathrm{KX}) \\ & \text { (64KX16) } \\ & 42 \text { PIN DIP } \\ & \hline \end{aligned}$ |
| DPS1026-XXX |  | 7M624 | $1024 \mathrm{~K}(256 \mathrm{KX} 4)$ $(128 \mathrm{KX} 8)$ (64KX16) 40 PIN DIP |
| DPS1027-35C | 7M624S35C |  | $\begin{gathered} \hline 1024 \mathrm{~K}(256 \mathrm{KX} 4) \\ (128 \mathrm{KX} 8) \\ \text { (64KX16) } \\ 40 \text { PIN DIP } \\ \hline \end{gathered}$ |
| DPS16X5-XXX | 7MP564 |  | 64K(16KX5) 28 PIN SIP |
| DPS16X17-25 -35 -45 -55 | $7 M C 4005 S 25 C V$ $7 M C 4005 S 35 C V$ $7 M C 4005 S 45 C V$ $7 M C 4005 S 55 C V$ |  | $\begin{aligned} & 16 \mathrm{KX16} \\ & 36 \text { PIN DSIP } \end{aligned}$ |
| DPS257-XXX | 7M656 |  | 256K(16KX16) (32KX8) (64KX4) 40 PIN DIP |
| DPS32H8-XXX DPS40256-XXX DPS41257-XXX | $\begin{aligned} & \hline \text { 7M856 } \\ & 8 \text { M856 } \\ & \hline \end{aligned}$ | 8M856 | 256K(32KX8) 28 PIN DIP |
| $\begin{array}{r} \hline \text { DPS41288-70 } \\ -85 \\ -100 \\ \hline \end{array}$ | 8M824S70C 8M824L85C, N 8M824L100C, N |  | $1024 \mathrm{~K}(128 \mathrm{~K} X 8)$ <br> 32 PIN DIP |
| $\begin{aligned} & \hline \text { DPS6432-55 } \\ & \text { DPS6432-70 } \end{aligned}$ | $\begin{aligned} & \text { 7M4017S55C } \\ & \text { 7M4017S70C } \\ & \hline \end{aligned}$ |  | $2048 \mathrm{~K}(64 \mathrm{~K} \times 32)$ 60 PIN DIP |
| DPS8645-XXX | 7MP456 |  | $256 \mathrm{~K}(64 \mathrm{KX} 4)$ <br> 28 PIN SIP |
| DPS8808-XXX | 7M864 |  | $64 \mathrm{~K}(8 \mathrm{KX} 8)$ 28 PIN DIP |
| EDI | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | ORG/PACKAGE |
| EDH816H64C-35CC <br> EDH816H64C-45CC <br> EDH816H64C-55CC <br> EDH816H64C-70CC <br> EDH816H64C-35CMHR <br> EDH816H64C-45CMHR <br> EDH816H64C-55CMHR <br> EDH816H64C-70CMHR | 7M624S35C <br> 7M624S45C <br> 7M624S55C <br> 7M624S65C <br> 7M624S35CB <br> 7M624S45CB <br> 7M624S55CB <br> 7M624S65CB | 7MB624, 8MP624 | $\begin{aligned} & 64 \mathrm{~K} \times 16 \\ & 40 \text { PIN DIP } \end{aligned}$ |
| $\begin{aligned} & \hline \text { EDI8M1664C60CC } \\ & \text { EDI8M1664C70CC } \\ & \text { EDI8M1664C85CC } \\ & \text { EDI8M1664C100CC } \\ & \text { EDI8M1664C70CB } \\ & \text { EDI8M1664C85CB } \\ & \text { EDI8M1664C100CB } \\ & \hline \end{aligned}$ | 8M624S60C <br> 8M624S70C <br> 8M624S70C <br> 8M624S70C <br> 8M624S70CB <br> 8M624S85CB <br> 8M624S100CB | $\cdots$ | $64 \mathrm{~K} \times 16$ 40 PIN DIP JEDEC PIN-OUT |
| EDI8M8128C60CC EDI8M8128C70CC ED18M8128C80CC EDI8M8128C90CC EDI8M8128C100CC EDI8M8128C120CC | 8M824S50C <br> 8M824S50C <br> 8M824S50C <br> 8M824S50C <br> 8M824S50C <br> 8M824S50C | 8M824SXXN, 8MP824S | $\begin{aligned} & 1024 \mathrm{~K}(128 \mathrm{~K} \times 8) \\ & 32 \text { PIN DIP } \end{aligned}$ |


| EDI | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | ORG/PACKAGE |
| :---: | :---: | :---: | :---: |
| EDI8M8128C150CC EDI8M8128C70CB EDI8M8128C80CB EDI8M8128C90CB EDI8M8128C100CB EDI8M8128C120CB EDI8M8128C150CB | 8M824S50C 8M824S70CB 8M824S70CB 8M824S85CB 8M824S100CB 8M824S100CB 8M824S100CB |  |  |
| EDI8M8128P90CC <br> EDI8M8128P100CC <br> EDI8M8128P120CC <br> EDI8M8128P150CC <br> EDI8M8128P90CB <br> EDI8M8128P100CB <br> EDI8M8128P120CB <br> ED18M8128P150CB | $\begin{aligned} & \text { 8M824L70C } \\ & \text { 8M824L70C } \\ & \text { 8M824L70C } \\ & \text { 8M824L70C } \end{aligned}$ | 8M824LXXN,8MP824LXXS <br> 8M824, 8MP824 | 1024K(128KX8) 32 PIN DIP LOW POWER |
| $\begin{aligned} & \text { EDH816H64C-55 } \\ & \text { EDH816H64C-70 } \end{aligned}$ | $\begin{aligned} & \hline \text { 7M624S55CB } \\ & 7 \mathrm{M} 624 \mathrm{~S} 65 \mathrm{CB} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} \hline 1024 \mathrm{~K}(128 \mathrm{KXB}) \\ 40 \mathrm{PIN} \text { DIP } \\ \hline \end{array}$ |
| EDH816H16C-25CC-Z EDH816H16C-35CC-Z EDH816H16C-45CC-Z |  | 7M656L, 8M656 | $16 \mathrm{~K} \times 16$ 36 PIN ZIP |
| EDH816H16C-25 <br> EDH816H16C-35 <br> EDH816H16C-45 <br> EDH816H16C-55 | 7MC4005S25CV <br> 7 MC 4005 S 35 CV <br> 7MC4005S45CV <br> 7MC4005S55C |  | $\begin{aligned} & 16 \mathrm{~K} \times 16 \\ & 36 \text { PIN DSIP } \end{aligned}$ |
| EDI8M864C60CC EDI8M864C70CC EDI8M864C80CC EDI8M864C90CC EDI8M864C100CC ED18M864C120CC EDI8M864C150CC EDI8M864C70CB EDI8M864C80CB EDI8M864C90CB EDI8M864C100CB EDI8M864C120CB EDI8M864C150CB | 7M812S55C <br> 7M812S55C <br> 7M812S55C <br> 7M812S55C <br> 7M812S55 <br> 7M812S55C <br> 7M812S55C <br> 7M812S65CB <br> 7M812S65CB <br> 7M812S85CB <br> 7M812S100CB <br> 7M812S100CB <br> 7M812S100CB |  | 64K X 8 32 PIN DIP |
| $\begin{aligned} & \text { EDH8832HC-45CMHR } \\ & \text { EDH8832HC-45CMHR } \end{aligned}$ | $\begin{aligned} & 7 \mathrm{M} 856 \mathrm{~S} 45 \mathrm{CB} \\ & 7 \mathrm{M} 856 \mathrm{~S} 5 \mathrm{CB} \\ & \hline \end{aligned}$ | 8M856L | $\begin{aligned} & 32 \mathrm{~K} \times 8 \\ & 28 \text { PIN DIP } \\ & \hline \end{aligned}$ |
| EDH84H64C-35CC-D3 <br> EDH84H64C-45CC-D3 <br> EDH84H64C-55CC-D3 <br> EDH84H64C-35CMHR-D3 <br> EDH84H64C-35CMHR-D3 <br> EDH84H64C-35CMHR-D3 <br> EDH84H64C-35CMHR-D3 |  | 7MP456 | $64 \mathrm{~K} \times 4$ 24 PIN DIP |
| EDH84H64C-35CC-S EDH84H64C-45CC-S <br> EDH84H64C-55CC-S | $\begin{aligned} & \text { 7MP456S35S } \\ & \text { 7MP456S45S } \\ & \text { 7MP456S55S } \\ & \hline \end{aligned}$ |  | $64 \mathrm{~K} \times 4$ 28 PIN SIP |
| $\begin{aligned} & \text { EDH81H256C-55 } \\ & \text { EDH81H256C-70 } \\ & \hline \end{aligned}$ | 7MC156S55CS 7MC156S70CS | 7MP156 | $\begin{aligned} & 256 \mathrm{~K}(256 \mathrm{KX1}) \\ & 28 \mathrm{PIN} \text { SIP } \\ & \hline \end{aligned}$ |
| EDH8808HC-55 <br> EDH8808HC-70 <br> EDH8808A-10 <br> EDH8808A-12 <br> EDH8088A-15 <br> EDH8808C-10 <br> EDH8808C-12 <br> EDH8808C-15 <br> EDH8808CL-20 | 7M864L85CB <br> 7M864L120CB <br> 7M864L150CB <br> 8M864L85CB <br> 8M864L120CB <br> 8M864L150CB <br> 8M864L150CB | $\begin{aligned} & \text { 8M864L55CB } \\ & \text { 8M864L75CB } \end{aligned}$ | $64 \mathrm{~K}(8 \mathrm{KX} 8)$ 28 PIN DIP |


| EDI. | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | ORG/PACKAGE |
| :---: | :---: | :---: | :---: |
| EDH8808CL-25 EDH8808AL-20 EDH8808AL-25 | 8M864L150CB 7M864L150CB 7M864L150CB |  |  |
| EDH8832C-12 <br> EDH8832C-15 <br> EDH8832C-20 <br> EDH8832C-12 <br> EDH8832C-15 <br> EDH8832C-20 <br> EDH8832HC-70 <br> EDH8832HC-85 <br> (see part number guide) | 8M856L85C 8M856L85C <br> 8M856L85C <br> 8M856L100CB <br> 8M856L100CB <br> 8M856L100CB <br> 7M856S65CB <br> 7M856S75CB |  | 256K(32KX8) 28 PIN DIP |
| MISC VENDORS | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | ORG/PACKAGE |
| AEP <br> AEPSS512K8-85 <br> AEPSS512K8-10 <br> AEPSS512K8-12 <br> AEPSS512K8-10SL <br> AEPSS512K8-12SL | 7MP4008S70S 7MP4008S70S 7MP4008L100S 7MP4008L100S | 7MP4008S70S | $\begin{aligned} & 512 \mathrm{~K} \times 8 \\ & 36 \mathrm{PIN} \text { SIP } \end{aligned}$ |
| HARRIS HM-8808, A |  | 7M134, 7M144 | $\begin{aligned} & 8 \mathrm{KX} \mathrm{X} 8 \\ & 28 \text { PIN DIP } \\ & \text { JEDEC } \\ & \hline \end{aligned}$ |
| HM-8816HB, H |  | 7M135, 7M145 | 16 KX 8 28 PIN DIP JEDEC |
| HM-92560 | . | 7M856, 8M656 | $\begin{aligned} & \hline 256 \mathrm{~K}(32 \mathrm{KX} 8) \\ & (16 \mathrm{~K} \times 16) \\ & \text { SYNCHRONOUS } \\ & 48 \text { PIN DIP } \\ & \hline \end{aligned}$ |
| HITACHI HM66204-120ns HM66204-150ns | $\begin{aligned} & 8 \mathrm{M} 824 \mathrm{~S} 50 \mathrm{C} \\ & 8 \mathrm{M} 824 \mathrm{~S} 50 \mathrm{C} \\ & \hline \end{aligned}$ | 8M824SXXN, 8MP824 | 128 KX 8 32 PIN DIP JEDEC |
| $\begin{aligned} & \text { HM62256P-8 } \\ & \text { HM62256P-10 } \\ & \text { HM62256P-12 } \\ & \hline \end{aligned}$ | 7M856S85C 7M856S85C 7M856S85C |  | $\begin{aligned} & 32 K \times 8 \\ & 28 \text { PIN DIP } \end{aligned}$ |
| $\begin{aligned} & \text { HM62256LP-8 } \\ & \text { HM62256LP-10 } \\ & \text { HM62256LP-12 } \end{aligned}$ | 8M856L85C 8M856L85C 8M856L85C |  | 32 KX 8 28 PIN DIP LOW POWER |
| INOVAS128K8-70C <br> S128K8-85C <br> S128K8-85M <br> S128K8-100M <br> S128K8-120M | 8M824S50C <br> 8M824S50C <br> 8 M 824 S 85 CB <br> 8M824S100CB <br> 8M824S100CB | 8M824SXXN, 8MP824 | 128 KX 8 32 PIN DIP JEDEC |
| S32K8-55C S32K8-70C S32K8-85C S32K8-70M S32K8-85M S32K8-100M | 7M856S50C <br> 7M856S70C <br> 7M856S85C <br> 7M856S65CB <br> 7M856S75CB <br> 7M856S90CB | 8M856L <br> 8M856LXXCB | 32K X 8 28 PIN DIP JEDEC |
| MARCONI SF63000 | 7M4016 | 7MP4008 | 1 MEG (256K X 16) (512K X 8) 48 PIN DIP |
| MICROELECTRONICS MS12808 (100ns) MS12808 (120ns) MS12808 (150ns) | 8M824S50C <br> 8M824S50C <br> 8M824S50C | 8M824SXXN, 8MP824 | 128 KX 8 32 PIN DIP JEDEC |


| MISC VENDORS | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | ORG/PACKAGE |
| :---: | :---: | :---: | :---: |
| 'MITSUBISHI MH12808TNA (100ns) MH12808TNA (120ns) | $\begin{array}{r} 8 \mathrm{M} 824 \mathrm{~S} 50 \mathrm{C} \\ 8 \mathrm{M} 824 \mathrm{~S} 50 \mathrm{C} \\ \hline \end{array}$ | 8M824SXXN, 8MP824 | $\begin{aligned} & 128 \mathrm{~K} \times 8 \\ & 32 \text { PIN DIP } \end{aligned}$ |
| MH51208S1N (70ns) MH51208S1N (85ns) MH51208S1N (100ns) MH51208S1N (120ns) | $\begin{aligned} & \text { 7MP4008S70C } \\ & \text { 7MP4008S70C } \\ & \text { 7MP4008S70C } \\ & \text { 7MP4008S70C } \\ & \hline \end{aligned}$ |  | $512 \mathrm{~K} \times 8$ 64 PIN SIP |
| MOSAIC MS1256CS (25ns) MS1256CS (35ns) |  | 7MP156, 7MC156 | 256K X 1 <br> 25 PIN SIP |
| MS8128SC | 8M824 |  | $\begin{aligned} & 128 \mathrm{KX} 8 \\ & 32 \mathrm{PIN} \text { DIP } \\ & \hline \end{aligned}$ |
| MOSEL <br> MS88128 (100ns) <br> MS88128 (120ns) <br> MS88128 (150ns) | 8M824S50C <br> 8M824S50C <br> 8M824S50C | 8M824SXXN, 8MP824 | $128 \mathrm{~K} \times 8$ <br> 32 PIN DIP |
| $\begin{array}{\|rr\|} \hline \text { NEC } & \\ & M C-120 \\ \hline \end{array}$ | 8M824S50C | 8M824SXXN, 8MP824 | $\begin{aligned} & 128 \mathrm{~K} \mathrm{X} 8 \\ & 32 \text { PIN DIP } \\ & \hline \end{aligned}$ |
| SARATOGA SSMM91256 (20ns) SSMM91256 (25ns) SSMM91256 (30ns) SSMM91256 (35ns) |  | 7M856 | $256 \mathrm{~K}(32 \mathrm{~K} \times 8)$ <br> 38 PIN ZIP |
| SSMM91257, 258, 259 |  | $\begin{aligned} & \text { 7M656, 8M656, 8MP656 } \\ & \text { 7MC4005 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 256 \mathrm{~K}(16 \mathrm{~K} \times 16) \\ & 38 \mathrm{PIN} \text { ZIP } \end{aligned}$ |
| SSMM91512, 513, 514 |  | 7MC4032 | $\begin{aligned} & 512 \mathrm{~K}(16 \mathrm{~K} \times 32) \\ & 60 \mathrm{PIN} \text { ZIP } \end{aligned}$ |
| $\begin{array}{\|c\|} \hline \text { VALTRONIC } \\ x \times X \text { (120ns) } \\ \hline \end{array}$ | 7M85685C |  | $\begin{aligned} & 32 \mathrm{~K} \times 8 \\ & 28 \text { PIN DIP } \end{aligned}$ |
| VITAREL <br> VMS10A24 (100ns) <br> VMS10A24 (150ns) <br> VMS10A24 (200ns) | 8M824S50C 8M824S50C 8M824S50C | 8M824SXXN, 8MP824 <br> 7M624, 7MB624, <br> 8M624, 8MP624 | $\begin{aligned} & (64 \mathrm{~K} \times 16) \\ & (128 \mathrm{~K} \times 8) \\ & (64 \mathrm{~K} \times 8) \\ & 40 \text { PIN DIP } \\ & \hline \end{aligned}$ |
| VMS32K8 (45ns) VMS32K8 (55ns) VMS32K8 (70ns) | 7M856S45C <br> 7M856S50C <br> 7M856S70C | 8M856L | $32 \mathrm{~K} \times 8$ <br> 28 PIN DIP |
| VMS128K8M (55ns) VMS128K8M (60ns) | $\begin{aligned} & 8 \mathrm{M} 824 \mathrm{~S} 50 \mathrm{C} \\ & 8 \mathrm{M} 824 \mathrm{~S} 50 \mathrm{C} \end{aligned}$ | 8M824SXXN, 8MP824 | 128 KX 8 <br> 32 PIN DIP |
| $\begin{array}{\|l\|} \hline \text { ZYREL } \\ \text { Z108-10 } \\ \text { Z108-15 } \\ \text { Z108L-10 } \\ \text { Z108L-15 } \end{array}$ | 8M824S50C <br> 8M824S50C <br> 8M824L60C <br> 8M824L60C | 8M824SXXN, 8MP824 <br> 8M824LXXN. 8MP824L | 1 MEG (128KX 8) 32 PIN DIP <br> (LOW POWER) |

## Product Selector and Cross Reference Guides

## Technology/Capabilities

Quality and Reliability
Static RAMs
Multi-Port RAMs
FIFO Memories
Digital Signal Processing (DSP)
Bit-Slice Microprocessor Devices (MilCROSLICE ${ }^{\text {TM }}$ ) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Application and Technical Notes
Package Diagram Outlines

## IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the 80's and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS 2K $\times 8$ static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CEMOS ${ }^{\text {TM }}$ technology, a twin-well dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, our product strategy has been to apply the advantages of our extremely fast CEMOS technology to produce the integrated circuit elements required to implement highperformance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of our innovative product designs offer higher levels of integration, advanced architectures, higher density packaging, and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an ever-expanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-the-art technology and advanced products to providing the highest level
of customer service and satisfaction in the industry. Producing products to exacting quality standards that provide excellent, longterm reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these highquality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive and courteous service.

IDT's product families are available in both commercial and military grades: As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance static RAMs, Specialty memories, ECL I/O RAMs, logic, DSP, Microprocessors (RISC and MICROSLICE ${ }^{\text {TM }}$ bit-slice products), data conversion devices, and modular subsystem assemblies complement each other to provide high-speed CMOS solutions to a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufactuer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families and additional product lines will be introduced. Contact your IDT field representative or factory marketing to determine the latest product offerings. If you're building state-of-the-art equipment, IDT may be able to solve some of your design problems.

## IDT MILITARY AND DESC-SMD PROGRAM

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance static RAMs, Logic, DSP, Microprocessor, Data Conversion and Modular Subsystem product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Each product line offers products which are fully compliant to the latest revision of MIL-STD-883. In addition, IDT offers radiation tolerant, as well as enhanced, products.

IDT has an active program to have a Defense Electronic Supply Center (DESC) listing for Standard Military Drawings (SMD) of its products. The SMD program allows standardization of militarized
products and reduction of the proliferation of nonstandard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has 64 devices which are listed or pending listing. The devices are from IDT's SRAM, Logic, DSP, Microprocessor and Data Conversion Product Lines. IDT expects to add another 75 devices to the SMD program. Users should contact either IDT or DESC for current status of products in the SMD program.

| SMD |  | SMD |  |
| :---: | :---: | :---: | :---: |
| SRAM | IDT | LOGIC | IDT |
| 84036 | 6116 | 5962-87630 | 54FCT244/A |
| 5962-88740 | 6116LA | 5962-87629 | 54FCT245/A |
| 84132 | 6167 | 5962-86862 | 54FCT299/A |
| 5962-86015 | 7187 | 5962-87644 | 54FСТ373/A |
| 5962-86859 | 6198/7198/7188 | 5962-87628 | 54FCT374/A |
| 5962-86705 | 6168 | 5962-87627 | 54FCT377/A |
| 5962-85525 | 7164 | 5962-87654 | 54FCT138/A |
| 5962-88552 | 71256 L | 5962-87655 | 54FCT240/A |
| 5962-88662 | 71256 S | 5962-87656 | 54FCT273/A |
| 5962-88611 | 71682 L | 5962-87704 | 54FCT861A/B |
| 5962-88681 | 71258 S | 5962-87667 | 54FCT827A/B |
| 5962-88545 | 71258 L | 5962-88575 | 54FCT841A/B |
| 5962-88544 | 71257 L | 5962-88608 | 54FCT821A/B |
| 5962-88725 | 71257 S | 5962-88543 | 54FCT521/A |
| SMP | IDT | 5962-88639 | 54FCT573/A |
| 5962-86875 | 7130/7140 | 5962-88657 | 54FCT163/A |
| 5962-87002 | 7132/7142 | 5962-88674 | 54FCT825A/B |
| 5962-88610 | 7133S/7143S | 5962-88661 | 54FCT863A/B |
| 5962-88665 | 7133L7143L | 5962-88736 | 29FCT520A/B |
| SMP | IDT |  | 54FCT139/A |
|  |  |  | 54FCT533/A |
| 5962-87531 | 7201LA |  | 54FCT182/A |
| 5962-86873 | 7216 L |  | 54FCT645A/B |
| 5962-86846 | 72404 |  | 54FCT640A/B |
| 5962-87686 $5962-88669$ | 7217L |  | 54FCT534/A |
| 5962-88669 5962-89536 | $\begin{aligned} & 7203 \mathrm{~S} / 7204 \mathrm{~S} \\ & 72031 \pi 2041 \end{aligned}$ |  | 54FCT540/A |
| 5962-89536 | 7202 L |  | 54FCT541/A |
|  |  | MPR | IDT |
|  |  | 5962-87708 | 39 C 10 B \& C |
|  |  | 5962-88535 | $39 \mathrm{CO1}$ |
|  |  | 5962-88533 | 49C460A |
|  |  | 5962-88613 | 39C60A |
|  |  |  |  |
|  |  | DCP | IDT |
|  |  | 5962-88743 | 75C48S |
|  |  |  | 75 C 58 |
|  |  |  | 75C458 |

## RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiation hardened products for military/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices are able to survive in hostile radiation environments. In total dose, dose rate and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all of its products on these processes.

Total Dose radiation testing is performed in-house on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an ongoing research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

## IDT LEADING EDGE CEMOS TECHNOLOGY

## HIGH-PERFORMANCE CEMOS

CEMOS ${ }^{\text {TM }}$. (the " $E^{\text {" }}$ stands for enhanced) is a state-of-the-art proprietary CMOS technology initially developed and continually refined by IDT to be at the leading-edge of new high-speed CMOS processes. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL.

The company has been producing CEMOS products in large volume for over seven years. During this time, CEMOS technology
has been re-engineered and refined from the original 2.5 micron CEMOS I to the present CEMOS V direct step-on-wafer, dry etch process providing gate lengths as small as submicron (Figure 1). Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits.

CEMOS is a technology designed to optimize high-speed, lowpower and dense integration of advanced architecture VLSI and memory products.

|  | CEMOS 1 |  | EMOS |  |  | S III | CEMOS V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B | C |  | B |  |
| Year | 1981 | 1983 | 1984 | 1985 | 1986 | 1987 | 1988 |
| Drawn <br> Feature Size | $2.5 \mu$ | 1.7 $\mu$ | 1.5 $\mu$ | $1.5 \mu / 1.2 \mu$ | 1.3 $\mu$ | $1.2 \mu$ | $1.0 \mu$ |
| Leff | $1.3 \mu$ | $1.1 \mu$ | 0.9 $\mu$ | 0.9 $\mu$ | 0.9ر | $0.8 \mu$ | $0.6 \mu$ |
| Basic <br> Process | Dual Well <br> Oxide Isolated <br> Ion Implanted <br> Wet Etch <br> Projection <br> Aligned | Dry Etch Stepper Aligned |  |  |  |  |  |
| Enhancements |  |  | Shrink | Spacer | Silicide LDD BPSG | Shrink <br> BiCEMOS ${ }^{\text {™ }}$ <br> Multi-Layer <br> Metal | Process Tolerance $\pm 0.1 \mu$ |

CEMOS IV = CEMOS III - scaled process optimized for high-speed logic.

Figure 1.

## DUAL-WELL STRUCTURES

CEMOS is constructed using an advanced dual-well, or twinwell, process architecture (Figure 2) to optimize the overall characteristics of a high-performance CMOS process. CMOS processes using only "P-Wells" result in inferior P (or N ) channel transistors or compromised P/N channels. This compromise is largely eliminated by utilizing both a deep underlying main "well" (in this casea " P -Well" in " N -substrate") and by altering the doping profile nearer the surface of the P-channel transistor regions. The latter region becomes the " N -Well" of the dual-well process. This technique allows the fabrication of high-performance transistors in both polarities.
The industry now recognizes that the best combination of balanced capabilities is achieved using this dual-well approach. This construction technique supresses punch-through, minimizes junc-
tion capacitance and transistor body effects and allows extremely fast speeds. In addition, it significantly reduces soft errors induced by high-energy alpha particles in fine line geometry memory products.

## ELECTROSTATIC DISCHARGE (ESD) PROTECTION

Another traditional limitation associated with many MOS and bipolar products is electrostatic discharge induced failures. This problem has also been solved by a combination of IDT's CEMOS process and proper circuit design. All IDT products incorporate proprietary ESD protection circuitry on all inputs and outputs to ensure that they are insensitive to repeated application of ESD stress and do not exhibit the degradation found in other MOS or bipolar products which can eventually result in product failure.

IDT CEMOS Device Cross Section


Figure 2.

## ALPHA PARTICLES

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electronhole pairs in their wake.

The cause of alpha particles in well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 2 \& 3) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT's SRAMs; however, the specific technique used may vary and change from device generation to the next as the industry and IDT improve the alpha particle protection technology.

## LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 4). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from $10-20 \mathrm{~mA}$, IDT products inhibit latchup at trigger currents substantially greater than 700 mA .

## Built-In High Alpha Particle Immunity



Figure 3.

IDT CEMOS Latchup Suppression


Figure 4.

## SURFACE MOUNT TECHNOLOGY

To take full advantage of the low-power aspect of CMOS, and obtain two to three times the space savings, CMOS products should be used as SMDs (surface mount devices). However, most integrated circuits sold today are still packaged in the traditional DIP (dual in-line package) configuration and there is a tremendous support industry to handle thru-board assembly.

Determined to utilize CMOS advantages, IDT re-invented the DIP. This was accomplished by developing multilayered substrates (either co-fired ceramic or glass filled epoxy FR-4) with dual in-line (DIP) or single in-line (SIP) pins. An advanced IR (InfraRed) reflow and vapor phase reflow surface mount technology was also developed to produce the most reliable solder connections available.

Products that are to be interconnected to form larger electronic elements are electrically tested, environmentally screened, performance selected and then thermally matched to the appropriate ceramic or glass filled epoxy substrates. After modular assembly, the finished product is $100 \%$ re-tested to ensure that it completely performs to the specifications required.

As a result, IDT produces extraordinarily dense, high-speed combinations of monolithic ICs as complex subsystem modular assemblies. These modules convert SMDs to user-friendly DIPs/ SIPs providing customers with the density advantages of surface mount in a format compatible with their extensive, thru-board, assembly expertise.

## STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California - the heart of the "Silicon Valley." The company's operations are housed in five facilities totaling close to 400,000 square feet. These facilities incorporate all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test and administration. Inhouse capabilities incorporate scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic packaging, military and commercial testing, burn-in, life test and a full complement of environmental screening equipment.

IDT's 54,000 square foot Corporate Headquarters houses technology and product research and development. Teams equipped with state-of-the-art computerized design and analytical tools conduct the continuous research and development required to push CEMOS technology forward and to create future product lines. This facility contains a 10,000 square foot Class 10 (no more than 10 particles larger than 0.2 micron per cubic foot) wafer fabrication clean room used to produce the Microprocessor, DSP and Logic product families, as well as support R\&D.

Located adjacent to the headquarter facility, forming an IDT corporate campus, is a 100,000 square foot two-building complex that houses the DSP Division and Microprocessor product line. Design and product teams, along with administrative functions, are situated in these buildings.

A second small wafer fabrication area, used for research and development, is also located at this site. This facility houses its own design tools, laboratories, test and burn-in facilities and in-house plastic assembly.

IDT's Subsystem Division is housed in a third Santa Clara location, only a few blocks away from the other sites. This 37,000 square foot facility contains the development and product teams that produce IDT's FCT, AHCT, IDT39C800 logic families and modular assemblies. Included at this facility are a quick turnaround hermetic package assembly line and an advanced vapor phase reflow surface mounting module assembly area.

IDT's largest facility is located in Salinas, California, about an hour away from Santa Clara. This is the Static RAM Division's headquarters, a 100,000 square foot facility located on a 14 acre site. Constructed in 1985, this facility houses an ultra-modern 25,000 square foot high-volume wafer fabrication area measured
at Class 2-to-3 clean room conditions (a maximum of 2 to 3 particles per cubic foot of 0.2 micron or larger). Careful design and construction created a clean room environment far beyond the average of U.S. fab areas (Class 100), capable of producing large volumes of very high-density submicron geometry, fast static RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS static RAMs. This site has future expansion capabilities to accomodate a 250,000 square foot complex.

IDT's Packaging and Assembly Process Development teams are located at the Corporate Headquarters in Santa Clara. To keep pace with the development of new products and to enhance the IDT philosophy of "Innovation," these teams have ultra modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseal operations accomplished under Class 100 Laminar Flow Hoods.

Development of assembly materials, processes and equipment is accomplished in these two facilities under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing products to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA manufactured product while developing state-of-the-art surface mount technology, patterned after MIL-STD-883.

To extend these philosophies while maintaining strict control of our processes, IDT has acquired an operational Assembly and Test facility located in Penang, Malaysia. This facility has been upgraded to USA standards and is fully operational. As in the USA facility, all assemblies will be accomplished under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility will be manufactured to the quality control requirements of MIL-STD-883.
IDT's facilities total nearly 400,000 square feet of floor space and house three wafer fabrication clean rooms, four assembly lines, five test areas and four burn-in areas. All of these facilities are aimed at increasing our manufacturing productivity to supply ever larger volumes of high-performance, cost-effective leadership CMOS products.

## SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing-as opposed to being "tested-in" later-in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials and chemicals are subjected to careful inspections. Quality monitors; or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-M-38510.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for $100 \%$ screening. Routine quality conformance lot testing is performed as defined in MIL-STD-883, Methods 5004 and 5005.

For module assemblies, additional screening of the fully assembled substrates is performed to assure package integrity and
mechanical reliability. One-hundred percent electrical tests are performed on the finished module to ensure compliance with the defined "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

## SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD-883 on all IDT products and has supplied Class $S$ products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

## Product Selector and Cross Peirerence Cuides

Technology/Capabinies

## Quality and Reliability

## Static RAMS

Muitirport RaMs
FIFO Memories
Digizal Signal Processing (DSP)
BumSlice Microprocessor Devices (MICROSLICEm) and EDC
Reduced Instuction Set Computer (PISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Applicaution and Technical Notes
Package Diagram Outhnes

## IDT QUALITY CONFORMANCE PROGRAM

## A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic and modular assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-M-38510 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B monolithic hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for $100 \%$ screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all modular hermetic products are fully compliant with the MIL-STD-883 test procedures for electronic module assemblies on ceramic substrates.

Product flow and test procedures for all plastic and commercial hermetic products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for $100 \%$ screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

## SUMMARY

## MONOLITHIC HERMETIC PACKAGE PROCESSING FLOW ${ }^{(1)}$

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless othenwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better. Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.
2. Die-Sort Visual Inspection: Wafers are cut and separated and the individual die are $100 \%$ visually inspected to strict IDT defined internal criteria.
3. Die Shear Monitor: Toensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.
4. Wire Bond Monitor: Products samples are routinely subjected to a strength test per Method 2011, ConditionD, to ensure the integrity of the lead bond process.
5. Pre-Cap Visual: Before the completed package is sealed, $100 \%$ of the product is visually inspected to Method 2010, Condition B criteria.
6. Environmental Conditioning: $100 \%$ of the sealed product is subjected to environmental stress tests. These thermal and mechanical stress tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
7. Hermetic Testing: $100 \%$ of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
8. Pre-Burn-In Electrical Test: Each product is $100 \%$ electrically tested at an ambient temperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
9. Burn-In: $100 \%$ of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in to the same conditions as Military Grade devices.
10. Post-Burn-In Electrical: After burn-in, $100 \%$ of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
11. Mark: All product is marked with product type and lot code indentifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
12. Quality Conformance Tests: Samples of the Military Grade product which have been processed to the $100 \%$ screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

## NOTE:

1. For quality requirements beyond Class $B$ levels such as SEM analysis, $X$-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class $S$ screening or other customer specified screening flows, please contact your Integrated Device Technology sales representative.

## Monolithic Hermetic Package Processing Flow



SEE FINAL PROCESSING FLOW ON PAGE 3-3 FOR REMAINDER OF OPERATIONS AND NOTES

## Monolithic Hermetic Package Final Processing Flow



NOTES:

1. All screens are $100 \%$ unless otherwise noted.
2. All electrical test programs are per the applicable IDT test specification.
3. This hermeticity sample is performed after all lead finish operations.
4. If a lot fails the $5 \%$ PDA but is $\leq 10 \%$, the lot may be resubmitted to burn-in one time only to the same time and temperature conditions as first submission. The subsequent post burn-in electrical test at $+25^{\circ} \mathrm{C}$ will be performed to a PDA of $3 \%$.
5. IDT performs a $100 \%$ electrical test at $+25^{\circ} \mathrm{C}$ with a $2 \%$ PDA limit at this point to satisfy group A requirements, and considers this to be equivalent to the group A requirement of an LTPD of 2, with an accept number of 0 . If a lot fails the $2 \%$ PDA limit, it may be rescreened one time only to a tightened PDA limit of $1.5 \%$.
6. Q Quality sample inspection

## SUMMARY

## MONOLITHIC PLASTIC PACKAGE PROCESSING FLOW

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better. Topside silicon nitride passivation is applied to all wafers for better moisture barrier characteristics.
Wafers from each wafer fabrication area are subjected to scanning electron microscope analysis on a periodic basis.
2. Die-Sort Visual Inspection: Wafers are cut and separated and the individual die are $100 \%$ visually inspected to strict internal criteria.
3. Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests.
4. Wire Bond Monitor: Product samples are routinely subjected to wire bond pull tests to ensure the integrity of the lead bond process.
5. Pre-cap Visual: Before the package is molded, $100 \%$ of the product is visually inspected to criteria patterned after MIL-STD-883, Method 2010, Condition B.
6. Post Mold Cure: Plastic encapsulated devices are baked to insure an optimum plastic seal so as to enhance moisture barrier characteristics.
7. Pre-Burn-In Electrical: Each product is $100 \%$ electrically tested at an ambient temperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
8. Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in 16 hours at $+125^{\circ} \mathrm{C}$ (or equivalent), utilizing the same burn-in circuit conditions as the Military Grade product.
9. Post-Burn-In Electrical: After burn-in, 100\% of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimumtemperature extreme is tested periodically on an audit basis.
10. Mark: All product is marked with product type and lot code identifiers.
11. Quality Conformance Inspection: Samples of the plastic product which have been processed to $100 \%$ screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated the test methods are patterned after MIL-STD-883 criteria.


## SUMMARY

## MODULE ASSEMBLY HERMETIC PACKAGE PROCESSING FLOW ${ }^{(1)}$

Refer to the Module Assembly Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless othenwise stated.

## Components

1. Military Grade Class B monolithic microcircult products utilized in Module Assembly products are manufactured and screened in compliance with the applicable demanding criteria of MIL-STD-883. (See the Monolithic Hermetic Package Processing Flow diagram.)
2. Commerclal Grade monolithic microcircult products utilized in Module Assembly products differ from Military Grade only in the burn-in time and electrical test temperatures.
3. Passive components such as chip capacitors are obtained from qualified vendors to the applicable military and IDT specifications.

## Modules

1. Module Assembly: The active and passive components and substrates used in the assembly of modules must pass incoming inspection requirements. The components are then mounted onto the substrate using the reflow solder vapor phase technique.
2. Pre-Burn-In Electrical Test: Each module is $100 \%$ electrically tested at an ambient temperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
3. Burn-In: $100 \%$ of Military Grade module product is burned-In under the dynamic electrical conditions of Method 1015, Condition D, for $44 \pm 4$ hours at a $T_{A}$ of $+125^{\circ} \mathrm{C}$. Commercial Grade module products do not require burn-in.
4. Post-Burn-In Electrical: After burn-in, $100 \%$ of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
5. PDA Calculation: A PDA (Percent Defective Allowed) of $5 \%$ is imposed on all Military module products for the $25^{\circ} \mathrm{C}$ parameters after completion of burn-in.
6. Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliancy code letter.
7. Quality Conformance Tests: Samples of the Military Grade product which have been processed to $100 \%$ screening tests are routinely subjected to the Quality Conformance Inspection requirements of MIL-STD-883 applicable to Module Assembly products.
8. External Visual: Product is $100 \%$ visually inspected prior to shipment to the applicable criteria for modules as required by MIL-STD-883.

## NOTE:

1. For quality requirements beyond Class $B$ levels, such as SEM analysis, $X$-ray inspection, Particle Impact Noise Detection (PIND) test, Class $S$ screening or other customer specified screening flows, please contact your Integrated Device Technology sales representative.


SEE FINAL PROCESSING FLOW ON PAGE 3-8 FOR REMAINDER OF OPERATIONS AND NOTES

| Operation | MIL-STD-883 Test Method | Military Compliant | Commerclal |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Military Temp. Range | Commercial Temp. Range |
| Burn-In | $1015 / D$ at $+125^{\circ} \mathrm{C}$ Min. or Equivalent | $\begin{aligned} & 100 \% \\ & 44 \pm 4 \text { Hours } \end{aligned}$ | - . | - |
| Post Burn-in Electrical: Static (DC), Functional and Switching (AC) ${ }^{(2)}$ | IDT Spec. | $\begin{aligned} & 100 \% \\ & +25,-55 \& \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 100 \% \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 100 \% \\ & +70^{\circ} \mathrm{C} \end{aligned}$ |
| Percent Defective Allowed (PDA) ${ }^{(3)}$ | 5004 | 5\% | - | - |
| Group A Electrical: Static (DC), Functional and Switching (AC) ${ }^{(2)}$ | IDT Spec. | $\begin{aligned} & \text { Sample } \\ & -55 \&+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { Sample } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { Sample } \\ & +70^{\circ} \mathrm{C} \end{aligned}$ |
| Mark/Lead Straighten | IDT Spec. | 100\% | 100\% | 100\% |
| $+25^{\circ} \mathrm{C}$ Electrical ${ }^{(2)}$ | IDT Spec. | 100\% ${ }^{(4)}$ | 100\% | 100\% |
| Final Visual/Pack | IDT Spec. | 100\% | 100\% | 100\% |
| Quality Conformance Inspection | ( Note 5) | Yes | - | - |
| Quality Shipping Inspection (Visual/Plant Clearance) | IDT Spec. | Sample | Sample | Sample |

## NOTES:

1. All screens are $100 \%$ unless otherwise noted.
2. All electrical test programs are per the applicable IDT test specification.
3. If a lot fails the $5 \%$ PDA but is $\leq 10 \%$, the lot may be resubmitted to burn-in one time only to the same time and temperature conditions as first submission. The subsequent post burn-in electrical test at $+25^{\circ} \mathrm{C}$ will be performed to a PDA of $3 \%$.
4. IDT performs a $100 \%$ electrical test at $+25^{\circ} \mathrm{C}$ with a $5 \%$ PDA limit at this point to satisfy group A requirements, and considers this to be equivalent to the group A requirement of an LTPD of 5 , with an accept number of 1 . If a lot fails the $5 \%$ PDA limit, it may be rescreened one time only to a tightened PDA limit of $3 \%$.
5. IDT presently utilizes QCI tests patterned after method 5005. A new method for module products is under development by the military.
6. Q Quality sample inspection

## RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

## INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The lower power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiation-tolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

## THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS(SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts ( Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by devices in the system due to a pulse event, and is measured in RADS(SI) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latch-up can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is created either through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

| RADIATION <br> CATEGORY | PRIMARY <br> PARTICLE | SOURCE | EFFECT |
| :---: | :---: | :---: | :---: |
| Total Dose | Gamma | Space or <br> Nuclear <br> Event | Permanent |
| DoseRate | Photons | Nuclear <br> Event | Upset of Logic <br> State or <br> Latch-Up |
| SEU | Cosmic <br> Rays | Space | Temporary <br> Upset of <br> Logic State |
| Neutron | Neutrons | Nuclear |  |
| Event | Device Leakage <br> Due to Silicon <br> Lattice Damage |  |  |

Figure 1.

## DEVICE ENHANCEMENTS

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as error checking and correction (ECC) circuitry, since the occurrance of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU data has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

## RADIATION HARDNESS CATEGORIES

Radiation Enhanced ('RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only waters with sampled die that pass Total Dose level tests are assembled and used for orders (consult factory for more details on Total Dose sample testing).

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance, or radiation "hardness", as shown in Figure 2.

- Radiation Enhanced process uses Epi wafers and is ableto provide memory devices that are qualified by IDT's Total Dose test plan for levels of 10K RADs Total Dose [RADs/Si]. 'RE nonmemory devices are qualified by IDT's Total Dose test plan for levels of 30K RADs Total Dose [RADs (Si)]. Higher Total Dose levels are possible for more information contact IDT's Radiation Hardened Product Group.
- Radiation Tolerant process uses standard wafer material and is able to provide devices (memory and non-memory) that are qualified by IDTs Total Dose test plan to 10K RADs Total Dose [RADs (Si)].

| TYPE OF RADIATION | UNITS | MEMORY | PRODUCT TYPES MEMORY + LOGIC | LOGIC | $\begin{gathered} \text { IDT } \\ \text { PROCESS } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Total Dose | RADs (Si) <br> [Rate: 10K RADs (Si)/min.] | $\leq 6 \mathrm{~K}$ | $\leq 6 \mathrm{~K}$ | $\leq 15 K$ | Standard |
|  |  | $\geq 10 \mathrm{~K}$ | $\geq 10 \mathrm{~K}$ | $\geq 10 \mathrm{~K}$ | Tolerant |
|  |  | $\geq 10 K^{*}$ | $\geq 10 \mathrm{~K}^{*}$ | $\geq 30{ }^{*}$ | Enhanced |
| Dose Rate (Latchup) | RADs(Si)/sec. [pulse width $=50 \mathrm{~ns}$ ] | 1.0E8 |  |  | Standard |
|  |  | 1.0 E 8 |  |  | Tolerant |
|  |  | $>2.4 \mathrm{E} 10$ | $>2.4 \mathrm{E} 10$ $\ldots--$ No Latchup- | $>2.4 \mathrm{E} 10$ | Enhanced |

*Note: consult IDT's Radiation Hardened Product Group for higher Total Dose level considerations.

Figure 2.

Integrated Device Technology can provide radiation tolerant/ enhanced versions of any of its products. Consult IDT's Radiation Hardened Product Group for product availability/ordering information.

Please contact your local IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

## CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications. Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

## Procuct Selsctom and Crose hererene Culdes

## Technology/Copabilmes

## Quallity and fellability

## Static RAMs

MulifPon RAMS

FIFO Memonies

## Digital Signal Processing (DSP)

BitSice Microprocessor Devices (MCROSLICEM) and EDC
Beduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECl Products
Subsystems Modules
Application and Technical Notes

## Package Diagram Outlines

## SRAM INTRODUCTION

Integrated Device Technology is the major U.S. supplier of highperformance Static Random Access Memories. Leading edge CEMOS and BiCEMOS process technology, coupled with advanced design techniques, enables IDT to supply our military and commercial customers with production volumes of the industry's fastest SRAMs. IDT is committed to providing our customers with early access to innovative circuit designs, taking full advantage of this advanced process technology. This results in the broadest range of SRAM speeds, densities and organizations available in today's market.

Integrated with performance leadership at IDT is a commitment to provide our customers with a wide selection of SRAM organizations. $16 \mathrm{~K}, 64 \mathrm{~K}$ and 256 K devices are offered in $\times 1, \mathrm{x} 4$ and x 8 organizations. This year, these offerings will be expanded to include $x 16$ and $x 9$ devices, as well as 1 Megabit densities. To further match IDT SRAMs with system architectural needs, several devices are available with separate inputs and outputs, additional control features and functions.

Leadership products offered by IDT include BiCEMOS devices, incorporating both TTL and ECL compatible inputs and outputs, as well as CEMOS devices offering true CMOS I/O levels. These products confirm our charter to offer technology to system designers in its most friendly and usable form.

Cache is an area of strong emphasis for IDT. It is critical for RISC-based systems, and most microprocessors require caches since DRAM speeds have not kept up with microprocessor speeds.

IDT offers the largest Cache-Tag RAM in the industry, the 7174 ( $8 \mathrm{~K} \times 8$ ); and the fastest Cache-Tag RAM in the industry, the 6178 (4K x 4). IDT also has the most complete line of Data RAMs available anywhere. The 71586 with latched addresses is the industry's first specialty RAM intended for cache data storage.

Our fast standard RAMs with Output Enable are also used as Data RAMs, with specifications optimized for the fastest IDT79R3000 applications.

Our intensive and innovative process technology development effort has resulted in truly outstanding advances in deviceperformance. Over the past 7 years, as an example, our 2K x 8 SRAM has been redesigned in successively advanced CEMOS processes, progressing from $2 \mu$ geometries to less than $1 \mu$. This resulted in access time being improved by abouta factor of 10 , to the currently available 15 nanosecond devices. This continuing dedication to advancement will result in 1 Megabit CEMOS devices and 256 K bit BiCEMOS devices this year.

IDT's advanced SRAMs are available in a wide variety of packages, ranging from commercial surface mount through DIPs and LCCs to military flatpacks. This continually expanding package offering is in direct response to critical second-level interconnect issues confronting today's system designer. Our commitment to technology extends to advanced, cost-effective packaging techniques.

Both commercial and military versions of all IDT SRAMs are available. Our military devices are manufactured and processed strictly in conformance with all the administrative, processing and performance requirements of MIL-STD-883. Having anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As a leading supplier of military SRAMs, IDT provides performance and quality levels second to none. Our commercial products, in fact, share most processing steps with military devices.

IDT's continuing commitment to cutting edge technology and performance will assure the availability of SRAMs most compatible with the exacting needs of today's systems. Look to IDT SRAMs for performance, technology, quality and imaginative solutions to memory system problems.

## TABLE OF CONTENTS

## CONTENTS

Static RAMs
IDT 6167
IDT 7187
IDT 71257
IDT 6168
IDT 71681
IDT $71682 \quad$ x4
IDT 6177
IDT 6178
IDT 61970
IDT 7177
IDT 7178
IDT 6198
IDT 7188
IDT 7198
IDT 71981
IDT 71982
IDT 61592
IDT 61593
IDT 61594
IDT $61595 \quad \therefore \quad \times 4$
IDT 71598
IDT 61298
IDT 71258
IDT 71281
IDT 71282
IDT 7MP456
IDT 7MP564
IDT 7MC4018
IDT 8M824
IDT 8MP824
IDT 6116
IDT 7164
IDT 7165
IDT 71C65
IDT 7174
IDT 71564
IDT 71578
IDT 71256
IDT 7M812
IDT 7MP6025
IDT 8M856
IDT 7MP4008L
IDT 71583
IDT 7169
IDT 71259
IDT 71509
IDT 7M912
IDT 7186
IDT 8MP628
IDT 71502

OUTPUT
ORGANIZATION
$x 1$
$x 1$
$x 1$
$\times 4$
x4
$\times 4$
x4
x4
$\times 4$
$\times 4$
x4
$\times 4$
$\times 4$
$\times 4$
x4
$\times 4$
$\times 4$
$\times 4$
$\times 4$
$\times 4$
$\times 4$
$\times 4$
$x 4$
$\times 4$
$\times 5$
x6
$\times 8$
$\times 8$
$\times 8$
$x 8$
$x 8$
$\times 8$
$\times 8$
$\times 8$
x8
x 8
$x 8$
$\times 8$
$\times 8$
$\times 8$
$\times 8$
$\times 9$
$\times 9$
$\times 9$
x9
$\times 16$
$\times 16$
$\times 16$
16K (16K x 1) CMOS SRAM (Power Down) ..... S4-1
$64 \mathrm{~K}(64 \mathrm{~K} \times 1$ 1) CMOS SRAM (Power Down) ..... S4-11
256K (256K x 1) CMOS SRAM (Power Down) (14-74) ..... S4-19
16K (4K x 4) CMOS SRAM (Power Down) (14-74) ..... S4-28
16K (4K x 4) CMOS SRAM (Separate I/O-Output Follows Input at Write ) (14-36, 14-74) ..... S4-39
16K (4K x 4) CMOS SRAM (Separate I/O - Output High Z at Write) (14-36, 14-74) ..... S4-39
CMOS High-Speed Static RAM Cache-Tag (4K x 4) ..... S4-50
$16 \mathrm{~K}(4 \mathrm{~K} \times 4) \mathrm{CMOS}$ Cache-Tag SRAM (14-47) ..... S4-52
CMOS Static RAM With Output Enable $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ ..... S4-59
CMOS High-Speed Static RAM Cache-Tag 16 K ( $4 \mathrm{~K} \times 4$-Bit) ..... S4-65
High-Speed Static RAM Cache 16 K ( $4 \mathrm{~K} \times 4$-Bit) ..... S4-67
64 K (16K $\times 4$ ) CMOS SRAM (with Output Enable) (14-74) ..... S4-69
$64 \mathrm{~K}(16 \mathrm{~K} \times 4$ ) CMOS SRAM (Power Down) ..... S4-78
$64 \mathrm{~K}(16 \mathrm{~K} \times 4) \mathrm{CMOS}$ SRAM ( $2 \overline{\mathrm{CS}}$ and $\overline{\mathrm{OE}}$ ( $14-74$ ) ..... S4-86
$64 \mathrm{~K}(16 \mathrm{~K} \times 4$ ) CMOS SRAM (Separate I/O-Output Follows Input at Write) ..... S4-96
64K (16K x 4) CMOS SRAM (Separate I/O-Output High Z at Write) ..... S4-96
CMOS Synchronous Static RAM with Transparent Outputs 64 K ( $16 \mathrm{~K} \times 4$-Bit) ..... S4-106
CMOS Synchronous Static RAM with Output Registers 64K (16K $\times 4$-Bit) ..... S4-108
CMOS Synchronous Static RAM with Output Registers and $\overline{\mathrm{OE}}$ 64K (16K x 4-Bit) ..... S4-110
CMOS Synchronous Static RAM with Transparent Outputs and OE 64 K ( $16 \mathrm{~K} \times 4$-Bit) ..... S4-112
CMOS Static RAM with Latched Addresses 64 K ( $16 \mathrm{~K} \times 4$-Bit) ..... S4-114
256K ( $64 \mathrm{~K} \times 4$ ) CMOS SRAM (with Output Enable) (14-36) ..... S4-115
$256 \mathrm{~K}(64 \mathrm{~K} \times 4)$ CMOS SRAM (14-74) ..... S4-125
$256 \mathrm{~K}(64 \mathrm{~K} \times 4$ ) CMOS SRAM (Separate I/O-Output Follows input at Write) ..... S4-134
256K (64K x 4) CMOS SRAM (Separate I/O-Output High Z at Write) ..... S4-134
256K (64K x 4) CMOS SRAM (Plastic SIP) Module ..... S13-177
80 K (16K x 5) CMOS SRAM (Plastic SIP) Module ..... 13-29
$64 \mathrm{~K} \times 6$ CMOS Static RAM Ceramic SIP Module ..... S13-158
1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM Module ..... 13-107
1 Megabit (128K x 8) CMOS SRAM (Plastic SIP) Module ..... 13-86
$16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) CMOS SRAM (14-74) ..... S4-143
64K (8K x 8) CMOS SRAM (Power Down) (14-74) ..... S4-154
64K ( $8 \mathrm{~K} \times 8$ ) Resettable CMOS SRAM ..... S4-163
64K ( $8 \mathrm{~K} \times 8$ ) SRAM (Resettable CMOS I/O) ..... S4-172
$64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ CMOS Cache-Tag SRAM (14-47) ..... S4-181
CMOS Static RAM with Latched Addresses 64 K ( $8 \mathrm{~K} \times 8$-Bit) ..... S4-191
CMOS Static RAM with Exclusive-Or Latched Addresses 64 K ( $8 \mathrm{~K} \times 8$-Bit) ..... S4-192
( $32 \mathrm{~K} \times 8$ ) CMOS SRAM (Power Down) (14-74) ..... S4-193
$512 \mathrm{~K}(64 \mathrm{~K} \times 8$ ) CMOS SRAM Module ..... S13-17
512K (64K x 8) Synchronous SRAM (Plastic SIP) Module ..... S13-189
256K (32K x 8) Low-Power CMOS SRAM Module ..... 13-113
1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM (Plastic SIP) Module ..... S13-183
High-Speed Static RAM Organized as $32 \mathrm{~K} \times 8$ ..... S4-202
CMOS High-Speed Static RAM $8 \mathrm{~K} \times 9$ ..... S4-204
High-Speed Static RAM Organized as $32 \mathrm{~K} \times 9$ ..... S4-205
High-Speed Static RAM Organized as $32 \mathrm{~K} \times 9$ ..... S4-207
512K ( $64 \mathrm{~K} \times 9$ ) CMOS SRAM Module ..... S13-17
$64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ CMOS SRAM (Power Down) ..... S4-209
128K (8K x 16) CMOS SRAM (Plastic SIP) Module ..... S13-195
CMOS Static RAMS 64 K ( $4 \mathrm{~K} \times 16$-Bit) Registered RAM with SPC ${ }^{\text {™ }}$ ..... S4-218

## TABLE OF CONTENTS (CON'T.)

| CONTENTS |  |
| :--- | :---: |
| IDT 71586 | $\mathbf{x 1 6}$ |
| IDT 8M628 | $\mathbf{x 1 6}$ |
| IDT 7M656 | $\times 16$ |
| IDT 7MC4005 | $\mathbf{x 1 6}$ |
| IDT 8MP656 | $\times 16$ |
| IDT 8M656 | $\mathbf{x 1 6}$ |
| IDT 7MB4009 | $\mathbf{x 1 6}$ |
| IDT 8M612 | $\mathbf{x 1 6}$ |
| IDT 8MP612 | $\mathbf{x 1 6}$ |
| IDT 7M624 | $\times 16$ |
| IDT 8M624 | $\mathbf{x 1 6}$ |
| IDT 8MP624 | $\mathbf{x 1 6}$ |
| IDT 7M4016 | $\mathbf{x 1 6}$ |
| IDT 7M6001 | $\times 20$ |
| IDT 7MC4032 | $\times 32$ |
| IDT 7M4017 | $\times 32$ |
| IDT 7MB6039 | $\times 60$ |
| IDT 7MB6049 | $\times 60$ |
|  |  |
| IDT 7MB6044 | $\times 64$ |
| IDT 7MB6043 | $\times 64$ |
| IDT 7MB6051 | $\times 64$ |
|  |  |
| IDT 7MB6040 | $\times 64$ |
| IDT 7MB6042 | $\times 112$ |


|  | PAGE |
| :---: | :---: |
| CMOS Static RAMS $64 \mathrm{~K}(4 \mathrm{~K} \times 16-\mathrm{Bit})$ | S4-242 |
| $128 \mathrm{~K}(8 \mathrm{~K} \times 16)$ CMOS SRAM Module | 13-99 |
| 256K ( $16 \mathrm{~K} \times 16$ ) CMOS SRAM Module | S13-8 |
| 256 K (16K $\times 16$ ) CMOS Static RAM Ceramic Dual SIP Module | S13-152 |
| 256K (16K x 16) CMOS SRAM (Plastic SIP) Module | S13-195 |
| 256K (16K x 16) CMOS SRAM Module | 13-99 |
| 512K 2(16K x 16) CMOS Static RAM FR-4 DIP Module | S13-92 |
| 512K (32K x 16) CMOS SRAM Module | 13-92 |
| 512K (32K x 16) CMOS SRAM (Plastic SIP) Module | 13-74 |
| 1 Megabit (64K x 16) CMOS SRAM Module | S13-1 |
| 1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM Module | 13-92 |
| 1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic SIP) Module | 13-74 |
| 4 Megabit ( $256 \mathrm{~K} \times 16$ ) CMOS SRAM Module | S13-23 |
| Dual, Multiplexed 16K $\times 20$ SRAM Module | S13-35 |
| 512K (16K x 32) CMOS SRAM (Ceramic Dual SIP) Module | S13-164 |
| 2 Megabit (64K x 32) CMOS SRAM Module | S13-29 |
| Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU | S13-105 |
| Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) (S14-6) | S13-135 |
| Dual (4K x 64) Data/Instruction Cache Module for IDT79R3000 CPU | S13-133 |
| Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU | S13-131 |
| Dual ( $8 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) | S13-138 |
| Dual (16K x 64) Data/Instruction Cache Module For General CPUs | S13-111 |
| $8 \mathrm{~K} \times 112$ High-Speed Writable Control Store w/SPC ${ }^{\text {m }}$ | S13-117 |

# CMOS STATIC RAM 16K (16K x 1-BIT) 

## FEATURES:

- High-speed (equal access and cycle time)
- Military: 15/20/25/35/45/55/70/85/100ns (max.)
- Commercial: 12/15/20/25/35ns (max.)
- Low power consumption
- IDT6167SA

Active: 200 mW (typ.)
Standby:100 $\mu \mathrm{W}$ (typ.)

- IDT6167LA

Active: 150 mW (typ.)
Standby:10 WW (typ.)

- Battery backup operation-2V data retention voltage (IDT6167LA only)
- Available in 20-pin CERDIP and plastic DIP, 20-pin Flatpack or CERPACK, 20 -pin SOIC and 20 -pin leadless chip carrier
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates
- Separate data input and output
- Single 5V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-84132 is pending listing on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT6167 is a 16,384-bit high-speed static RAM organized as $16 \mathrm{~K} \times 1$. The part is fabricated using IDT's high-performance, highreliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.

Access times as fast as 12 ns are available with maximum power consumption of only 660 mW . The circuit also offers a reduced power standby mode. When $\overline{C S}$ goes high, the circuit will automatically go to, and remain in, a standby mode as long as CS remains high. In the standby mode, the device consumes less than $10 \mu \mathrm{~W}$, typically. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only $1 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and the output of the IDT6167 are TTL-compatible and operate from a single 5 V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT6167 is packaged in a space-saving 20-pin, 300 mil Plastic DIP or CERDIP, plastic 20-pin SOIC, 20-pin flatpack or CERPACK and 20 -pin leadless chip carrier, providing high boardlevel packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



LCC
TOP VIEW

## LOGIC SYMBOL



## PIN NAMES

| $A_{0}-A_{13}$ | Address Inputs | $D_{I N}$ | DATA $_{\text {IN }}$ |
| :--- | :--- | :--- | :--- |
| $\overline{C S}$ | Chip Select | $D_{\text {OUT }}$ | DATAout |
| $\overline{W E}$ | Write Enable | GND | Ground |
| $V_{\text {CC }}$ | Power |  |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than $20 n \mathrm{~ns}$.

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT6167SA |  |  | IDT6167LA |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. |  | MAX. | MIN. | TYP: ${ }^{(1)}$ | MAX. |  |
| ال\| | Input Leakage Current | $V_{C C}=$ Max., $\mathrm{V}_{\mathbb{I}}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| HLOI | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S=V_{\mathrm{IH}}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \mathrm{~V} \mathrm{CC},=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)} V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, \mathrm{~V}_{H C}=v_{C C}-0.2 \mathrm{~V}$


NOTES:

1. All values are maximum guaranteed values.
2. Also available: 85 ns and 100 ns Military devices
3. $f=f_{\text {MAX }}$ (All Inputs cycling at $f=1 / t_{\text {RC }}$ ). $f=0$ means no address control lines change.
4. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
5. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## DATA RETENTION CHARACTERISTICS

(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL. | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{V}_{\mathrm{cc}}$ @ | Vcc @ |  |  |
|  |  |  |  | 2.0 V | 3.0 V | 2.0 V | 3.0 V |  |
| $V_{\text {DR }}$ | $V_{c c}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $I_{\text {ccor }}$ | Data Retention Current | $\begin{array}{l\|c}  & \begin{array}{c} \text { MIL. } \\ \text { COM'L. } \\ \hline \mathrm{CS} \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{array} \quad . \end{array}$ |  |  | - | 0.5 | 1.0 | 200 | 300 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 0.5 | 1.0 | 20 | 30 |  |  |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselect to Data Retention Time |  |  | 0 |  |  |  |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{Rc}}{ }^{(2)}$ |  |  |  |  | ns |  |
| $\\| \mathrm{l} \mathrm{l}^{(3)}$ | Input Leakage Current |  |  | - |  |  |  |  | $\mu \mathrm{A}$ |  |

## NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V Cc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load


Figure 1. Output Load


Flgure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$ and $t_{W}$ )

[^0]
## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $6167 S A 12^{(1)}$ <br> MIN. MAX. | $\begin{aligned} & \text { 6167SA15 } \\ & 6167 \text { LA15 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | 6167SA20/256167LA20/25MIN. MAX. |  |  |  | $\begin{array}{\|l} \hline 6167 S A 55^{(2)} / 70^{(2)} \\ 6167 \text { LA55 }^{(2)} / 70^{(2)} \\ \text { MIN. } \quad \text { MAX. } \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 12 - | 15 | - | 20/25 | - | 35/45 | - | 55/70 | - | ns |
| ${ }^{\text {t }}{ }_{\text {AA }}$ | Address Access Time | - 12 | - | 15 | - | 20/25 | - | 35/45 | - | 55/70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - \% 12 | - | 15 | - | 20/25 | - | 35/45 | - | 55/70 | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Output Hold from Address Change | $3 \%$ - | 3 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {LZ }}$ | Chip Deselect to Output in Low $\mathrm{Z}^{(3)}$ | 3. $\times$ - | 3 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Chip Select to Output in High $Z^{(3)}$ | - 8 | - | 10 | - | 10 | - | 15/30 | - | 40 | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | \%\% - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{P D}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | $\bigcirc$ | - | 15 | - | 20/25 | - | 35 | - | 55/70 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only. Also available: 85 and 100 ns Military devices.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


NOTES:

1. WE is High for READ Cycle.
2. $\overline{C S}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $61$ | $\begin{aligned} & \text { 167SA12 }{ }^{(1)} \\ & \text { l. MAX. } \end{aligned}$ | 6167SA156167LA15MIN. MAX. |  | 6167SA20/25 6167LA20/25 MIN. MAX. |  | 6167SA35/45 ${ }^{(2)}$ 6167LA35/45 ${ }^{(2)}$ MIN. MAX. |  | $\begin{aligned} & \text { 6167SA55 }{ }^{(2)} / 70^{(2)}\left(6745^{(2)}\right. \\ & \text { 6167LA55 }{ }^{(2)} 70^{(2)} \\ & \text { MIN. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ c | Write Cycle Time | 12 | \% ${ }^{\text {\% }}$ | 15 | - | 20/20 | - | 30/45 | - | 55/70 | - | ns |
| $t_{\text {cw }}$ | Chip Select to End of Write | 12 | \% \% | 15 | - | 15/20 | - | 30/40 | - | 45/55 | - | ns |
| ${ }^{\text {t }}$ AW | Address Valid to End of Write | 12 | \% | 15 | - | 15/20 | - | 30/40 | - | 45/55 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time |  | \%. - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}$ \% | Write Pulse Width |  | \% - | 13 | - | 15/20 | - | 30 | - | 35/40 | - | ns |
| ${ }^{\text {wr }}$ | Write Recovery Time |  | \%. ${ }^{\text {\% }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Valid to End of Write | 10 \% | + | 10 | - | 12/15 | - | 17/20 | - | 25/30 | - | ns |
| ${ }^{\text {t }}{ }_{\text {d }}$ | Data Hold Time | 0\% | \% - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wz }}$ | Write Enable to Output in High $\mathbf{Z}^{(3)}$ | , | $\stackrel{6}{*}$ | - | 7 | - | 8 | - | 15/30 | - | 40 | ns |
| ${ }_{\text {tow }}$ | Output Active from End of Write ${ }^{(3)}$ | 0 \% | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only. Also available: 85 and 100 ns Military devices.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (要E CONTROLLED TIMING) ${ }^{(1,2,3)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 , ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,4)}$


NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\text {wA }}$ ) of a low $\overline{C S}$ and a low WE.
3. $t_{\text {WR }}$ is measured from the earlier of $\overline{C S}$ or WE going high to the end of the write cycle.
4. If the $\overline{C S}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).

## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS



Icc vs. Temperature


$I_{c C}$ vs. $t_{A A}$ ( $35 n s$ Device)

$I_{\text {sB }}$ vs. Supply Voltage


Icc vs. Supply Voltage

$I_{\text {sB }}$ vs. Temperature



## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS





## TRUTH TABLE

| MODE | $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | High Z | Standby |
| Read | L | H | DATA out | Active |
| Write | L | L | High Z | Active |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Unput Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is determined by device characterization and is not production tested.

## ORDERING INFORMATION




## FEATURES:

- High speed (equal access and cycle time)
- Military: 25/30/35/45/55/70/85ns (max.)
- Commercial: 15/20/25/30/35/45ns (max.)
- Low power consumption
- IDT7187S

Active: 300 mW (typ.)
Standby: 100 $\mu \mathrm{w}$ (typ.)

- IDT7187L

Active: 250 mW (typ.)
Standby: $30 \mu \mathrm{w}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- JEDEC standard high-density 22-pin plastic and hermetic DIP, 24-pin plastic SOIC, 22-pin and 28-pin leadless chip carrier and 24-pin flatpack and CERPACK
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Separate data input and output
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86015 is pending listing on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT7187 is a 65,536 -bit high-speed static RAM organized as $64 \mathrm{~K} \times 1$. It is fabricated using IDT's high-performance, high-reliability technology, CEMOS. Access times as fast as 15ns are available with maximum power consumption of 880 mW .

Both the standard ( S ) and low-power (L) versions of the IDT7187 provide two standby modes $-I_{\text {SB }}$ and $I_{\text {SB1 }}$. $I_{\text {SB }}$ provides low-power operation ( 358 mW max.); Isb1 provides ultra-low-power operation ( 5 mW max.). The low-power (L) version also provides the capability for data retention using battery backup. When using a 2 V battery, the circuit typically consumes only $30 \mu \mathrm{~W}$.

Ease of system design is achieved by the IDT7187 with full asynchronous operation, along with matching access and cycle times. The device is packaged in an industry standard 22-pin, 300 mil plastic or hermetic DIP, 24-pin plastic SOIC, 22- and 28 -pin leadless chip carriers, or 24-pin flatpack or CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## LOGIC SYMBOL



FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| lout | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {H }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{lL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT7187S |  |  | IDT7187L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|l|ll | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} \\ & C S=V_{I H}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ |  | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $V_{O L}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{lOH}^{\prime}=-4 \mathrm{~mA}, \mathrm{~V}_{C C}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

## DC ELECTRICALCHARACTERISTICS ${ }^{(1)}$

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 7187 S 15COM'L. MIL. | 7187S20COM'L.MIL. | $7187 S 25$ <br> 7187 L25 <br> COM'L.MIL. | $\begin{array}{\|l\|} \hline 7187 S 30 / 35 \\ 7187 L 30 / 35 \end{array}$ |  | $7187 S 45 / 55(3)$ <br> $7187 L 45 / 55^{(3)}$ |  | 7187570 <br> $7187 L 70$ | $7187 S 85$ <br> 7187L85 <br> COM'L.MIL. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | COM'L | MIL. | COM'L. | MIL. | COM'L. MIL. |  |  |
| $\mathrm{lcCl}^{\text {l }}$ | Operating Power Supply Current $\overline{C S}=V_{I L}$. Outputs Open $\mathrm{V}_{\mathrm{Cc}}=$ Max., $\mathrm{f}=\mathrm{o}^{(2)}$ | S | 135\% . | 120140 | 90105 | 90 | 105 | 90 | 105 | - . 105 | - 105 | mA |
|  |  | L |  | - - | 7085 | 70 | 85 | 70 | 85 | - 85 | - 85 |  |
| $\mathrm{I}_{\mathrm{CC2}}$ | Dynamic <br> Operating Current $\overline{C S}=V_{L L} .$ <br> Outputs Open, <br> $\mathrm{V}_{\mathrm{cc}}=$ Max., <br> $f=f_{\text {MAX }}{ }^{(2)}$ | S | -180\%... | $155 \quad 175$ | $120 \quad 130$ | 110 | 120 | 110 | 120 | - 120 | - 120 | mA |
|  |  | L | \% | - - | 100110 | 95/90 | 110/100 | 85 | 95 | - 90 | - 90 |  |
| $\mathrm{I}_{\mathrm{SB}}$ | Standby Power Supply Current (TTL Level) $\overrightarrow{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{H}}$. $V_{C c}=$ Max., Outputs Open $f=f_{\text {MAX }}{ }^{(2)}$ | S | 65 | 6065 | 5555 | 45 | 50 | 45 | 50 | - 50 | - 50 | mA |
|  |  | L |  | - - | $45 \quad 50$ | 40/35 | 45/40 | 30/25 | 35/30 | - 28 | - 28 |  |
| $\mathrm{I}_{\text {SB } 1}$ | Full Standby <br> Power Supply <br> Current (CMOS <br> Level) <br> $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}$. <br> $V_{C C}=M a x$., <br> $\mathrm{V}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{HC}}$ or <br> $V_{\text {IN }} \leq V_{L C}, f=0^{(2)}$ | S | $25$ | $20 \quad 25$ | $15 \quad 20$ | 15 | 20 | 15 | 20 | - 20 | - 20 |  |
|  |  | L | - - | - - | 0.31 .5 | 0.3 | 1.5 | 0.3 | 1.5 | - 1.5 | - 1.5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. $f=f_{\text {MAX }}$ (All inputs except Chip Select cycling at $f=1 / t_{R C}$ ) $f=0$ means no address or control lines change.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

DATA RETENTION CHARACTERISTICS
(LVersion Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP |  | MA |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} V_{c c} \\ 2.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} @ \\ \mathbf{3 . 0 V} \end{gathered}$ | $\begin{aligned} & V_{c c} \\ & 2.0 \mathrm{VC} \end{aligned}$ | $\begin{aligned} & \text { @ } \\ & \text { 3.0V } \end{aligned}$ |  |
| $V_{D R}$ | Vcc for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $l_{\text {ccor }}$ | Data Retention Current | MIL. COM'L.$\begin{aligned} & \overline{C S} \geq V_{H C} \\ & V_{I N} \geq V_{H C} \text { or } \leq V_{L C} \end{aligned}$ |  | - | 10 10 | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | 600 150 | $\begin{aligned} & 900 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - |  | - |  | ns |
| $\mathrm{ILI}^{(3)}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V $\mathrm{C}_{\mathrm{C}}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$ and $t_{o w}$ )

[^1]AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


NOTES:

1. WE is High for READ Cycle.
2. $\overline{C S}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2 .
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{array}{\|l\|} \hline 7187 S 15^{(1)} / 20 \\ \text { MIN. MAX. } \end{array}$ | $\begin{aligned} & \hline 7187525 / 30 \\ & 7187125 / 30 \end{aligned}$ |  | $\begin{aligned} & \text { 7187S35/45 } \\ & 7187 \mathrm{~L} 35 / 45 \end{aligned}$ |  | $\begin{aligned} & \hline 7187855^{(2)} \\ & 7187 \mathrm{~L} 55^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \hline 7187 S 70^{(2)} \\ & 7187 \mathrm{~L} 0^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 7187 \mathrm{~S} 85^{(2)} \\ & 7187 \mathrm{~L} 5^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {twc }}$ | Write Cycle Time | 12/15 \% $\quad$ \% | 25/30 | - | 35/45 | - | 55 | - | 70 | - | 85 | - | ns |
| $\mathrm{t}_{\text {cw }}$ | Chip Select to End of Write | 12/15 \% \% | 20/22 | - | 25/40 | - | 50 | - | 55 | - | 65 | - | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 12/15 \% \% - | 20/22 | - | 25/40 | - | 50 | - | 55 | - | 65 | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set-up Time | 0 \% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 12/15\%\% - | 20 | - | 20/25 | - | 35 | - | 40 | - | 45 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 \% \% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {dw }}$ | Data Valid to End of Write | $8 / 10$ - | 15/20 | - | 15/25 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {DH }}$ | Data Hold Time | 9. ${ }^{1}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {Wz }}$ | Write Enable to Output in High $Z^{(3)}$ | \% ${ }_{\text {\% }}$ 6/8 | - | 12/15 | - | 15/30 | - | 30 | - | 30 | - | 40 | ns |
| tow | Output Active from End of Write ${ }^{(3)}$ | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE CONTROLLED TIMING) }}{ }^{(5,2,3)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, (便 CONTROLLED TIMING) ${ }^{(1,2,3,4)}$


## NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( ${ }_{w}$ ) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. $\mathbf{t}_{\text {WR }}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).

## TRUTH TABLE

| MODE | CS | WE | OUTPUT | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | DouT | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

## ORDERING INFORMATION



## FEATURES:

- High-speed (equal access and cycle time)
- Military: 25/35/45/55/70ns (max.)
- Commercial: 20/25/35/45/55ns (max.)
- Low-power operation
- IDT71257S

Active: 400 mW (typ.)
Standby: $400 \mu \mathrm{~W}$ (typ.)

- IDT71257L

Active: 350 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single 5 V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in high-density industry standard 24-pin, 300 mil DIP, 24-pin SOIC, and LCC.
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71257 is a 262,144-bit high-speed static RAM organized as $256 \mathrm{~K} \times 1$. It is fabricated using IDT's high-performance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.

Access times as fast as 20 ns are available with typical power consumption of only 350 mW . The IDT71257 offers a reduced power standby mode, IsB1, which enables the designer to greatly reduce device power requirements. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $100 \mu \mathrm{~W}$ operation off a 2 V battery.

All inputs and outputs of the IDT71257 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71257 is packaged in a 24 -pin 300 mil DIP, a 24 -pin SOIC, and a 28 -pin Leadless chip carrier, providing high boardlevel packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATION
FUNCTIONAL BLOCK DIAGRAM


## LOGIC SYMBOL



PIN NAMES

| $A_{0}-A_{17}$ | Addresses |
| :--- | :--- |
| $D_{I N}$ | Data Input |
| $\overline{C S}$ | Chip Select |
| $\overline{W E}$ | Write Enable |
| $D_{\text {OUT }}$ | Data Output |
| GND | Ground |
| $V_{C C}$ | Power |

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is astress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT71257S |  | IDT71257L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{IL}_{\mathrm{L}} \mathrm{l}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | MIL. COM'L. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 5 | - | 2 |  |
| $\mathrm{ILO}_{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S=V_{\mathrm{HH}} \cdot V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 5 | - | 2 |  |
| $V_{\text {OL }}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, V_{C C}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, V_{C C}=\mathrm{Min} . \end{aligned}$ |  | - | 0.4 | - | 0.4 | V |
|  |  |  |  | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)} \mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | FUNCTION | $\begin{aligned} & 71257 \mathrm{~S} 20 \\ & 71257 \mathrm{~L} 20 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 71257 \mathrm{~S} 25(4) \\ 71257 \mathrm{~L} 25(4) \\ \hline \end{array}$ |  | $\begin{array}{r} 71257 S 35 \\ 71257 L \mathbf{L 5 5} \\ \hline \end{array}$ |  | $\begin{aligned} & 71257 \mathrm{~S} 45 \\ & 71257 \mathrm{~L} 45 \end{aligned}$ |  | $\begin{aligned} & \text { 71257S55 } \\ & \text { 71257L55 } \end{aligned}$ |  | $\begin{aligned} & \hline 71257 \mathrm{~S} 70 \\ & \mathbf{7 1 2 5 7} 70 \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L. MIL. |  | COM'L. MIL. |  | COM'L. MIL. |  | COM'L. MIL. |  | COM'L. MIL |  | COML. MIL |  |  |
| $\mathrm{I}_{\mathrm{Cl} 1}$ | Operating Power <br> Supply Current $\overline{C S}=V_{\mathrm{IL}},$ <br> Outputs Open, $V_{C C}=M a x ., f=0^{(3)}$ | S | READ | 70 | - | 60 | 70 | 50 | 60 | 50 | 60 | 50 | 60 | - | 60 |  |
|  |  |  | WRITE ${ }^{2 \prime}$ | 120 | - | 110 | 120 | 100 | 110 | 100 | 110 | 100 | 110 | - | 110 |  |
|  |  | L | READ | 50 | - | 40 | 50 | 30 | 40 | 30 | 40 | 30 | 40 | - | 40 |  |
|  |  |  | WRITE ${ }^{\text {2 }}$ | 110 | - | 100 | 110 | 90 | 100 | 90 | 100 | 90 | 100 | - | 100 |  |
| $\mathrm{I}_{\mathrm{CO} 2}$ | Dynamic Operating Current $\overline{C S}=V_{\mathrm{LL}} .$ <br> Outputs Open, $V_{C C}=\text { Max. }, f=f_{\text {MAX }}{ }^{(3)}$ | S | READ | 170 | - | 160 | 170 | 150 | 160 | 150 | 160 | 150 | 160 | - | 160 |  |
|  |  |  | WRITE ${ }^{2}$ | 170 | - | 160 | 170 | 150 | 160 | 150 | 160 | 150 | 160 | - | 160 |  |
|  |  | L | READ | 150 | - | 140 | 150 | 130 | 140 | 130 | 140 | 130 | 140 | - | 140 |  |
|  |  |  | WRITE ${ }^{2}$ ) | 150 | - | 140 | 150 | 130 | 140 | 130 | 140 | 130 | 140 | - | 140 |  |
| $\mathrm{I}_{\mathrm{SB}}$ | Standby Power Supply Current (TTL Level) $\overline{\overline{C S}} \geq V_{H}$ $V_{c C}=\text { Max. }$ <br> Outputs Open, $f=f_{\text {MAX }}{ }^{(3)}$ | S |  |  | - | 35 | 35 | 35 | 35 | 35 | 35 | 35 | 35 | - | 35 |  |
|  |  | L |  | 20 | - |  | 20 | 20 | 20 | 20 | 20 | 20 | 20 |  |  |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current (CMOS Level) $\overline{C S} \geq V_{H C}, V_{C C}=M a x$. $f=0^{(3)}$ | S |  | 30 | - | 30 | 35 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 |  |
|  |  | L |  | 1.5 | - | 1.5 | 4.5 | 1.5 | 4.5 | 1.5 | 4.5 | 1.5 | 4.5 | - | 4.5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Write cycle current specifications are included to aid in the design of extremely sensitive applications. It should be noted that in most systems the ratio of read cycles to write cycles is extremely high. When comparing these figures to those on other data sheets, we recommend that the read cycle data is used (especially where "Average" current consumption figures are specified).
3. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{R C} . f=0$ means no input lines change.
4. Preliminary data for military devices only.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 11 | PF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

TRUTH TABLE $\left(\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$

| $\overline{\text { WE }}$ | $\overline{\mathbf{C S}}$ | OUTPUT | MODE |
| :--- | :---: | :---: | :--- |
| X | H | $\mathrm{Hi}-\mathrm{Z}$ | Standby $\left(\mathrm{I}_{\text {SB }}\right)$ |
| X | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{Hi}-\mathrm{Z}$ | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| H | L | $\mathrm{D}_{\text {OUT }}$ | Read |
| L | L | $\mathrm{Hi}-\mathrm{Z}$ | Write |

NOTE:

1. $H=V_{H}, L=V_{H L}, X=$ Don't Care

DATARETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(LVersion Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. ${ }^{(1)}$ |  | $\begin{array}{\|c\|} \hline \mathrm{MAX} . \\ \hline \mathrm{V}_{\mathrm{cc}} @ \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{V}_{\mathrm{cc}}^{\mathrm{i.0V}}$ | $@_{3.0 V}$ |  |  |  |
| $V_{\text {OR }}$ | $V_{c c}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| ICCOR | Data Retention Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}$ | MIL. | - | 50 | 75 | 2000 | 3000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 50 | 75 | 500 | 750 |  |
| ${ }^{\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | - | - | ns |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed, but not tested.

## LOW VCc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Flgure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{cLz}}, \mathrm{t}_{\mathrm{OHZ}}$, $\mathbf{t}_{\text {WHZ }} \mathbf{t}_{\mathbf{C H Z}}, \mathrm{t}_{\mathrm{W}}$ )

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$. All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{array}{\|l\|} \hline 71257 S 20^{(1)} \\ 71257 L 20^{(1)} \end{array}$ |  | $\begin{aligned} & \text { 71257S25 } \\ & \text { 71257L25 } \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 71257S35 } \\ & \text { 71257L35 } \end{aligned}$ |  | $\begin{aligned} & \text { 71257S45 } \\ & \text { 71257L45 } \end{aligned}$ |  | $\begin{aligned} & 71257 S 55 \\ & 71257155 \end{aligned}$ |  | $\begin{aligned} & 71257 \mathrm{~S} 70^{(2)} \\ & 71257 \mathrm{~L} 0^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {cLz }}$ | Chip Select to Output in Low $\mathrm{Z}^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\text {cher }}$ | Chip Deselect to Output in High Z $^{(3)}$ | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3)}$


## NOTES:

1. WE is high for read cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{iL}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \text { 71257S20 } \\ & 71257 \text { L }^{(1)} \end{aligned}$ |  | $\begin{aligned} & \text { 71257S25 } \\ & 71257 \mathrm{~L} 25 \end{aligned}$ |  | $\begin{aligned} & \text { 71257S35 } \\ & \text { 71257L35 } \end{aligned}$ |  | $\begin{aligned} & \text { 71257S45 } \\ & \text { 71257L45 } \end{aligned}$ |  | $\begin{aligned} & \text { 71257S55 } \\ & \text { 71257L55 } \end{aligned}$ |  | $\begin{aligned} & 71257 S 70^{(2)} \\ & 71257 \mathrm{~L} 70^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wo }}$ | Write Cycle Time | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {cw }}$ | Chip Select to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output in High $\mathrm{Z}^{(3)}$ | - | 13 | -1 | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {t }}$ D | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Output Active from End of Write ${ }^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1,2,3)}$ (WE CONTROLLED TIMING)


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,2,3,4)}$ (CS CONTROLLED TIMING)


NOTES:

1. WE or CS must be high during all address transitions.
2. A write occurs during the overlap (tcw or twi) of a low $C S$ and a low WE.
3. $t_{W R}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. If the CS low transition occurs simultaneous with or after the WE low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).

## ORDERING INFORMATION



## FEATURES:

- High-speed (equal access and cycle time)
- Military: 15/20/25/35/45/55/70/85/100ns (max.)
- Commercial: 12/15/20/25/35ns (max.)
- Low power consumption
- IDT6168SA

Active: 225 mW (typ.)
Standby: 100 $\mu \mathrm{W}$ (typ.)

- IDT6168LA

Active: 225mW (typ.)
Standby: 10رW (typ.)

- Battery backup operation-2V data retention voltage (IDT6168LA only)
- Available in high-density 20-pin CERDIP and plastic DIP, 20-pin SOIC, 20-pin Flatpack and CERPACK and 20-pin leadless chip carrier
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates
- Bidirectional data input and output
- Single 5V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Three-state outputs
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86705 is listed on this function. Refer, to Section 2/page 2-4.


## DESCRIPTION:

The IDT6168 is a 16,384-bit high-speed static RAM organized as 4K x 4. It is fabricated using IDT's high-performance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.

Access times as fast as 12 ns are available with maximum power consumption of only 550 mW . The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, a standby mode as long as $\overline{\mathrm{CS}}$ remains high. In the standby mode, the device consumes less than $10 \mu \mathrm{~W}$, typically. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only $1 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT6168 are TTL-compatible and operate from a single 5 V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT6168 is packaged in either a space saving 20 -pin, 300 mil CERDIP or plastic DIP, 20-pin flatpack or CERPACK, 20-pin SOIC, or 20-pin leadless chip carrier, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## LOGIC SYMBOL



## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS


## DIP/SOIC/FLATPACK/CERPACK <br> TOP VIEW

## PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{11}$ | Address Inputs | $\mathrm{I} / \mathrm{O}_{1}-1 / \mathrm{O}_{4}$ | Data Input/Output |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select | $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable | GND | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


LCC
TOP VIEW

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{l}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT6168SA |  |  | IDT6168LA |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. | MIN. | TYP: ${ }^{(1)}$ | MAX. |  |
| \|l| | Input Leakage Current | $V_{C C}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{Cc}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 2 \end{gathered}$ | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x .} \\ & C S=V_{\text {HH }}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{aligned} & 10 \\ & 2 \end{aligned}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $V_{0 L}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{C C}=$ Min. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(n)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 6168SA12 COM'L. MIL. | 6168SA15 COM'L. MIL. | $\begin{aligned} & \text { 6168SA20 } \\ & \text { 6168LA20 } \\ & \text { COM'L. MIL. } \end{aligned}$ | 6168SA25 6168LA25 COM'L. MIL. | $\begin{aligned} & \text { 6168SA35/45(4) } \\ & \text { 6168LA35/45 } \\ & \text { COM'L. MIL. } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 6168SA55 } \\ \text { 6168LA55 } \\ \text { COM'L. MIL. } \\ \hline \end{array}$ | $\begin{aligned} & 6168 \mathrm{SA} 0^{(2)} \\ & \text { 6168LA70 } \\ & \text { COM'L. MIL. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICCl | Operating Power Supply Current $\overline{C S}=V_{l}$. Outputs Open $V_{C C}=$ Max., $f=0^{(3)}$ | SA <br> LA | 110 - | $110 \quad 120$ | $90 \quad 100$ | $90 \quad 100$ | $90 \quad 100$ | - 100 | - 100 |  |
|  |  |  | - - | - | $70 \quad 80$ | $70 \quad 80$ | $70 \quad 80$ | - 80 | - 80 |  |
| $\mathrm{l}_{\mathrm{cc} 2}$ | Dynamic <br> Operating Current $\overline{C S}=V_{L}$, Outputs Open, $V_{C c}=M a x$., $f=f_{\text {MAX }}{ }^{(3)}$ | SA <br> LA | 165 | 145165 | $120 \quad 120$ | $110 \quad 120$ | 100110 | - 110 | - 110 |  |
|  |  |  | - - | - | 100110 | $90 \quad 100$ | 80 90/80 | - 80 | - 80 |  |
| $\mathrm{I}_{\text {ss }}$ | Standby Power Supply Current (TTL Level) $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{H}}$. $V_{C C}=$ Max., Outputs Open, $\mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(3)}$ | SA | 65 - | 5560 | 4545 | 35. 45 | $30 \quad 35$ | - 35 | $-\quad 35$ |  |
|  |  | LA | - - | - - | $30 \quad 35$ | $25 \quad 30$ | $20 \quad 25$ | - 20 | - 20 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby <br> Power Supply <br> Current (CMOS <br> Level) <br> $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}$. <br> $V_{C C}=$ Max. <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}}$ or <br> $V_{\text {IN }} \leq V_{L C}, f=0^{(3)}$ | SA | 20 - | 2030 | 2020 | 210 | 2. 10 | - 10 | - 10 |  |
|  |  | LA | - - |  | 0.55 | 0.050 .3 | 0.050 .3 | - 0.3 | - 0.3 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Also available 85 and 100 ns military devices.
3. $f=f_{\text {MAX }}$ (All inputs except Chip Select cycling at $f=1 / \mathrm{thC}_{\text {C }}$ ) $f=0$ means no address or control lines change.
4. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

DATA RETENTION CHARACTERISTICS (LA Version Only)

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | $\begin{gathered} \text { T6168LA } \\ \text { TYP } \end{gathered}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | - | V |
| $I_{\text {ccor }}$ | Data Retention Current |  | MIL. |  | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \end{aligned}$ | $\begin{aligned} & 100^{(2)} \\ & 150^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
|  |  |  | COM'L. |  | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \end{aligned}$ | $\begin{aligned} & 20^{(2)} \\ & 30^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(5)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t_{\text {R }}{ }^{(5)}$ | Operation Recovery Time |  |  | $t_{R C}{ }^{(2)}$ |  |  | ns |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$
2. at $V_{c c}=2 V$
3. at $V_{c c}=3 V$
4. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
5. This parameter is guaranteed but not tested.

## LOW VCC DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{1 Z}, t_{W Z}$ and $t_{o w}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{array}{\|l\|} \text { 6168SA12 }{ }^{(3)} \\ \text { MIN. MAX. } \end{array}$ |  | 6168SA15 MIN. MAX. |  | $\begin{aligned} & \text { 6168SA20/25 } \\ & \text { 6168LA20/25 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 6168 S A 35 / 45^{(1)} \\ 6168 L A 35 / 45 \end{array}$ |  | $\begin{aligned} & \text { 6168SA55 }{ }^{(1)} \\ & \text { 6168LA55 } \end{aligned}$ |  | $\begin{aligned} & \text { 6168SA7O(1) } \\ & \text { 6168LA70 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MAX. | MIN. | MAX. | MIN. | MAX. |  | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 12 | - |  |  | 15 | - | 20/25 | - | 35/45 | - | 55 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 12 | - | 15 | - | 20/25 | - | 35/45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time | - | 12 | - | 15 | - | 20/25 | - | 35/45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{12}$ | Chip Select to Output in Low $\mathbf{Z}^{(2)}$ | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Chip Deselect to Output in High $\mathbf{Z}^{(2)}$ | - | 7 | - | 8 | - | 10 | - | 15 | - | 25 | - | 30 | ns |
| $t_{\text {Pu }}$ | Chip Select to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(2)}$ | - | 12 | - | 15 | - | 20/25 | - | 35/40 | - | 50 | - | 60 | ns |

## NOTES:

1. $-55^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$ temperature range only. Also available 85 and 100 ns military devices.
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


NOTES:

1. WE is High for READ Cycle.
2. $\overline{C S}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. This parameter is guaranteed and not $100 \%$ tested.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | 6168SA12 ${ }^{(4)}$ |  | 6168SA15 |  | $\begin{aligned} & \text { 6168SA20/25 } \\ & \text { 6168LA20/25 } \end{aligned}$ |  | $\begin{aligned} & \text { 6168SA35/45(1) } \\ & \text { 6168LA35/45 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { 6168SA55 } \\ \hline \text { (1) } \\ \text { 6168LA55 } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 6168SA70(1) } \\ & \text { 6168LA70 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MAX. |  |  |  | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 12 | - | 15 | - | 20 | - | 30/40 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {c }}$ w | Chip Select to End of Write | 12 | - | 15 | - | 20 | - | 30/40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 12 | - | 15 | - | 20 | - | 30/40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 12 | - | 15 | - | 20 | - | 30/40 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {t }}$ WR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {dw }}$ | Data Valid to End of Write | 8 | - | 9 | - | 10 | - | 15/20 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0/3 | - | 3 | - | 3 | - | ns |
| $t_{\text {wz }}$ | Write Enable to Output in HighZ ${ }^{\text {²) }}$ | - | 5 | - | 6 | - | 7 | - | 13/20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only. Also available 85 and 100 ns military devices.
2. This parameter is guaranteed but not tested.
3. The specification for $t_{D H}$ must be met by the device supplying write data to the RAM under all operating conditions. Although $t_{D H}$ and bw values will vary over voltage and temperature, the actual $\mathrm{t}_{\mathrm{DH}}$ will always be smaller than the actual $\mathrm{t}_{\mathrm{w}}$.
4. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 , ( $\overline{\text { CS }}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( ${ }_{\mathrm{w}} \mathrm{or}$ or $\mathrm{t}_{\mathrm{cw}}$ ) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals should not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).

## TRUTH TABLE

| MODE | $\overline{\mathrm{CS}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | DouT | Active |
| Write | L | L | $\mathrm{D}_{\text {IN }}$ | Active |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS


$1_{\text {SB }}$ vs. Temperature

$l_{\text {cc }}$ vs. Temperature





NORMALIZED TYPICAL DC AND AC CHARACTERISTICS






## ORDERING INFORMATION




## FEATURES:

- Separate data inputs and outputs
- IDT71681SA/LA: outputs track inputs during write mode
- IDT71682/SAILA: high impedance outputs during write mode
- High-speed (equal access and cycle time)
- Military: 15/20/25/35/45/55/70/85/100ns (max.)
- Commercial: 12/15/20/25/35/45ns (max.)
- Low power consumption
- IDT71681/2SA

Active: 225mW (typ.)
Standby: 100 ww (typ.)

- IDT71681/2LA

Active: 225mW (typ.)
Standby: $10 \mu \mathrm{w}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- High-density 24-pin 300-mil C.ERDIP and plastic DIP, 24-pin Flatpack and CERPACK, 24 -pin SOIC (gull-wing or J-bend) and 28-pin leadless chip carrier
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71681/IDT71682 are 16,384-bit high-speed static RAMs organized as $4 \mathrm{~K} \times 4$. They are fabricated using IDT's highperformance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.

Access times as fast as 12 ns are available, with maximum power consumption of only 550 mW . These circuits also offer a reduced power standby mode (ISB). When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, this standby mode as long as $\overline{C S}$ remains high. In the ultra-low-power standby mode (lisa1), the devices consume less than $10 \mu \mathrm{~W}$, typically. This capability provides significant system-level power and cooling savings. The lowpower (L) versions also offer a battery backup data retention capability where the circuit typically consumes only $1 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT71681/IDT71682 are TTLcompatible and operate from a single 5 V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT71681/IDT71682 are packaged in either space-saving 24 -pin 300 mil DIPs, SOICs, Flatpacks, CERPACKS, or 28-pin leadless chip carriers, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## LOGIC SYMBOL



## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP/SOIC/FLATPACK/CERPACK TOP VIEW


LCC TOP VIEW

PIN NAMES

| $A_{0}-A_{11}$ | Address Inputs | $D_{1}-D_{4}$ | DATA $_{\text {IN }}$ |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select | $Y_{1}-Y_{4}$ | DATA |
| $\overline{\text { WE }}$ | Write Enable | GND | Ground |
| $V_{\text {CC }}$ | Power |  |  |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voitage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT71681SA IDT71682SA |  |  | IDT71681LA IDT71682LA |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. |  | MAX. | MIN. |  | MAX. |  |
| Hul | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}. . \mathrm{V}_{\mathrm{N}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{HLO}_{\mathrm{LO}}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S=V_{\mathrm{H}}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. |  | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | $\left\{\begin{array}{l} 71681 \times 12 \\ 71682 \times 12 \\ \text { com². MIL. } \end{array}\right.$ | $\begin{aligned} & 7168 \\ & 7168 \\ & \text { сом'L } \end{aligned}$ | $\begin{aligned} & 11 \times 15 \\ & 12 \times 15 \\ & -M / L . \end{aligned}$ | $7168$ $7168$ <br> сом'L | $\begin{array}{r} 1 \times 20 \\ 12 \times 20 \\ +M L L \end{array}$ | 7168 <br> 7168 <br> сом'L | $\begin{aligned} & 1 \times 25 \\ & 2 \times 25 \\ & \text { MIL. } \end{aligned}$ | 7168 71682 сом'L | $\begin{array}{r}\times 35 \\ \times 35 \\ \hline\end{array}$ <br> MIL. | $\begin{aligned} & 7168 \\ & 7168: \\ & \text { сом' } \end{aligned}$ | $\begin{array}{r} \times 45 \\ \times 45 \\ \text { MILL. } \\ \hline \end{array}$ | $\begin{gathered} 71681 \times 55^{(6)} \\ 71682 \times 55^{(6)} \\ \text { con'L. MLL } \end{gathered}$ | $\begin{array}{\|c\|} \hline 71681 \times 70^{(2,6)} \\ 71682 \times 70^{(2,6)} \\ \text { com'L MIL. } \end{array}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {c Col }}$ | Operating Power Supply Current $\overline{C S}=V_{L L}$. Outputs Open, $V_{c c}=$ Max., $\mathrm{f}=0^{(3)}$ | SA | 110 - | 110 | 120 | 90 | 100 | 90 | 100 | 90 | 100 | 90 | 100 | - 100 | - 100 | mA |
|  |  | LA | - - |  | - | 70 | 80 | 70 | 80 | 70 | 80 | 70 | 80 | - 80 | - 80 |  |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Dynamic <br> Operating Current <br> $\overline{C S}=V_{L}$, <br> Outputs Open, <br> $V_{C C}=$ Max. . <br> $f=f_{\text {MAX }}{ }^{(3)}$ | SA | 165 - | 145 | 165 | 120 | 120 | 110 | 120 | 100 | 110 | 100 | 110 | - 110 | - 110 | mA |
|  |  | LA | - | - | - | 100 | 110 | 90 | 100 | 80 | 90 | 70 | 80 | - 80 | - 80 |  |
| $\mathrm{I}_{\text {SB }}$ | $\begin{aligned} & \text { Standby Power } \\ & \text { Supply Current } \\ & \text { (TTL Level) } \\ & \frac{C S}{C S} V_{1 H} \\ & V_{c c}=\text { Max., } \\ & \text { Outputs Open } \\ & f=f_{\text {MAX }}{ }^{(3)} \\ & \hline \end{aligned}$ | SA | 65 - | 55 | 65 | 45 | 55 | 35 | 45 |  | 35 | 30 | 35 | - 35 | - 35 | mA |
|  |  | LA | - - | - | - | 30 | 35 |  | 30 | 20 | 25 | 20 | 25 | - 20 | $-20$ |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current (CMOS Level)$\begin{aligned} & \overline{C S} \geq V_{H C}, \\ & V_{C C}=M a x, \\ & V_{I N} \geq V_{H C} \text { or } \\ & V_{I N} \leq V_{L C}, f=o^{(3)} \end{aligned}$ | SA | 20 - | $20 \quad 30$ |  | $20 \quad 30$ |  | 210 |  | 210 |  | 210 |  | - 10 | - 10 | mA |
|  |  | LA | - | - | - | 0.5 | 5 | 0.05 | 0.3 | 0.05 | 0.3 | 0.05 | 0.3 | - 0.3 | - 0.3 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Also available: 85 ns and 100 ns Military devices.
3. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{R C} \cdot f=0$ means no input lines change.
4. " $x$ " in part numbers indicates power rating (SA or LA).
5. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
6. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## DATA RETENTION CHARACTERISTICS

(LVersion Only)

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT71681LA - IDT71682LA |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | $\begin{aligned} & \overline{C S} \geq V_{c c}-0.2 V \\ & V_{N} \geq V_{c c}-0.2 V \\ & \text { or } \leq 0.2 V \end{aligned}$ |  | 2.0 | - | - | V |
| $I_{\text {cCor }}$ | Data Retention Current |  | MIL. |  | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \end{aligned}$ | $100^{(2)}$ 150 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \\ & \hline \end{aligned}$ | $\begin{aligned} & 20^{(2)} \\ & 30^{(3)} \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ |
| $t_{\text {Cor }}{ }^{(5)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t_{\text {R }}(5)$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{HC}}{ }^{(4)}$ | - | - | ns |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$
2. at $\mathrm{V}_{\mathrm{fc}}=2 \mathrm{~V}$
3. at $V_{\mathrm{cC}}=3 \mathrm{~V}$
4. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
5. This parameter is guaranteed but not tested.

## LOW V ${ }_{\text {cc }}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Puise Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L_{Z}}, t_{W Z}$ and $t_{o w)}$

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS ${ }^{(4)} \mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 71681 \times 12^{(1)} \\ & 71682 \times 12^{(1)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|c\|} \hline 71681 \times 15 \\ 71682 \times 15 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{gathered} 71681 \times 20 \\ 71682 \times 20 \\ \text { MIN. MAX. } \end{gathered}$ |  | $\begin{array}{\|c\|} \hline 71681 \times 25 \\ 71682 \times 25 \\ \text { MIN. MAX. } \end{array}$ |  | $71681 \times 35$ <br> $71682 \times 35$ <br> MIN. MAX. |  | $\begin{array}{\|c\|} \hline 71681 \times 45 \\ 71682 \times 45 \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  | $\begin{aligned} & 71681 \times 55^{(2)} \\ & 71682 \times 55^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 71681 \times 70^{(2)} \\ & 71682 \times 70^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{R C}$ | Read Cycle Time | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | Output Hold from Address Change | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{t} 7$ | Chip Select to Output in Low $Z^{(3)}$ | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Chip Deselect to Output in High Z | - | 7 | - | 7 | - | 9 |  | 10 |  | 15 | - | 20 | - | 25 | - | 30 | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | - | 10 | - | 15 | - | 20 | - | 25 | - | 35 | - | 40 | - | 50 | - | 60 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. " $x$ " in part numbers represents SA or LA.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


NOTES:

1. WE is High for READ Cycle.
2. $\overline{\mathrm{CS}}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

AC ELECTRICAL CHARACTERISTICS ${ }^{(4)} \mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


WRITE CYCLE

| $t_{w c}$ | Write Cycle Time | 12 | - | 15 | - | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ cw | Chip Select to End of Write | 10 | - | 15 | - | 20 | - | 20 | - | 25 | - | 35 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {taw }}$ | Address Valid to End of Write | 10 | - | 15 | - | 20 | - | 20 | - | 25 | - | 35 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 10 | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| ${ }^{\text {w }}$ W | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {bw }}$ | Data Valid to End of Write | 8 | - | 9 | - | 10 | - | 10 | - | 15 | - | 20 | - | 20 | - | 25 | - | ns |
| ${ }^{\text {t }}$ DH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| ${ }^{\text {t }}$ Y | Data Valid to Output Valid (71681 only) ${ }^{(3)}$ | - | 12 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 35 | - | 40 | ns |
| ${ }^{t}{ }_{w}$ | Write Enable to Output Valid ( 71681 only) ${ }^{(3)}$ | - | 12 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 35 | - | 40 | ns |
| ${ }^{\text {t }}$ Wz | Write Enable to Output in HIGH Z (71682 only) ${ }^{(3)}$ | - | 5 | - | 6 | - | 7 | - | 7 | - | 13 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {ow }}$ | Output Active from End of Write (71682 only) (3) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. " $x$ " in part numbers represents SA or LA.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED) ${ }^{(1)}$.


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED) ${ }^{(1)}$


## NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. If $\mathbf{C S}$ goes high simultaneously with WE high, the outputs remain in the high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
5. For IDT71681 only.
6. For IDT71682 only.

## TRUTH TABLE

| MODE | $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | DouT | Active |
| Write ${ }^{(1)}$ | L | L | DiN | Active |
| Write $^{(2)}$ | L | L | High Z | Active |

## NOTES:

1. For IDT71681 only.
2. For IDT71682 only.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS


$\mathbf{I}_{\text {SB }}$ vs. Temperature

$I_{c c}$ vs. Temperature



$\mathbf{l}_{\text {sB1 }}$ vs. Temperature


## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS





## ORDERING INFORMATION

 IDT 6177

## FEATURES:

- High-speed address to Match comparison time
- Military: 15ns
- Commercial: 12ns
- High-speed address access time
- Military: 15ns
- Commercial: 12ns
- Low-power operation
- IDT6177S
- Active: 300 mW (typ.)
- Produced with advanced CEMOS ${ }^{\text {™ }}$ high-performance technology
- Open drain MATCH output
- Standard 22 pin plastic or ceramic DIP, 24 pin SOJ
- Static operation: no clocks or refresh required
- Military product $100 \%$ compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT6177 is a high-speed cache address comparator subsystem consisting or a 16384 -bit static RAM organized as $4 \mathrm{~K} \times 4$. Cycle Time and Compare Access Time are equal. The IDT6177 features an onboard 4 bit comparator that compares RAM contents and current input data. The result is an active high on the MATCH pin. The MATCH pins or several IDT6177's can be wired-ORed together to provide enabling or acknowledging signals to the data cache or processor thus eliminating logic delays and increasing system throughput.

The IDT6177 is fabricated using IDT's high-performance, high reliability technology - CEMOS ${ }^{\text {™ }}$ address to compare and data to compare access times as fast as 12 ns .

All inputs and outputs of the IDT6177 are TTL-compatible except MATCH, which is open drain. The device operates from a single 5V supply and fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT6177 is packaged in either a $\mathbf{2 2}$ pin, $\mathbf{3 0 0}$ mil plastic or ceramic DIP package, and 24 pin SOJ.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP TOP VIEW

## TRUTH TABLE

| WE | $\overline{O E}$ | CLR | MATCH | FUNCTION |
| :---: | :---: | :---: | :--- | :--- |
| H | H | H | Valid | Match Cycle |
| L | X | H | Invalid | Write Cycle |
| H | L | H | Invalid | Read Cycle |
| X | X | L | Invalid | Clear Cycle |

$X=$ Don't Care


CMOS STATIC RAM 16K (4K x 4-BIT)

## FEATURES:

- High-speed Address to Match comparison time
- Military: 15ns
- Commercial: 12ns
- High-speed address access time
- Military: 15ns
- Commercial: 12ns
- Low-power operation
- IDT6178S

Active: 300 mW (typ.)

- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Input and output TTL compatible
- Standard 22 pin plastic or ceramic DIP, 24 pin SOJ
- Static operation: no clocks or refresh required
- Military product $100 \%$ compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT6178 is a high-speed cache address comparator subsystem consisting of a 16384-bit static RAM organized as $4 \mathrm{~K} \times 4$. Cycle Time and Compare Access Time are equal. The IDT6178 features an onboard 4 bit comparator that compares RAM contents and current input data. The result is an active high on the MATCH pin. The MATCH pins of several IDT6178's can be nanded together to provide enabling or acknowledging signals to the data cache or processor.

The IDT6178 is fabricated using IDT's high-performance, highreliability technology -CEMOS ${ }^{\text {Tm }}$. Address to compare and Data to compare access times as fast as 12 ns .

All inputs and outputs of the IDT6178 are TTL-compatible and the device operates from a single 5 V supply. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT6178 is packaged in either a 22 pin, 300 mil plastic or ceramic DIP package, and 24 pin SOJ.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



DIP
TOP VIEW


SOJ
TOP VIEW

PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{11}$ | Address | $\overline{\mathrm{WE}}$ | Write Enable |
| :--- | :--- | :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}$ | Data Input/Output | $\overline{\mathrm{OE}}$ | Output Enable |
| MATCH | Match | $\overline{\mathrm{CLR}}$ | Power |
| $\mathrm{V}_{\mathrm{CC}}$ | Power | GND | Ground |

## TRUTH TABLE

| WE | $\overline{O E}$ | CLR | MATCH | MODE |
| :---: | :---: | :---: | :---: | :---: |
| H | H | H | Valid | Match Cycle |
| L | X | H | Invalid | Write Cycle |
| H | L | H | Invalid | Read Cycle |
| X | X | L | Invalid | Clear Cycle |

$x=$ DON'T CARE

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $2 \& 3$ |
| Output Load for Match Cycle | See Figure 1 |



Figure 1


Figure 2


Figure 3
(for $\mathrm{t}_{\mathrm{OL}}, \mathrm{t}_{\mathrm{OHZ}}, \mathbf{t}_{\text {wHZ }}, \mathrm{t}_{\mathrm{ow}}$ )

* Including scope and jig

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $T_{A}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| lout | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{iL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{c c}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ( $V_{c c}=5.0 V \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT6178S |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| \|l | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{iN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\mathrm{LO}}$ | Output Leakage Current | $\overline{O E}=V_{\text {IH }}, V_{\text {OUT }}=O V$ to $V_{C C}$ | - | 10 | $\mu \mathrm{A}$ |
| $v_{\text {OL }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}\left(1 / \mathrm{O}_{1}-1 / \mathrm{O}_{4}\right)$ | - | 0.4 | V |
|  |  | $\mathrm{IOL}=10 \mathrm{~mA}\left(1 / \mathrm{O}_{1}-1 / \mathrm{O}_{4}\right)$ | - | 0.5 | V |
|  |  | $\mathrm{lOL}^{\text {O }}=24 \mathrm{~mA}$ (Match $)$ | - | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA}$ (Match) | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}\left(1 / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}\right)$ | 2.4 | - | V |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ (Match). | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER |  | IDT6178S12 MAX. | IDT6178S15 MAX. | IDT6178S20 MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICCl | Operating Power Supply Current Outputs Open $V_{C C}=$ Max., $f=0$ | MIL. | 110 | 110 | 110 | mA |
|  |  | COM'L. | 90 | 90 | 90 |  |
| $\mathrm{ICC2}$ | Dynamic Operating Current Outputs Open $V_{C C}=$ Max., $f=f_{\text {MAX }}$ | MIL. | 180 | 160 | 160 |  |
|  |  | COM'L. | 160 | 140 | 140 |  |

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT6178S12 ${ }^{(1)}$ |  | IDT6178S15 |  | IDT6178S20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| MATCH CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ADM }}$ | Address to Match Valid | - | 12 | - | 15 | - | 20 | ns |
| $t_{\text {DAM }}$ | Data Input to Match Valid | - | 11 | - | 13 | - | 15 | ns |
| $\mathrm{t}_{\text {MHO }}$ | Match Valid Hold From ОE | 0 | - | 0 | - | 0 | - | ns |
| toem | OE High to Match Valid | - | 12 | - | 15 | - | . 20 | ns |
| $t_{\text {MHW }}$ | Match Valid Hold From WE | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WEM }}$ | WE High to Match Valid | - | 12 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\text {MHCLR }}$ | Match Valid Hold From CLR | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {MHA }}$ | Match Valid Hold From Address | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {MHD }}$ | Match Valid Hold From Data | 3 | - | 3 | - | 3 | - | ns |

## NOTE:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF MATCH CYCLE


AC ELECTRICAL CHARACTERISTICS $N_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT6178S12 ${ }^{(3)}$ |  | IDT6178S15 |  | IDT6178S20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 12 | - | 15 | - | 20 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 12 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable Access Time | - | 8 | - | 10 | - | 15 | ns |
| ${ }^{\text {toh }}$ | Output Hold From Address Change | 3 | - | 3 | - | 3 | - | ns |
| tolz | Output Low $\mathbf{Z}$ Time $^{(1,2)}$ | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{OHz}}$ | Output High Z Time ${ }^{(1,2)}$ | - | 7 | - | 9 | - | 12 | ns |

## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figures $1 \& 2$ ).
2. This parameter is guaranteed but not tested:
3. $0-70^{\circ} \mathrm{C}$ only.

TIMING WAVEFORM OF READ CYCLE NO. 1


TIMING WAVEFORM OF READ CYCLE NO. 2


AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT6178S12 ${ }^{(3)}$ |  | IDT6178S15 |  | IDT6178S20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 12 | - | 15 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 10 | - | 12 | - | 14 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 10 | - | 12 | - | 14 | - | ns |
| ${ }^{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {d }}$ W | Data Valid to End of Write | 8 | - | 10 | - | 12 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {w }}$ WHz | Write Enable to Output in High $\mathbf{Z}^{(1,2)}$ | - | 6 | - | 7 | - | 9 | ns |
| tow | Output Active From End of Write ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance with load (Figures $1 \& 2$ ).
2. This parameter guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE ${ }^{(1,3)}$


## NOTES:

1. WE must be high during all address transitions.
2. During this period, $I / O$ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
3. $\overline{O E}$ is continuously high or low. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the greater of $t_{\text {wp }}$ or $\left(t_{\text {WHZ }}+t_{D W}\right)$ to allow the I/O drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $\mathrm{t}_{\mathrm{w} p}$.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT6178S12 ${ }^{(1)}$ |  | IDT6178S15 |  | IDT6178S20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| CLEAR CYCLE |  |  |  |  |  |  |  |  |
| $t_{\text {cLPW }}$ | CLR Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 40 | - | ns |
| $t_{\text {clic }}$ | CLR High to WE Low | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Recommended duty cycle of $10 \%$ maximum.

## TIMING WAVEFORM OF CLEAR CYCLE



## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Plastic DIP
Sidebraze DIP
Small Outline (J bend)

Speed in Nanoseconds

Standard Power
16K (4K x 4-Bit) Cache-Tag RAM

## FEATURES:

- High Speed (equal access and cycle times)
- Military 20/25/35/45/55
- Commercial 12/15/20/25/35/45
- Low power consumption
- IDT61970S

Active: 300 mW (typ)
Standby: $100 \mu \mathrm{~W}$ (typ)

- IDT61970L

Active: 300 mW (typ)
Standby: $10 \mu \mathrm{~W}$ (typ)

- Battery backup operation - 2V data retention (IDT61970L only)
- Available in 22-pin ceramic or plastic DIP and 24-pin SOJ
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Produced with advanced CEMOS ${ }^{\text {™ }}$ high-performance technology
- Separate Output Enable control
- Military product compliant to MIL-STD-883


## DESCRIPTION:

The IDT61970 is a 16,384-bit high speed static RAM organized as $4096 \times 4$ bits. It is fabricated using IDT's high-performance, high-reliability technology-CEMOS ${ }^{\mathrm{Tm}}$. This state-of-the-art
techology, combined with innovative circuit design techniques, provide a cost effective approach for memory intensive applications.

The IDT61970 features two memory control functions: chip select ( $\overline{\mathrm{CS}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ). These two functions greatly enhance the IDT61970's overall flexibility in high-speed memory applications. This feature makes the IDT61970 ideal for use in cache memory applications.

Access times as fast as 12 ns are available, with typical power consumption of only 300 mW . The IDT61970 offers a reduced power standby mode, $I_{\text {se }}$, which enables the designer to considerably reduce device power requirements. This capibility significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low power (L) version also offers a battery backup data retention capibility where the circuit typically consumes only $10 \mu \mathrm{~W}$ when opperating from a 2 volt battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT61970 is packaged in either a space saving 22-pin, 300 -mil ceramic or plastic DIP, or a 24 -pin SOJ, providing high board level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliabilty.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



DIP
TOP VIEW

## LOGIC DIAGRAM



PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{11}$ | Address | WE | Write Enable |
| :--- | :--- | :---: | :--- |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}$ | Data Input/Output | $\overline{O E}$ | Output Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Power | $\overline{\mathrm{CS}}$ | Chip Select |
| GND | Ground | NC | No Connection |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| IOUT | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{aligned} & \text { IDT61970S } \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { IDT61970L } \\ & \text { MIN. } \text { MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ا 1 | Input Leakage Current | $V_{C C}=$ Max.; $V_{\mathbb{I N}}=G N D$ to $V_{C C}$ | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 2 | - | 2 |  |
| 1 LO | Output Leakage Current | $V_{C C}$ Max. | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  | $\overline{\mathrm{CS}}=\mathrm{V}_{1 H}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | COM'L. | - | 2 | - | 2 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA} \mathrm{~V} \mathrm{VCC}=\mathrm{Min}$. |  | - | 0.5 | - | 0.5 | v |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA} \mathrm{~V} \mathrm{~V}_{C \mathrm{C}}=\mathrm{Min}$. |  | - | 0.4 | - | 0.4 | v |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$


NOTES:

1. All values are maximum guaranteed values.
2. Also available 85 and 100 ns military devices.
3. $f=f_{\text {MAX }}$ (All inputs except Chip Select cycling at $f=1 / \mathrm{thC}_{\text {R }}$ ) $f=0$ means no address or control lines change.
4. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{LL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## AC ELECTRICAL CHARACTERISTICS



## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load.
2. This parameter is guaranteed, but not tested.

TIMING WAVEFORM OF READ CYCLE NUMBER 1


TIMING WAVEFORM OF READ CYCLE NUMBER 2


## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | 12ns |  | 15ns |  | 20/25ns |  | 35/45ns |  | 55ns |  | UNiT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle-Time | 12 | - | 15 | - | 20/25 | - | 35/45 | - | 55 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 10 | - | 12 | - | 14/20 | - | 30/40 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 10 | - | 12 | - | 14/20 | - | 30/40 | - | 50 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}$ DW | Data Valid to End of Write | 8 | - | 9 | - | 10/13 | - | 17/20 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 3 | - | 3 | - | 3 | - | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output in High Z ${ }^{(1,2)}$ | - | 6 | - | 7 | - | 9 | - | 13/20 | - | 25 | ns |
| tow | Output Active from End of Write (1, 2) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load.
2. This parameter is guaranteed, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE



## NOTES:

1. $\overline{W E}$ must be high during all address transitions.
2. During this period, $I / O$ pins are in the output state so that the input signals of the opposite phase to the inputs must not be applied.
3. $\overline{O E}$ is continuously high or low. If $\overline{O E}$ is low during a $W E$ controlled write cycle, the write pulse width must be the greater of $t_{W P}$ or ( $\left.t_{W H Z}+t_{\text {Dw }}\right)$ to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.
4. Transition is measured $+/-200 \mathrm{mV}$ from steady state.

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
MIL-STD-883, Class B
Plastic DIP
Sidebraze DIP
Smail Outtine (J bend)


Standard Power Low Power

16 K ( $4 \mathrm{~K} \times 4$-Bit) CMOS Static RAM

## HIGH-SPEED STATIC RAM Cache TAG $16 \mathrm{~K}(4 \mathrm{~K} \times 4-\mathrm{BIT}$ )

## ADVANCE <br> INFORMATION IDT 7177

## FEATURES:

- High-speed address to Match comparison time
- Military: 15ns
- Commercial: 12ns
- High-speed address access time
- Military: 15ns
- Commercial: 12ns
- Low-power operation
- IDT7177S
- Active: 300 mW (typ.)
- Produced with advanced CEMOS ${ }^{\text {™ }}$ high-performance technology
- Open drain MATCH output
- CE for depth expansion
- Two ground pins to reduce noise
- Standard 24 pin plastic or ceramic DIP, 24 pin SOJ
- Static operation: no clocks or refresh required
- Military product $100 \%$ compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7177 is a high-speed cache address comparator subsystem consisting of a 16384 -bit static RAM organized as $4 \mathrm{~K} \times 4$. Cycle Time and Compare Access Time are equal. The IDT7177 features an onboard 4-bit comparator that compares RAM contents and current input data. The result is an active high on the MATCH pin. The MATCH pins of several IDT7177's can be wired-ORed together to provide enabling or acknowledging signals to the data cache or processor, thus eliminating logic delays and increasing system throughput. The 7177's $\overline{C E}$ can be used to accommodate deeper than 4K cache systems.

The IDT7177 is fabricated using IDT's high-performance, highreliability technology-CEMOS ${ }^{\text {™ }}$. Address to compare and data to compare access times as fast as 12 ns .

All inputs and outputs of the IDT7177 are TTL-compatible except MATCH, which is open drain. The 7177 features an extra GND. pin which significantly reduces noise. The device operates from a single 5V supply and Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7177 is packaged in either a 24 pin, 300 mil plastic or ceramic DIP package, and 24 pin SOJ.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



TRUTH TABLE

| CE | WE | סE | CLR | MATCH | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| L | H | H | H | Valid | Match Cycle |
| L | L | X | H | Invalid | Write Cycle |
| L | H | L | H | Invalid | Read Cycle |
| L | X | X | L | Invalid | Clear Cycle |
| H | X | X | X | Invalid | High Z |

$X=$ Don't Care

## FEATURES:

- High-speed address to Match comparison time
- Military: 15ns
- Commercial: 12ns
- High-speed address access time
- Military: 15ns
- Commercial: 12ns
- Low-power operation
- IDT7178S
- Active: 300 mW (typ.)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Inputs/Outputs TTL compatible
- $\overline{C E}$ for depth expansion
- Two ground pins to reduce noise
- Standard 24 pin plastic or ceramic DIP, 24 pin SOJ
- Static operation: no clocks or refresh required
- Military product $100 \%$ compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7178 is a high-speed cache address comparator subsystem consisting of a 16384 -bit static RAM organized as $4 \mathrm{~K} \times 4$. Cycle Time and Compare Access Time are equal. The IDT7178 features an onboard 4 bit comparator that compares RAM contents and current input data. The result is an active high on the MATCH pin. The MATCH pins of several IDT7178's can be NANDed together to provide enabling or acknowledging signals to the data cache or processor. The 7178's CE can be used to accommodate deeper than 4 K cache systems.
The IDT7178 is fabricated using IDT's high-performance, high reliability technology-CEMOS ${ }^{\text {TM }}$. Address to compare and data to compare access times as fast as $12 n \mathrm{~ns}$.

All inputs and outputs of the IDT7178 are TTL-compatible. The IDT7178 features an extra Gnd. pin which significantly reduces noise. The device operates from a single5V supply and Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.
The IDT7178 is packaged in either a 24 pin, 300 mil plastic or ceramic DIP package, and 24 pin SOJ.
Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## TRUTH TABLE

| CE | WE | OE | CLR | MATCH | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | H | H | H | Valid | Match Cycle |
| L | L | X | H | Invalid | Write Cycle |
| L | H | L | H | Invalid | Read Cycle |
| L | X | X | L | Invalid | Clear Cycle |
| H | X | X | X | Invalid | High Z |

$X=$ Don't Care

## FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- Output Enable ( $\overline{O E}$ ) pin available for added system flexibility
- High-speed (equal access and cycle times)
- Military: 20/25/30/35/45/55/70/85ns (max.)
- Commercial: 15/19/20/25/30/35/45ns (max.)
- Low-power consumption
- IDT6198S

Active: 350 mW (typ.)
Standby: 100 WW (typ.)

- IDT6198L

Active: 300 mW (typ.)
Standby: $30 \mu \mathrm{~W}$ (typ.)

- JEDEC compatible pinout
- Battery back-up operation-2V data retention (L version only)
- 24-pin THINDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier and 24-pin SOIC (gull-wing and J-bend)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- Bidirectional data inputs and outputs
- Inputs/Outputs TL-compatible
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT6198 is a 65,536-bit high-speed static RAM organized as $16 \mathrm{~K} \times 4$. It is fabricated using IDT's high-performance, high-reliabil-
ity technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a costeffective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

The IDT6198 features two memory control functions: chip select (CS) and output enable ( $\overline{\mathrm{OE}}$ ). These two functions greatly enhance the IDT6198's overall flexibility in high-speed memory applications.

Access times as fast as 15 ns are available, with typical power consumption of only 300 mW . The IDT6198 offers a reduced power standby mode, Issi, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only $30 \mu \mathrm{~W}$ when operating from a 2 volt battery.

All inputs and outputs are a TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT6198 is packaged in either a 24 -pin THINDIP, 24-pin plastic DIP, 28-pin leadless chip carrier or 24-pin gull-wing or J-bend small outline IC, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



LOGIC SYMBOL


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanentdamage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


PIN NAMES

| $A_{0-13}$ | Address Inputs |
| :--- | :--- |
| $\overline{C S}$ | Chip Select |
| $W E$ | Write Enable |
| $\overline{O E}$ | Output Enable |
| $/ / O_{1-4}$ | Data Input/Output |
| $V_{C C}$ | Power |
| GND | Ground |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}} \min .=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT6198S |  |  | IDT6198L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ال\|l|ll | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {IN }}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | MIL. | - | - | 10 | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | - | 5 | - | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{L}}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S=V_{H} \cdot V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. | - | - | 10 | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | - | 5 | - | - | 2 | $\mu \mathrm{A}$ |
| $V_{0}$ L | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{IOL}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} . \end{aligned}$ |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  |  |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 6198S15 COM'L. MIL. | $\begin{gathered} 6198 S 19 / 20^{(2)} \\ \text { COM'L. MIL. } \end{gathered}$ | $\begin{array}{r} 6198 \\ 6198 \\ \text { com' } \end{array}$ | $\begin{aligned} & \hline \mathbf{S 2 5} \\ & 125 \\ & - \text { MIL. } \end{aligned}$ | $\begin{gathered} 6198 \mathrm{~S} 3 \\ 6198 \mathrm{~S} \\ \text { COM'L } \end{gathered}$ | $\begin{aligned} & 30 / 35 \\ & .30 / 35 \end{aligned}$ | 6198S 6198L4 COM'L | $\begin{aligned} & 3 / 55{ }^{(4)} \\ & 3 / 55^{(4)} \\ & \text { MIL. } \end{aligned}$ | 6198 6198 COM | 70/85 70/85 <br> L. MIL. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{lcCl}_{1}$ | Operating Power Supply Current $\overline{C S}=V_{L L}$. Outputs Open,$v_{C C}=\operatorname{Max.,} f^{\prime}=0^{(3)}$ | S | 135 \%- | 120140 | 100 | 125 | 100 | 110 | 100 | 110 | - | 110 | mA |
|  |  | L | - \% | - - | 85 | 110 | 85 | 95 | 85 | 95 | - | 95 |  |
| $\mathrm{lcC2}$ | Dynamic Operating Current, $\overline{C S}=V_{L L}$, Outputs Open, $V_{C c}=$ Max., $f^{\prime}=f_{\text {max }}{ }^{(3)}$ | S | 180\% $\%$ \% | 155175 | 135 | 155 | 125 | 140 | 125 | 140 | - | 140 | mA |
|  |  | L | - \%. \% | - - | 125 | 145 | 115/105 | 125/115 | 100 | 110 | - | 110/105 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby PowerSupply Current$\frac{\Pi T L}{}$ Level)$\mathrm{CS}^{\mathrm{V}} \mathrm{V}_{1 H}$.$\mathrm{V}_{\mathrm{CC}}=$ Max.,Outputs Open $\mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(3)}$ | S | 75\%\% | $60 \quad 70$ | 55 | 60 | 50/45 | 55/50 | 45 | 50 | - | 50 | mA |
|  |  | L | - \% - | - - | 45 | 50 | 40/35 | 45/40 | 30 | 35 | - | 35 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current (CMOS Level) $\mathrm{CS} \geq \mathrm{V}_{\mathrm{HC}}$. $V_{C C}=$ Max., $V_{I N} \geq V_{H C}$ or $V_{\text {IN }} \leq V_{\text {LC }}, f=0^{(3)}$ | S |  | $20 \quad 25$ |  | 20 |  | 20 |  | 20 | - | 20 | mA |
|  |  | L |  | - - | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | - | 1.5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Preliminary data for Military devices only.
3. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{R C} \cdot f=0$ means no input lines change.
4. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L. Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\frac{\mathrm{V}_{\mathrm{cc}} @}{2.0 \mathrm{~V}}{ }_{3.0 \mathrm{~V}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cc}} @ \\ 2.0 \mathrm{~V} \quad 3.0 \mathrm{~V} \end{gathered}$ |  |  |
| $V_{\text {DR }}$ | $\mathrm{V}_{\text {cc }}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{C S} \geq V_{H C} \\ & V_{\mathbb{N}} \geq V_{H C} \text { or } \leq V_{L C} \end{aligned}$ | MIL. COM'L. |  |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 600 \\ & 150 \end{aligned}$ | $\begin{aligned} & 900 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ |
| $t_{\text {CDR }}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  | - |  | ns |
| $t_{R^{\prime}}{ }^{(3)}$ | Operation Recovery Time |  |  | $t_{\text {RC }}{ }^{(2)}$ | - |  | - |  | ns |
| $\mathrm{HLI}^{\text {(3) }}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW VCC DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reterence Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OHz}}$, $\mathrm{t}_{\mathrm{WHZ}}, \mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{OW}}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$. All Temperature Ranges)

| SYMBOL | PARAMETER | 6198S15 ${ }^{(1)}$ <br> MIN. MAX. | 6198S19/20 <br> MIN. MAX. |  | $6198 S 25$$6198 L 25$ |  | $\begin{aligned} & 6198 \mathrm{~S} 30 / 35 \\ & 6198 \mathrm{~L} 30 / 35 \end{aligned}$ |  | $\begin{aligned} & 6198 S 45 / 55^{(2)} \\ & 6198 \mathrm{~L} 45 / 55^{(2)} \end{aligned}$ |  | $\begin{aligned} & 6198 S 70^{(2)} / 85^{(2)} \\ & 6198 L 70^{(2)} / 855^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. |  | MAX. | MIN. | MAX. |  | MAX. |  |
| $t_{\text {RC }}$ | Read Cycle Time | 15 \%- | 20 | - | 25 | - | 30/35 | - | 45/55 | - | 70/85 | - | ns |
| $t_{A A}$ | Address Access Time | - ${ }^{1} 15$ |  | 19/20 | - | 25 | - | 29/35 | - | 45/55 | - | 70/85 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Access Time | - \%15 | - | 20 | - | 25 | - | 30/35 | - | 45/55 | - | 70/85 | ns |
| ${ }^{\text {t }} \mathrm{CLz}$ | Chip Select to Output in Low $\mathrm{Z}^{(3)}$ | 5 \#\# | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - ${ }^{\circ} 8$ | - | 9 | - | 11 | - | 15/18 | - | 25/35 | - | 45/55 | ns |
| $\mathrm{t}_{\mathrm{OLz}}$ | Output Enable to Output in Low $\mathrm{Z}^{(3)}$ | 5 \% - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Select to Output in High $\mathrm{Z}^{(3)}$ | -\%\%\% 7 | 2 | 8 | 2 | 10 | 2 | 12/14 | - | 15/20 | - | 25/30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High $\mathbf{Z}^{(3)}$ | -\% | 2 | 8 | 2 | 9 | 2 | 12/15 | - | 15/20 | - | 25/30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5\% - | 5 | - | 2 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {Pu }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0.. | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | $\because$ | - | 20 | - | 25 | - | 30/35 | - | 45/55 | - | 70/85 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $C S=V_{L L}$
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. $\overline{O E}=V_{i L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. Preliminary data only for military devices.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3, n}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,2,3,5,8)}$


## NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\mathrm{CW}}$ or $\mathrm{t}_{\mathrm{WP}}$ ) of a low $\overline{C S}$ and a low $W E$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $\overline{C S}$ or $W E$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.
7. If $\overline{O E}$ is low during a WE controlled write cycle, the write pulse width must be the larger of $t_{W P}$ or ( $t_{W H z}+t_{D W}$ ) to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {WP }}$.
8. $\overline{O E}=V_{H}$

## TRUTH TABLE

| MODE | $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | $\overline{\mathrm{OE}}$ | I/O | POWER |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | High Z | Standby |
| Read | L | H | L | $\mathrm{D}_{\text {OuT }}$ | Active |
| Write | L | L | X | $\mathrm{D}_{\mathbb{N}}$ | Active |
| Read | L | H | H | High Z | Active |

CAPACITANCE $\left(T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is determined by device characterization, but is not production tested.

## ORDERING INFORMATION



## FEATURES:

- High-speed (equal access and cycle times)
- Military: 20/25/30/35/45/55/70/85ns (max.)
- Commercial: 15/20/25/30/35/45ns (max.)
- Low power consumption
- IDT7188S

Active: 350mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)

- IDT7188L

Active: 300 mW (typ.)
Standby: $30 \mu \mathrm{~W}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- Available in high-density industry standard 22-pin, 300 mil ceramic and plastic DIP, 24-pin SOIC, 24-pin Flatpack and CERPACK
- Produced with advanced CEMOS ${ }^{T M}$ technology
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs/outputs TTL-compatible
- Three-state outputs
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7188 is a 65,536-bithigh-speed static RAM organized as $16 \mathrm{~K} \times 4$. It is fabricated using IDT's high-performance, highreliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

Access times as fast as 15 ns are available, with typical power consumption of only 300 mW . The IDT7188 offers a reduced power standby mode, IsB1, which enables the designer to greatly reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L) version also offers a battery backup data retention capability where the circuit typically consumes only $30 \mu \mathrm{~W}$ operating from a 2 V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 V supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT7188 is packaged in 22-pin, 300 mil ceramic and plastic DIPs, 24-pin SOICs, flatpacks and CERPACKs, providing excellent board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## LOGIC SYMBOL



FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATIONS



PIN NAMES

| $A_{0}-A_{13}$ | Address Inputs | $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}$ | Data I/O |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select | $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable | GND | Ground |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| louT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{KL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT7188S |  |  | IDT7188L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|l|l | Input Leakage Current | $V_{C C}=M a x . . V_{\text {IN }}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{LO}} \mathrm{l}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S=V_{I H}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{C C}=$ Min. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

## NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, V_{H C}=V_{C C}-0.2 \mathrm{~V}$


## NOTES:

1. All values are maximum guaranteed values.
2. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{R C} \cdot f=0$ means no input lines change.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\underset{2.0 \mathrm{~V}}{\mathrm{~V}_{\mathrm{cc}} @}$ | $\frac{\mathrm{V}_{\mathrm{cc}} @}{2.0 \mathrm{~V}}{ }_{3.0 \mathrm{~V}}$ |  |  |
| $V_{D R}$ | $V_{C C}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $l_{\text {ccor }}$ | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | MIL. | - |  | 15 | 600 | 900 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - |  | 15 | 150 | 225 |  |
| ${ }^{\text {t }} \mathrm{CDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  | - |  | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{Bc}}{ }^{(2)}$ | - |  | - |  | ns |
| $\mathrm{HLL}^{(3)}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$. |

NOTES:

1. $T_{A}=25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V ${ }_{C C}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{WZ}}$ and $\mathrm{t}_{\mathrm{OW}}$ )

[^2]AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER |  | $7188520^{(4)}$ |  | $\begin{aligned} & 7188525 / 30 \\ & 7188 \mathrm{~L} 5 / 30 \end{aligned}$ |  | $7188 S 35 / 45$ <br> $7188 L 35 / 45$ |  | $\begin{array}{\|l\|} 7188855 / 70^{(2)} \\ 7188 \mathrm{~L} 55 / 70^{(2)} \end{array}$ |  | $\begin{aligned} & 7188 S 85^{(2)} \\ & 7188 \mathrm{~L} 85^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{R C}$ | Read Cycle Time | $15 \quad 2$ | 20 | - | 25/30 | - | 35/45 | - | 55/70 | - | 85 | - | ns |
| $t_{A A}$ | Address Access Time | - \% 5 | - | 20 | - | 25/30 | - | 35/45 | - | 55/70 | - | 85 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - \% 15 | - | 20 | - | 25/30 | - | 35/45 | - | 55/70 | - | 85 | ns |
| ${ }^{\text {t }} \mathrm{HH}$ | Output Hold from Address Change | 5 \% - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tiz | Chip Selection to Output in Low $\mathbf{Z}^{(3)}$ | $5 \%$ - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\mathrm{HZ}}$ | Chip Deselect to Output in High $\mathrm{Z}^{(3)}$ | \#, 7 | - | 8 | - | 10/12 | - | 14 | - | 20/25 | - | 30 | ns |
| $t_{\text {pu }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | \% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | $\cdots$ | - | 20 | - | 25/30 | - | 35/45 | - | 55/70 | - | 85 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $-70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $-125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. Preliminary data only for military devices.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


## nOTES:

1. WE is high for READ Cycle.
2. $\overline{C S}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

## AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $7188 \mathrm{~S} 15^{(\mathrm{y})}$ | $718852{ }^{(4)}$ |  | $\begin{aligned} & 7188525 / 30 \\ & 7188 \mathrm{~L} 25 / 30 \end{aligned}$ |  | $\begin{aligned} & 7188 \mathrm{~S} 35 / 45 \\ & 7188 \mathrm{~L} 35 / 45 \end{aligned}$ |  | $\begin{aligned} & 7188 \mathrm{S55} / 70^{(2)} \\ & 7188 \mathrm{~L} 55 / 70^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7188 \leq 85^{(2)} \\ & 7188 L 85^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. | Max. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 14 \% | 17 | - | 20/22 | - | 30/40 | - | 50/60 | - | 75 | - | ns |
| ${ }^{\text {cow }}$ | Chip Select to End of Write | 14 令 | 17 | - | 20/22 | - | 25/35 | - | 50/60 | - | 75 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 14 \% ${ }^{\text {\% }}$ | 17 | - | 20/22 | - | 25/35 | - | 50/60 | - | 75 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 \% \% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 14 \% | 17 | - | 20/22 | - | 25/35 | - | 50/60 | - | 75 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0\% M - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {bw }}$ | Data Valid to End of Write | 8 8, \% - | 10 | - | 13/15 | - | 15/20 | - | 25/30 | - | 35 | - | ns |
| $t^{\text {dH }}$ | Data Hold Time | O\% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {Wz }}$ | Write Enable to Output in High $\mathrm{Z}^{(3)}$ | \% ${ }_{\text {\% }}$ | - | 6 | - | 7/10 | - | 10/15 | - | 25/30 | - | 40 | ns |
| tow | Output Active from End of Write ${ }^{(3)}$ | 5: - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $-70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $-125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. Preliminary data only for military devices.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING $)^{(1,2,3)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{W P}$ ) of a low $\overline{C S}$ and a low WE.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals should not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | I/O | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | DouT | Active |
| Write | L | L | $\mathrm{D}_{1 \mathrm{~N}}$ | Active |

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=\mathrm{O}\right.$ )

| SYMBOL | PARAMETER |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{N}}$ | Input Capacitance | CONDITIONS | MAX. | UNIT |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{OV}$ | 6 | pF |

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

## ORDERING INFORMATION



CMOS STATIC RAMS 64 K (16K x 4-BIT)

IDT 7198S IDT 7198L

## Added Chip Select and Output Enable Controls

## FEATURES:

- Optimized for fast RISC processors, including IDT79R3000
- Fast Output Enable ( $\overline{\mathrm{OE}})$ pin available for added system flexibility
- Multiple Chip Selects ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ ) simplify system design and operation
- High speed (equal access and cycle times)
- Military: 20/25/30/35/45/55/70/85ns (max.)
- Commercial: 15/19/20/25/30/35/45ns (max.)
- Low power consumption
- IDT7198S

Active: 350 mW (typ.)
Standby: $100 \mu \mathrm{w}$ (typ.)

- IDT7198L

Active: 300 mW (typ.)
Standby: $30 \mu \mathrm{w}$ (typ.)

- Battery back-up operation-2V data retention (L version only)
- 24-pin THINDIP, 24-pin plastic DIP, high-density 28 -pin leadless chip carrier, 24-pin SOIC, flatpack and CERPACK
- Produced with advanced CEMOS ${ }^{\text {m }}$ technology
- Bidirectional data inputs and outputs
- Inputs/outputs TTL-compatible
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86859 is pending listing on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT7198 is a 65,536 bit high-speed static RAM organized as $16 \mathrm{~K} \times 4$. It is fabricated using IDT's high-performance, highreliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

The IDT7198 features three memory control functions: Chip Select $1\left(\overline{\mathrm{CS}}_{1}\right)$, Chip Select $2\left(\overline{\mathrm{CS}}_{2}\right)$ and Output Enable ( $\left.\overline{\mathrm{OE}}\right)$. These three functions greatly enhance the IDT7198's overall flexibility in high-speed memory applications.

Access times as fast as 15 ns are available, with typical power consumption of only 300 mW . The IDT7198 offers a reduced power standby mode, $\mathrm{ISB}_{1}$, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only $30 \mu \mathrm{~W}$ when operating from a 2 V battery

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT7198 is packaged in either a 24-pin ceramic DIP, 24-pin plastic DIP, 28-pin leadless chip carrier, 24-pin SOIC and 24-pin flatpack or CERPACK, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## MEMORY CONTROL:

The IDT7198 64K high-speed CEMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ ) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding. Since external decoding logic is reduced, board space is saved, system speed is enhanced by approximately $10-20 \mathrm{~ns}$ and system reliability improves as a result of lower parts count. (See technical note 1 "Using Two Chip Selects on the IDT7198.")

Both chip selects, Chip Select $1\left(\overline{\mathrm{CS}}_{1}\right)$ and Chip Select $2\left(\overline{\mathrm{CS}}_{2}\right)$, must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

The fast output enable function $(\overline{\mathrm{OE}})$ is also a highly desirable feature of the IDT7198 high-speed common I/O static RAM. This function is designed to eliminate problems associated with data bus contention by allowing the data outputs to be controlled independent of either chip select. Its speed permits further decreases in overall read cycle timing.

These added memory control features provide improved system design flexibility, along with overall system speed performance enhancements.

PIN CONFIGURATION


DIP/SOIC/FLATPACK/CERPACK TOP VIEW


LCC TOP VIEW

LOGIC SYMBOL


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | Address Inputs | $\overline{\mathrm{OE}}$ | Output Enable |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}_{1}$ | Chip Select 1 | $\mathrm{I} / \mathrm{O}_{1}-1 / \mathrm{O}_{4}$ | Data $1 / \mathrm{O}$ |
| $\overline{\mathrm{CS}}_{2}$ | Chip Select 2 | $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable | GND | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT7198S |  |  | IDT7198L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| In | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{Cc}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & \hline 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| Itol | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S=V_{I H} . V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | $v$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | $\begin{gathered} 7198 S 15 \\ \text { COM'L. MIL. } \end{gathered}$ | $\begin{aligned} & 7198 \mathrm{~S} 1 \\ & \text { COM'L } \end{aligned}$ | $\begin{aligned} & 19 / 20 \\ & \text { L.MIL. } \end{aligned}$ | $\begin{array}{r} 719 \\ 719 \\ \text { com } \end{array}$ | $\begin{aligned} & \hline 3 S 25 \\ & 3 L 25 \\ & \text { L. MIL } \end{aligned}$ | 7198 S 7198 L COM'L. |  | 7198 S 4 7198 L 4 COM'L. | $\begin{gathered} 3 / 55(3) \\ 3 / 55^{(3)} \\ \text { MIL. } \end{gathered}$ | $7198 S 700^{(3)}$ <br> $\left.7198 L 70^{3}\right)$ <br> COM'L. MIL | $7198 \mathrm{~S} 855^{(3)}$ $7198 \mathrm{~L} 5^{(3)}$ COM’L. MIL. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CCl}}$ | Operating Power <br> Supply Current $\overline{C S}=V_{\text {LL }}$. <br> Outputs Open <br> $V_{C C}=$ Max. . $\mathrm{f}=0^{(2)}$ | S | $135$ | 120 | 140 | 100 | 125 | 100 | 110 | 100 | 110 | - 110 | - 110 | mA ${ }^{\prime}$ |
|  |  | L | -\#, \% \% |  | - | 85 | 110 | 85 | 95 | 85 | 95 | - 95 | - 95 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic <br> Operating Current $\mathrm{CS}=V_{\mathrm{IL}} .$ <br> Outputs Open, <br> $V_{C c}=$ Max. , $f=f_{\operatorname{MAX}}{ }^{(2)}$ | S | $180$ |  | 175 | 135 | 155 | 125 | 140 | 125 | 140 | - 140 | - 140 | mA |
|  |  | L | N\%M. | - | - | 125 | 145 | 115/105 | 125/115 | 100 | 110 | - 110 | - 105 |  |
| $\mathrm{I}_{58}$ | Standby Power Supply Current (TTL Level) $\overline{\mathrm{CS}} \geq V_{\mathrm{IH}}$, $V_{C c}=$ Max., Outputs Open $f=f_{\text {MAX }}{ }^{(2)}$ | S | $75 \text {., \& }$ |  | 70 |  | 60 | 50/45 | 55/50 | 45 | 50 | - 50 | - 50 | mA |
|  |  | L |  | - | - |  | 50 | 40/35 | 45/40 | 30 | 35 | - 35 | - 35 |  |
| $\mathrm{I}_{\text {S81 }}$ | Full Standby Power Supply Current (CMOS Level)$\begin{aligned} & \overline{C S} \geq V_{H C}, \\ & V_{C C}=M a x . \\ & V_{\mathrm{IN}} \geq V_{H C} \text { or } \\ & V_{\mathrm{N}} \leq V_{\mathrm{LC}}, f=0^{(2)} \end{aligned}$ | S |  | 20 | 25 |  | 20 |  | 20 | 15 | 20 | - 20 | - 20 | mA |
|  |  | L | \%\% ${ }_{\text {\% }}^{\text {\% }}$ / |  | - |  | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | - 1.5 | - 1.5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{\text {Rc }} . f=0$ means no input lines change.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LVersion Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} V_{\mathrm{cc} @}^{@} \\ 2.0 \mathrm{~V} \quad 3.0 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & 2.0 \mathrm{~V} \end{aligned}$ | ${ }_{3.0 \mathrm{~V}}^{\varrho}$ |  |
| $V_{\text {DR }}$ | $V_{\text {cc }}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $I_{\text {ccor }}$ | Data Retention Current | MIL. COM'L$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HCC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ |  | - | 10 10 | 15 15 | 600 150 | $\begin{aligned} & 900 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ |
| ${ }^{t_{\mathrm{CDR}^{(3)}}}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  |  |  | ns |
| $t_{\text {R }}{ }^{(3)}$ | Operation Recovery Time |  |  | $t_{\text {RC }}{ }^{(2)}$ | - |  | - |  | ns |
| ILI ${ }^{(3)}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V Cc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ1}, 2,}, \mathrm{t}_{\mathrm{OLz}}, \mathrm{t}_{\mathrm{CHZ1}, 2}, \mathrm{t}_{\mathrm{OH}}$, $t_{\text {ow }}$ and $\mathrm{t}_{\mathrm{whz}}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{array}{cc} 7198 S 15^{(1)} & 19 / 20^{(5)} \\ \text { MIN. } & \text { MAX. } \end{array}$ | $\begin{aligned} & 71985 \\ & 71981 \end{aligned}$ MIN. | $\begin{gathered} 25 / 30 \\ 25 / 30 \\ \text { MAX. } \end{gathered}$ | $\begin{array}{r} 7198 \\ 7198 \\ \text { MiN } \end{array}$ | 35/45 35/45 MAX |  | $\begin{gathered} 1555^{(2)} \\ \text { L55 } \\ \text { MAX. } \end{gathered}$ |  | $\begin{gathered} \hline S 70^{(2)} \\ \text { L70 } \\ \text { MAX. } \end{gathered}$ |  | $\begin{gathered} \mathbf{S 8 5 5 ^ { ( 2 ) }} \\ -85^{(2)} \\ \text { MAX. } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 15/20/20 \% | 25/30 | - | 35/45 | - | 55 | - | 70 | - | 85 | - | ns |
| $t_{A A}$ | Address Access Time | 15/19/20 | - | 25/29 | - | 35/45 | - | 55 | - | 70 | - | 85 | ns |
| $t_{\text {ACS } 1.2}$ | Chip Select-1, 2 Access Time ${ }^{(3)}$ | \%15/20/20 | - | 25/30 | - | 35/45 | - | 55 | - | 70 | - | 85 | ns |
| ${ }^{\text {t }}$ CLİ, 2 | Chip Select-1, 2 to Output in Low $Z^{(4)}$ | 5 \%, \% | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - \%. $819 / 9$ | - | 11/18 | - | 20/25 | - | 35 | - | 45 | - | 55 | ns |
| ${ }^{\text {OLIZ }}$ | Output Enable to Output in Low $Z^{(4)}$ | 5 \% ${ }_{\text {\% }}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {cherli } 2}$ | Chip Select-1, 2 to Output in High $Z^{(4)}$ | - \% \% ${ }^{\text {\%/8/8 }}$ |  | 10/12 | - | 14 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {tohz }}$ | Output Disable to Output in High $Z^{(4)}$ | - | - | 9/12 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5\% - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Select to Power Up Time (4) | 0\%\% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(4)}$ | \% \% | - | 25/30 | - | 35/45 | - | 55 | - | 70 | - | 85 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Both chip selects must be active low for the device to be selected.
4. This parameter guaranteed but not tested.
5. Preliminary data only for military devices.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}_{1}=V_{I L}, \overline{C S}_{2}=V_{\mathrm{IL}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{1}$ and or $\overline{\mathrm{CS}}_{2}$ transition low.
4. $\overline{O E}=V_{L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{6 c}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{gathered} 7198 S 15^{(1)} 19 / 20^{(5)} \\ \text { MIN. } \quad \text { MAX. } \end{gathered}$ | $\begin{aligned} & \text { 7198S25/30 } \\ & 7198 L 25 / 30 \end{aligned}$ |  | $\begin{aligned} & 7198 \mathrm{~S} 35 / 45 \\ & 7198 \mathrm{~L} 35 / 45 \end{aligned}$ |  | $\begin{array}{\|l\|l} \hline 7198 S 55^{(2)} \\ 7198 L 55^{(2)} \end{array}$ |  | $\begin{array}{\|l} \hline 7198 S 70^{(2)} \\ 7198 L 70^{(2)} \end{array}$ |  | $\begin{aligned} & \hline 7198 S 85^{(2)} \\ & 7198 L 85^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ c | Write Cycle Time | 13/17/17 ${ }^{\text {a }}$, | 20/22 | - | 30/40 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\mathrm{cw} 1,2}$ | Chip Select to End of Write ${ }^{(3)}$ | 13/17/17 \% . | 20/22 | - | 25/35 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 13/17/17 \% | 20/22 | - | 25/35 | - | 50 | - | 60 | - | 75 | - | ns |
| ${ }^{\text {t }}$ AS | Address Set-up Time | 0 \%. ${ }_{\text {\% }}^{\text {\% }}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {wp }}$ | Write Pulse Width | 13/17/17 ${ }_{\text {\% }}$. $\times$. | 20/22 | - | 25/35 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\text {WR1, } 2}$ | Write Recovery Time | 0 \% ${ }^{\text {\% }}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}{ }_{\text {WHZ }}$ | Write Enable to Output High ${ }^{(4)}$ | - 5/6/6 | - | 7/10 | - | 10/15 | - | 25 | - | 30 | - | 40 | ns |
| $t_{\text {dW }}$ | Data Valid to End of Write | 8/10/10, | 13 | - | 15/20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0, \% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {tow }}$ | Output Active from End of Write ${ }^{(4)}$ | \% | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Both chip selects must be active low for the device to be selected.
4. This parameter guaranteed but not tested.
5. Preliminary data only for military devices.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3, n}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5,8)}$


## NOTES:

1. WE, $\overline{\mathrm{CS}}_{1}$ or $\overline{\mathrm{CS}}_{2}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{W P}$ ) of a low $\overline{\mathrm{CS}}_{1}$, a low $\overline{\mathrm{CS}}_{2}$ and a low WE.
3. $t_{W R}$ is measured from the earlier of $\overline{C S_{1}}, \overline{C S}_{2}$ or $\overline{W E}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the $W \mathbb{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.
7. If $\overline{\mathrm{OE}}$ is low during a WE controlled write cycle, the write pulse width must be the greater of $t_{\text {WP }}$ or ( $t_{W H Z}+t_{D W}$ ) to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.
8. $\overline{O E}=V_{\mathbb{I}}$

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}_{1}$ | $\overline{\mathrm{CS}}_{\mathbf{2}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | I/ | POWER |
| :--- | :---: | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | X | High Z | Standby |
| Standby | X | H | X | X | High Z | Standby |
| Read | L | L | H | L | D OuT | Active |
| Write | L | L | L | X | D $_{\text {IN }}$ | Active |
| Read | L | L | H | H | High Z | Active |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right)$

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is determined by device characterization, but is not production tested.

## ORDERING INFORMATION



## FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- Separate data inputs and outputs
- IDT71981S/L: outputs track inputs during write mode
- IDT71982S/L: high impedance outputs during write mode
- High speed (equal access and cycle time)
- Military: 20/25/30/35/45/55/70/85ns (max.)
- Commercial: 15/19/20/25/30/35/45ns (max.)
- Low power consumption
- IDT71981/2S

Active: 350 mW (typ.)
Standby: 100 $\mu \mathrm{w}$ (typ.)

- IDT71981/2L

Active: 300 mW (typ.)
Standby: $30 \mu \mathrm{w}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- High-density 28 -pin hermetic and plastic DIP, 28-pin leadless chip carrier, 28-pin SOIC
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71981/IDT71982 are 65,536-bit high-speed static RAMs organized as $16 \mathrm{~K} \times 4$. They are fabricated using IDT's highperformance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

Access times as fast as 15 ns are available with typical power consumption of only 300 mW . These circuits also offer a reduced power standby mode (lsb). When $\overline{\mathrm{CS}}_{1}$ goes high, the circuit will automatically go to, and remain in, this standby mode. In the ultra-low-power standby mode (Issi), the devices consume less than 2.5 mW , typically. This capability provides significant system-level power and cooling savings. The low-power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only $30 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT71981/IDT71982 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.
The IDT71981/IDT71982 are packaged in either space-saving 28 -pin, 400 mil hermetic DIPs, 28 -pin 300 mil plastic DIP, 28 -pin SOIC or 28-pin leadless chip carriers, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



DIP/SOIC TOP VIEW

## LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


PIN NAMES

| $\mathrm{A}_{0}-A_{13}$ | Address Inputs | $\mathrm{D}_{1}-\mathrm{D}_{4}$ | DATA $_{\text {IN }}$ |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ | Chip Selects | $Y_{1}-Y_{4}$ | DATA $_{\text {out }}$ |
| $\overline{\mathrm{WE}}$ | Write Enable | GND | Ground |
| $\overline{\mathrm{OE}}$ | Output Enable | $V_{\mathrm{CC}}$ | Power |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{LL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C C}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$


NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | $\begin{aligned} & 71981 / 2 \mathrm{~S} 15 \\ & \text { СОM'L. MIL. } \end{aligned}$ | $\begin{gathered} \text { 71981/2 } \\ \text { S19/20 } \\ \text { COM'L.MIL. } \end{gathered}$ | $\begin{aligned} & \text { 71981/2S25 } \\ & \text { 71981/2L25 } \\ & \text { COM'L.MIL. } \end{aligned}$ | 71981/2S30/35 71981/2L30/35 COM'L. MIL | $\begin{aligned} & 71981 / 2 \mathrm{~S} \\ & 71981 / 2 \mathrm{~L} \\ & \text { COM'L. } \end{aligned}$ | $\begin{gathered} 5 / 55^{(3)} \\ 5 / 55^{(3)} \\ \text { MIL. } \end{gathered}$ | 71981/2S70 71981/2L70 COM'L. MIL | $\begin{aligned} & 71981 / 2 S 85 \\ & 71981 / 2 L 85 \\ & \text { COM'L.MIL } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lccl | Operating Power Supply Current $\overline{C S}=V_{I L}$, Outputs Open $V_{\mathrm{Cc}}=$ Max., $f=0^{(2)}$ | S | \%35\% ${ }_{\text {\% }}^{\text {\% }}$ | 120140 | 100125 | 100110 | 100 | 110 | - 110 | - 110 | mA |
|  |  | L |  | - | $85 \quad 110$ | 8595 | 85 | 95 | - 95 | - 95 |  |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Dynamic Operating Current $\overline{C S}=V_{\mathrm{L}}$. Outputs Open, $v_{c c}=$ Max., $f=f_{\text {MAX }}{ }^{(2)}$ | S | $180$ | $155 \quad 175$ | 135155 | 125140 | 125 | 140 | - . 140 | - 140 | mA |
|  |  | L |  | - | 125145 | 115/105 125/115 | 100 | 110 | - 110 | - 105 |  |
| ${ }^{\text {SB }}$ | Standby Power Supply Current (TTL Level) $\overline{C S} \geq V_{L}$, $V_{C C}=$ Max., Outputs Open $f=f_{\text {MAX }}{ }^{(2)}$ | S |  | $60 \quad 70$ | 5560 | 50/45 55/50 | 45 | 50 | - 50 | - 50 | mA |
|  |  | L |  | - - | $45 \quad 50$ | 40/35 45/40 | 30 | 35 | - 35 | - 35 |  |
| $I_{S B 1}$ | $\begin{array}{\|l\|} \hline \text { Full Standby } \\ \text { Power Supply } \\ \text { Current (CMOS } \\ \text { Level) } \\ \overline{C S} \geq V_{\mathrm{HC}}, \\ \mathrm{~V}_{\mathrm{CC}}=M a x ., \\ \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \\ \mathrm{V}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{LC}}, \mathrm{f}=0^{(2)} \\ \hline \end{array}$ | S | 25 | $20 \quad 25$ | 1520 | 15 20 | 15 | 20 | - 20 | - 20 | A |
|  |  | L |  | - | 0.51 .5 | 0.5. 1.5 | 0.5 | 1.5 | - 1.5 | - 1.5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{R c} . f=0$ means no input lines change.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L. Version Only) $\mathrm{K}_{\mathrm{c}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{Cc}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\frac{\mathrm{V}_{\mathrm{cc}} @}{2.0 \mathrm{~V}}$ | $\begin{gathered} V_{c c} @ \\ 2.0 \mathrm{~V} \end{gathered}$ |  |
| $V_{\text {DR }}$ | $V_{C C}$ for Data Retention | - |  |  | 2.0 | - - | - - | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current | MIL. <br> COM'L. $\begin{aligned} & \overline{C S} \geq V_{H C} \\ & V_{I N} \geq V_{H C} \text { or } \leq V_{L C} \end{aligned}$ |  | - | $\begin{array}{lr} 10 & 15 \\ 10 & 15 \end{array}$ | $\begin{array}{ll} 600 & 900 \\ 150 & 225 \end{array}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ | - | - | ns |
| $11{ }^{1}{ }^{(3)}$ | Input Leakage Current |  |  | - | - | 2 | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW $\mathrm{V}_{\mathrm{cc}}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise and Fall Times | 5 s |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ1}, 2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHZ}, 2}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\text {ow }}$ and $\mathbf{t}_{\text {WHz }}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only. Data for 20 ns devices is preliminary for military temperature range.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Both chip selects must be active low for the device to be selected.
4. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}_{1}=\mathrm{V}_{\mathrm{LL}}, \overline{\mathrm{CS}}_{2}=\mathrm{V}_{\mathrm{IL}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{1}$, and or $\overline{\mathrm{CS}}_{2}$ transition low.
4. $\overline{O E}=V_{\mathrm{LL}}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.
6. This parameter is guaranteed but not tested.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 \mathrm{~V} \pm 10 \%$. All Temperature Ranges)

| SYMBOL | PARAMETER | $71981 / 2$ S15 $5^{(1)}$ $/ 19 / 20$ MIN. | $\begin{aligned} & 71981 / 2525 / 30 \\ & 71981 / 2125 / 30 \\ & \text { MIN. MAX. } \end{aligned}$ |  | 71981/2S35/45$71981 / 2 L 35 / 45$MIN. $\quad$ MAX. |  | $\begin{aligned} & 71981 / 2 S 5^{(2)} \\ & 71881 / 255^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 71981 / 2570^{(2)} \\ & 71981 / 2 \mathrm{~L} 0^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 71981 / 2 \mathrm{~S} 85^{(2)} \\ & 71981 / 2 \mathrm{~L} 5^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ w | Write Cycle Time | 13/17/17\% \% ${ }^{\text {- }}$ - | 20/22 | - | 30/40 | - | 50 | - | 60 | - | 75 | - | ns |
| ${ }^{t_{\text {cwi,2 }}}$ | Chip Select to End of Write | 13/17/17/\% \% $^{-}$ | 20/22 | - | 25/35 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 13/17/17\% ${ }^{\text {a }}$ - | 20/22 | - | 25/35 | - | 50 | - | 60 | - | 75 | - | ns |
| ${ }^{\text {A }}$ AS | Address Set-up Time | 0 - - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WP }}$ : | Write Pulse Width | 13/17/17\% | 20/22 | - | 25/35 | - | 50 | - | 60 | - | 75 | - | ns |
| ${ }^{\text {WhR1, } 2}$ | Write Recovery Time | 0 \% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WHZ }}$ | Write Enable to Output High $Z^{(3,5)}$ | - ${ }^{\text {20\% }}$. $5 / 6 / 6$ | - | 7/10 | - | 10/15 | - | 25 | - | 30 | - | 40 | ns |
| ${ }^{\text {t }}$ DW | Data Valid to End of Write | 8/10/30 - | 13 | - | 15/20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0\% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Output Active from End of Write $(3,5)$ | 5\% \% - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{r}$ | Data Valid to Output Valid ${ }^{(3,4)}$ | \% ${ }_{\text {\% }}$ | - | 20/25 | - | 30/35 | - | 40 | - | 45 | - | 50 | ns |
| $t_{\text {wr }}$ | Write Enable to Output Valid ${ }^{(3,4)}$ | \% $\times$ \% $12 / 15$ | - | 20/25 | - | 30/35 | - | 40 | - | 45 | - | 50 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only. Data for 20 ns devices is preliminary for military temperature range.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. For IDT71981S/L only.
5. For IDT71982S/L only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\mathrm{WE}}$ CONTROLLED TIMING) ${ }^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,5)}$


## TIMING WAVEFORM OF WRITE CYCLE NO. 3 (WE CONTROLLED, $\overline{O E}$ LOW) ${ }^{(1,5)}$



NOTES:

1. WE or $\overline{C S}_{1}$, or $\overline{\mathrm{CS}}_{2}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{WP}}$ ) of a low WE , a low $\overline{C S}_{1}$ and a low $\overline{\mathrm{CS}}_{2}$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $\mathrm{CS}_{1}, \overline{\mathrm{CS}}_{2}$ or WE going high to the end of the write cycle.
4. If the $\overline{\mathrm{CS}}_{1}$ and or $\overline{\mathrm{CS}}_{2}$ low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
5. $\overline{O E}$ is continuously low ( $\overline{O E}=V_{L L}$ ).
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.
7. For IDT71981 only.
8. For IDT71982 only.
9. DATA $_{\text {OUT }}=$ DATA $_{\text {IN }}$

TRUTH TABLE

| MODE | $\overline{\mathrm{CS}}_{1}$ | $\overline{\mathrm{CS}}_{2}$ | WE | $\overline{O E}$ | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | x | X | High Z | Standby |
| Standby | X | H | X | X | High Z | Standby |
| Read | L | L | H | L | Dout | Active |
| Write (1) | L | L | L | L | $\mathrm{D}_{\text {IN }}$ | Active |
| Write (1) | L | L | L | H | High Z | Active |
| Write (2) | L | L | L | X | High Z | Active |
| Read | L | L | H. | H | High Z | Active |

NOTES:

1. For IDT71981 only.
2. For IDT71982 only.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B

Ceramic DIP ( 300 mil )
Plastic DIP ( 300 mil )
Sidebraze DIP ( 400 mil )
Leadless Chip Carrier
Small Outtine IC (Gull Wing)
Small Outline IC (J-Bend)


Standard Power
Low Power
64K ( $16 \mathrm{~K} \times 4$-Bit)
64K (16K x 4-Bit) High Impedance Outputs

## FEATURES:

- $16 \mathrm{~K} \times 4$-Bit Organization
- High-speed Cycle Time
- Commercial: 25ns
- Military: 30ns
- Address, Data, $\overline{\mathrm{S}}$ and $\bar{W}$ Registered inputs
- External Clock Control
- Transparent Latched Outputs
- Internal Self-Timed Write Pulse Generation
- Separate I/O
- TTL-Compatible Input and Output
- High Output Drive Capability
- Produced with Advanced CEMOS ${ }^{\text {TM }}$ High-Performance Technology
- Low Power-Consumption and High Reliability
- Single 5 Volt Power Supply
- Military Product is MIL-STD-883, Class B Compliant
- Wide Variety of Packages Available


## DESCRIPTION:

The IDT61592 is a 65,536 -bit high-speed, synchronous static RAM organized as $16 \mathrm{~K} \times 4$. It features the input registers and transparent latched outputs needed for low chip-count cache data RAM and writeable control store designs.

All inputs have positive-edge triggered, non-inverting registers controlled by the external clock input (CLK), allowing precise cycle control. When CLK is low, the device output becomes transparent, permitting access to RAM data within the same cycle. When CLK is high, the output data is latched.

The device features internally self-timed write operations, which are triggered by the rising edge of the external clock input. This eliminates the need for external write pulse generation and allows greater flexibility for incoming signals.

The IDT61592 is fabricated using IDT's high-performance CEMOS ${ }^{\text {TM }}$ technology, which features extremely low power consumption and high-reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



TRUTH TABLE

| $\overline{\mathbf{S}}$ | $W$ | $Q_{0}-Q_{3}$ | FUNCTION |
| :--- | :---: | :---: | :--- |
| $L$ | $L$ | $Z$ | Write |
| $L$ | $H$ | Data Out | Read |
| $H$ | $X$ | $Z$ | Deselected |

NOTE:
$\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't care, $\mathrm{Z}=$ High Impedance

|  | CMOS SYNCHRONOUS STATIC RAM WITH OUTPUT REGISTERS 64 K (16K x 4-BIT) |  |
| :---: | :---: | :---: |

## FEATURES:

- $16 \mathrm{~K} \times 4$-Bit Organization
- High-speed Cycle Time
- Commercial: 25ns
- Military: 30ns
- High-speed Clock Access Time
- Commercial: 10ns
- Military: 13ns
- Address, Data, $\bar{S}$ and $\bar{W}$ Registered Inputs
- Registered Outputs
- Internal Self-Timed Write Pulse Generation
- Separate I/O
- TTL-Compatible Input and Output
- High Output Drive Capability
- Produced with Advanced CEMOS ${ }^{\text {TM }}$ High-Performance Technology
- Low Power-Consumption and High Rellability
- Single 5 Volt Power Supply
- Military Product is MIL-STD-883, Class B Compliant


## DESCRIPTION:

The IDT61593 is a 65,536 -bit high-speed, synchronous static RAM organized as $16 \mathrm{~K} \times 4$. It features the registered inputs and outputs needed for low chip-count cache data RAM and writeable control store designs.

All inputs have positive-edge triggered, non-inverting registers controlled by the external clock input (CLK), allowing precise cycle control. All outputs are also registered. At the rising edge of CLK, the RAM data from the previous CLK high cycle is clocked into the output registers. This feature is ideal in pipelined applications.
The device features internally self-timed write operations, which are triggered by the rising edge of the external clock input. This eliminates the need for external write pulse generation and allows greater flexibility for incoming signals.

The IDT61593 is fabricated using IDT's high-performance CEMOS ${ }^{\text {TM }}$ technology, which features extremely low power consumption and high-reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



TRUTH TABLE ${ }^{(1)}$

| $\overline{\mathbf{s}}$ | $\bar{W}$ | $Q_{0}-Q_{3}$ | FUNCTION |
| :---: | :---: | :---: | :--- |
| $L$ | $L$ | $Z$ | Write |
| $L$ | $H$ | Data Out | Read |
| $H$ | $X$ | $Z$ | Deselected |

NOTE:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don'tcare, $\mathrm{Z}=$ High Impedance

## FEATURES:

- $16 \mathrm{~K} \times 4$-Bit Organization
- High-speed Cycle Time
- Commercial: 25ns
- Military: 30ns
- High-speed Clock Access Time
- Commercial: 10ns
- Military: 13ns
- Address, Data and $\bar{W}$ Registered Inputs
- External Clock Control
- Registered Outputs
- Output Enable
- Internal Self-Timed Write Pulse Generation
- Separate I/O
- TTL-Compatible Input and Output
- High Output Drive Capability
- Produced with Advanced CEMOS ${ }^{\text {TM }}$ High-Performance Technology
- Low Power-Consumption and High Reliability
- Single 5 Volt Power Supply
- Military Product is MIL-STD-883, Class B Compliant
- Wide Variety of Packages Available


## DESCRIPTION:

The IDT61594 is a 65,536 -bit high-speed, synchronous static RAM organized as $16 \mathrm{~K} \times 4$. It features the registered inputs and outputs needed for low chip-count cache data RAM and writeable control store designs.

All inputs have positive-edge triggered, non-inverting registers controlled by the external clock input (CLK), allowing precise cycle control. All outputs are also registered. At the rising edge of CLK, the RAM data from the previous CLK high cycle is clocked into the output registers. This feature is ideal in pipelined applications.

The output enable ( $\overline{\mathrm{OE}}$ ) facilitates designs using asynchronous bus control.

The device features internally self-timed write operations, which are triggered by the rising edge of the external clock input. This eliminates the need for external write pulse generation and allows greater flexibility for incoming signals.

The IDT61594 is fabricated using IDT's high-performance CEMOS ${ }^{\text {TM }}$ technology, which features extremely low power consumption and high-reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



## TRUTH TABLE

| $W$ | $Q_{0}-Q_{\mathbf{3}}$ | FUNCTION |
| :---: | :---: | :---: |
| $L$ | High $Z$ | Write |
| $H$ | Data Out | Read |

[^3]
## FEATURES:

- $16 \mathrm{~K} \times 4$-Bit Organization
- High-speed Cycle Time
- Commercial: 25ns
- Military: 30ns
- Address, Data and $\bar{W}$ Registered Inputs
- External Clock Control
- Transparent Latched Outputs
- Output Enable
- Internal Self-Timed Write Pulse Generation
- Separate I/O
- TTL-Compatible Input and Output
- High Output Drive Capability
- Produced with Advanced CEMOS ${ }^{\text {™ }}$ High-Performance Technology
- Low Power-Consumption and High Reliability
- Single 5 Volt Power Supply
- Military Product is MIL-STD-883, Class B Compliant
- Wide Variety of Packages Available


## DESCRIPTION:

The IDT61595 is a 65,536 -bit high-speed, synchronous static RAM organized as $16 \mathrm{~K} \times 4$. It features the registered inputs and outputs needed for low chip-count cache data RAM and writeable control store designs.

All inputs have positive-edge triggered, non-inverting registers controlled by the external clock input (CLK), allowing precise cycle control. When CLK is low, the device output becomes transparent, permitting access to RAM data within the same cycle. When CLK is high, the output data is latched.

The output enable ( $\overline{O E}$ ) facilitates designs using asynchronous bus control.

The device features internally self-timed write operations, which are triggered by the rising edge of the external clock input. This eliminates the need for external write pulse generation and allows greater flexibility for incoming signals.

The IDT61595 is fabricated using IDT's high-performance CEMOS ${ }^{\text {TM }}$ technology, which features extremely low power consumption and high-reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



TRUTH TABLE

| $\mathbf{W}$ | $\mathbf{Q}_{\mathbf{0}}-\mathbf{Q}_{\mathbf{3}}$ | FUNCTION |
| :---: | :---: | :---: |
| L | High $\mathbf{Z}$ | Write |
| H | Data Out | Read |

$\mathrm{H}=$ High, $\mathrm{L}=$ Low


## FEATURES:

- High-Speed Address Access Time
- Military: 20/25/35ns
- Commercial: 15/20/25ns
- On-Board Address Latches
- Low-Power Consumption and High-Reliability
- Battery Back-Up Operation: 2-Volt Data Retention (L Version Only)
- Produced with Advanced CEMOS ${ }^{\text {TM }}$ High-Performance Technology
- Single 5V ( $\pm 10 \%$ ) Power Supply
- Input and Output Directly TTL Compatible
- Three-State Output
- Bidirectional Data Inputs and Outputs
- Static Operation No Clocks or Refresh Required
- Military Product Compliant to MIL-STD-883, Class B


## DESCRIPTION:

The 71598 is 65,536 -bit high-speed static RAM organized as $16 \mathrm{~K} \times 4$ with internal address latches. It is fabricated using IDT's high-performance, high-reliability CEMOS ${ }^{\text {TM }}$ technology.

Address access times as fast as 15 ns are available with typical power consumption of only 300 mW . The 71598 excels in cache applications because of the on-chip address latches, which reduce system part count. This device is the preferred solution with 64 K Byte Caches including the Intel 80386 and MIPS applications. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $10 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT71598 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## FEATURES:

- Fast Output Enable ( $\overline{\mathrm{OE}})$ pin available for added system flexibility
- High speed (equal access and cycle times)
- Military: 25/35/45/55/70ns (max.)
- Commercial: 20/25/35/45/55ns (max.)
- Low power consumption
- IDT61298S

Active: 400 mW (typ.)
Standby: $400 \mu \mathrm{w}$ (typ.)

- IDT61298L

Active: 350 mW (typ.)
Standby: 100 w (typ.)

- Battery back-up operation-2V data retention (L version only)
- JEDEC standard pinout
- 28-pin DIP
- Produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- Bidirectional data inputs and outputs
- Inputs/Outputs TTL-compatible
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT61298 is a 262, 144-bit high-speed static RAM organized as $64 \mathrm{~K} \times 4$. It is fabricated using IDT's high-performance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

The IDT61298 features two memory control functions: Chip Select (CS) and Output Enable (OE). These two functions greatly enhance the IDT61298's overall flexibility in high-speed memory applications.

Access times as fast as 20ns are available with typical power consumption of only 350 mW . The IDT61298 offers a reduced power standby mode, $\mathrm{I}_{\text {SB1 }}$, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $100 \mu \mathrm{~W}$ when operating from a 2 V battery.

All inputs and outputs are TTL-compatible and the device operates from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT61298 is packaged in a 28 -pin sidebraze or plastic 300 mil DIP plus an SOIC, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



## PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | Address Inputs | $1 / \mathrm{O}_{1-4}$ | Data Input/Output |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select | $\mathrm{V}_{\mathrm{Cc}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable | GND | Ground |
| $\overline{\mathrm{OE}}$ | Output Enable |  |  |

## LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}}($ min. $)=-3.0 \mathrm{~V}$ for pulse width less than $20 n \mathrm{~s}$.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT61298S |  |  | IDT61298L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MAX. | MiN. |  | MAX. |  |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=G N D$ to $\mathrm{V}_{\mathrm{CC}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{HLO}^{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & C S=V_{I H} . V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. |  | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ |  | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $V_{0 L}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{lOL}=-4 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)} V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | FUNCTION | $\begin{aligned} & 61298 S 20 \\ & 61298 \mathrm{~L} 20 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 61298 \mathrm{~S} 25^{(2)} \\ & 61298 \mathrm{~L} 5^{(2)} \end{aligned}$ |  | $\begin{aligned} & \text { 61298S35 } \\ & \text { 61298L35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 61298 S 45 \\ & 61298 L 45 \end{aligned}$ |  | $\begin{aligned} & 61298555 \\ & 61298 L 55 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 61298570 \\ & 61298 L 70 \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L. MIL. |  | COM'L. MIL. |  | COM'L. MIL. |  | COM'L. MIL. |  | COM'L. MIL. |  | COM'L.MIL. |  |  |
| $\mathrm{lcCl}_{1}$ | Operating Power Supply Current $\overline{C S}=V_{L}$. Outputs Open,$V_{C C}=\text { Max., } f=0^{(3)}$ | S | READ | 70 | - | 60 | 70 | 50 | 60 | 50 | 60 | 50 | 60 | - | 60 |  |
|  |  |  | WRITE ${ }^{(4)}$ | 120 | - | 110 | 120 | 100 | 110 | 100 | 110 | 100 | 110 | - | 110 |  |
|  |  | L | READ | 50 | - | 40 | 50 | 30 | 40 | 30 | 40 | 30 | 40 | - | 40 | A |
|  |  |  | WRITE ${ }^{(4)}$ | 110 | - | 100 | 110 | 90 | 100 | 90 | 100 | 90 | 100 | - | 100 |  |
| $\mathrm{ICC2}$ | Dynamic Operating <br> Current <br> $\overline{C S}=V_{L}$. <br> Outputs Open, $V_{c c}=\text { Max. }$ $f=f_{\text {MAX }}{ }^{(3)}$ | S | READ | 170 | - | 160 | 170 | 150 | 160 | 150 | 160 | 150 | 160 | - | 160 |  |
|  |  |  | WRITE ${ }^{(4)}$ | 170 | - | 160 | 170 | 150 | 160 | 150 | 160 | 150 | 160 | - | 160 |  |
|  |  | $L$ | READ | 150 | - | 140 | 150 | 130 | 140 | 130 | 140 | 130 | 140 | - | 140 |  |
|  |  |  | WRITE ${ }^{(4)}$ | 150 | - | 140 | 150 | 130 | 140 | 130 | 140 | 130 | 140 | - | 140 |  |
| $I_{S B}$ | Standby Power Supply Current (TTL Level) $\overline{C S} \geq V_{H}$ $V_{C C}=$ Max., $f=f_{M A X}{ }^{(3)}$ Outputs Open. | S |  | 35 | - | 35 | 35 | 35 | . 35 | 35 | 35 | 35 | 35 | - | 35 |  |
|  |  | L |  | 20 | - | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 | - | 20 |  |
|  | Full Standby PowerSupply Current(CMOS Level)$\overline{C S} \geq V_{H C}$$V_{C C}=$ Max., $f=0^{(3)}$ | S |  | 30 | - | 30 | 35 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 |  |
|  |  | L |  | 1.5 | - | 1.5 | 4.5 | 1.5 | 4.5 | 1.5 | 4.5 | 1.5 | 4.5 | - | 4.5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Preliminary data for military devices only.
3. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / \mathrm{t}_{\text {tc }} f=0$ means no input lines change.
4. Write cycle current specifications are included to aid in the design of extremely sensitive applications. It should be noted that in most systems the ratio of read cycles to write cycles is extremely high. When calculating total current consumption, the designer should weight these figures by the percentage of "On" time as well as the anticipated ratio of read to write cycles (usually greater than $90 \%$ ).

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(LVersion Only) $\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{V}_{\mathrm{cc}} @$ | $\mathrm{V}_{\mathrm{cc}} \mathrm{Q}_{3.0 \mathrm{~V}}$ |  |  |
| $V_{\text {DR }}$ | $V_{C C}$ for Data Retention |  |  |  | 2.0 | - | - | - | - | V |
| $\mathrm{I}_{\text {cCor }}$ | Data Retention Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \quad \begin{aligned} & \text { MIL. } \\ & \text { COM'L. }\end{aligned}$ |  | - | 50 | 75 75 | 2000 500 | $\begin{gathered} 3000 \\ 750 \end{gathered}$ | $\mu \mathrm{A}$ |
| $t_{C D R}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  |  |  | ns |
| $t_{\text {R }}{ }^{(3)}$ | Operation Recovery Time |  |  | $t_{\text {RC }}{ }^{(2)}$ | - |  |  |  | ns |
| $\mid l u_{\text {l }}{ }^{(3)}$ | Input Leakage Current |  |  | - | - |  |  | 2 | $\mu \mathrm{A}$ |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW $\mathrm{V}_{\mathrm{Cc}}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reterence Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Flgure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\text {ow }}$ and $t_{\text {Whz }}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 V \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{gathered} 61298 \mathrm{~S} 20^{(1)} \\ 61298 L 20^{(1)} \\ \text { MIN. MAX. } \end{gathered}$ |  | $\begin{aligned} & 61298 \mathrm{~S} 25^{(4)} \\ & 61298 \mathrm{5} 5^{(4)} \end{aligned}$ |  | $61298 S 35$$61298 L 35$ |  | $\begin{gathered} 61298 \mathrm{S45} \\ 61298 \mathrm{~L} 45 \\ \hline \end{gathered}$ |  | 61298 S 5561298 L 55 |  | $\begin{array}{\|c\|} \hline 61298 S 70^{(2)} \\ 61998 L 70^{(2)} \\ \text { MIN. MAX. } \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $t_{A A}$ | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\text {ACS }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{CLI}^{(3)}}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - | 12 | - | 15 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}{ }^{(3)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{(3)}$ | Chip Select to Output in High $\mathbf{Z}$ | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(3)}$ | Output Disable to Output in High Z | - | 10 | - | 13 | - | 15 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{(3)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}{ }^{(3)}$ | Chip Deselect to Power Down Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. Preliminary data for military devices only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{L L}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=V_{L L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 61298 \mathrm{~S}_{20}^{(1)} \\ & 61298 \mathrm{~L} 0^{(1)} \end{aligned}$ |  | $\begin{aligned} & \text { 61298S25 } \\ & 61298 L 25^{(4)} \end{aligned}$ |  | $\begin{aligned} & \hline 61298 \mathrm{~S} 35 \\ & 61298 \mathrm{~L} 35 \end{aligned}$ |  | $\begin{aligned} & \hline 61298 \mathrm{S45} \\ & 61298 \mathrm{L45} \end{aligned}$ |  | $61298 S 55$$61298 L 55$ |  | $\begin{aligned} & 61298 S 70^{(2)} \\ & 61298 \mathrm{LO} 0^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MIN. |  | MIN. | MAX. | MIN. | MAX. |  |  |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60. | - | ns |
| $\mathrm{t}_{\mathrm{cw}}$ | Chip Select to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| ${ }^{t}{ }_{\text {AW }}$ | Address Valid to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WP }}$ | Write Pulse Width | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\text {wn }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{WHZ}}{ }^{(3)}$ | Write Enable to Output in High Z | - | 13 | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {OW }}{ }^{(3)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. Preliminary data for military devices only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ( $\overline{\text { WE CONTROLLED TIMING) }}{ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{w}}$ or $\mathrm{t}_{\mathrm{wp}}$ ) of a low $\overline{\mathrm{CS}}$ and a low $\overline{W E}$.
3. $t_{\text {wh }}$ is measured from the earlier of $\overline{C S}$ or $W E$ going high to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a WE controlled write cycle, the write pulse width must be the larger of $t_{\mathrm{wP}}$ or ( $\mathrm{t}_{\mathrm{wHz}}+t_{\mathrm{DW}}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{Dw}}$. If $\overline{O E}$ is high during a $W E$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TRUTH TABLE

| MODE | $\overline{\mathrm{CS}}$ | $\overline{W E}$ | $\overline{O E}$ | 1/0 | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | H | L | Dout | Active |
| Write | L | L | X | $\mathrm{D}_{\text {IN }}$ | Active |
| Read | L | H | H | High 2 | Active |

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## ORDERING INFORMATION



## FEATURES:

- High-speed (equal access and cycle time)
- Military: 25/35/45/55/70ns (max.)
- Commercial: 20/25/35/45/55/ns (max.)
- Low-power operation
- IDT71258S

Active: 400 mW (typ.)
Standby: $400 \mu \mathrm{~W}$ (typ.)

- IDT71258L

Active: 350 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in high-density industry standard 24-pin, 300 mil DIP, 24-pin SOIC (gull-wing and J-Bend), 28-pin LCC, and a 24-pin Cerpack
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71258 is a 262, 144-bit high-speed static RAM organized as $64 \mathrm{~K} \times 4$. It is fabricated using IDT's high-performance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a costeffective alternative to bipolar and fast NMOS memories.

Access times as fast as 20 ns are available with typical power consumption of only 350 mW . The IDT71258 offers a reduced power standby mode, Issi, which enables the designer to greatly reduce device power requirements. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $100 \mu \mathrm{~W}$ operation off a 2 V battery.

All inputs and outputs of the IDT71258 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71258 is packaged in a 24 -pin 300 mil DIP, a 24 -pin SOIC (gull-wing or J-Bend), a 28-pin LCC, and a 24 -pin Cerpack providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATION


## PIN NAMES

| $A_{0}-A_{15}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1}-1 / \mathrm{O}_{4}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| GND | Ground |
| $V_{C C}$ | Power |

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## LOGICSYMBOL



## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | VCe |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is astress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT71258S |  | IDT71258L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mid 1$ | Input Leakage Current | $\mathrm{V}_{\text {cC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 5 | - | 2 |  |
| $\mathrm{ILO}_{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=M_{a x} . \\ & C S=V_{\mathrm{IH}} \cdot V_{\mathrm{OUT}}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 5 | - | 2 |  |
| $V_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} . \end{aligned}$ |  | - | 0.4 | - | 0.4 | V |
|  |  |  |  | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS $\left.{ }^{(1)} \quad \mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$


## NOTES:

1. All values are maximum guaranteed values.
2. Write cycle current specifications are included to aid in the design of extremely sensitive applications. It should be noted that in most systems the ratio of read cycles to write cycles is extremely high. When comparing these figures to those on other data sheets, we recommend that the read cycle data is used (especially where "Average" current consumption figures are specified).
3. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $/ \mathrm{t}_{\mathrm{Rc}} \cdot f=0$ means no input lines change.
4. Preliminary data for military devices only.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER(1) | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization butis but production tested.

TRUTH TABLE $\left(\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$

| $\overline{W E}$ | $\overline{C S}$ | $\mathrm{I} / \mathrm{O}$ | MODE |
| :--- | :---: | :---: | :---: |
| X | H | $\mathrm{Hi}-\mathrm{Z}$ | Standby $\left(\mathrm{ISB}^{\prime}\right)$ |
| X | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISBI) |
| H | L | $\mathrm{D}_{\text {OUT }}$ | Read |
| L | L | $\mathrm{D}_{\text {IN }}$ | Write |

## NOTE:

1. $H=V_{H} \cdot L=V_{L L^{\prime}} X=$ DON'T CARE

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(LVersion Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}} \\ 2.0 \mathrm{~V} \end{gathered}$ | $@_{3.0 \mathrm{~V}}$ | $\begin{gathered} V_{G} \\ 2.0 \mathrm{~V} \end{gathered}$ |  |  |
| $V_{D R}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $I_{\text {ccor }}$ | Data Retention Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}$ | MIL. | - | 50 | 75 | 2000 | 3000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 50 | 75 | 500 | 750 |  |
| ${ }^{\text {t }}{ }^{\text {d }}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | - | - | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ | - | - | - | - | ns |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$
2. $t_{R C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW VCC DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1\&2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OHZ}}$, $\mathrm{t}_{\mathrm{whz}}, \mathrm{t}_{\mathrm{CHz}}$, towd

AC ELECTRICAL CHARACTERISTICS $V_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges

| SYMBOL | PARAMETER | $\begin{array}{\|l\|} \hline 71258 S 2 O^{(1)} \\ 71258 L 20^{(1)} \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  | $\begin{array}{r} 71258 \mathrm{~S} 25 \\ 71258 \mathrm{~L} 25 \end{array}$ |  | $\begin{aligned} & \hline 71258 S 35 \\ & 71958135 \end{aligned}$ |  | $\begin{aligned} & 71258 S 45 \\ & 71258 L 45 \end{aligned}$ |  | $71258 S 55$ <br> $71258 L 55$ |  | $\begin{array}{\|l\|} \hline 71258570^{(2)} \\ 71258 \mathrm{~L} 70^{(2)} \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {Acs }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }_{t}{ }_{\text {clz }}$ | Chip Select to Output in Low $\mathrm{Z}^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Deselect to Output in High Z $^{(3)}$ | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3)}$


NOTES:

1. WE is high for read cycle.
2. Device is continuously selected, $\overline{C S}=V_{\text {IL }}$.
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges

| SYMBOL | PARAMETER | $\begin{array}{\|l\|} \hline 71258 \mathrm{~S} 20^{(1)} \\ 71258 L 20^{(1)} \end{array}$ |  | $\begin{aligned} & \hline 71258 S 25 \\ & 71258 L 25 \end{aligned}$ |  | $\begin{aligned} & 71258 S 35 \\ & 71258 \mathrm{~L} 35 \end{aligned}$ |  | $\begin{aligned} & 71258 \mathrm{~S} 45 \\ & 71258 \mathrm{~L} 45 \end{aligned}$ |  | $\begin{aligned} & 71258 S 55 \\ & 71258 L 55 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 71258 S 70^{(2)} \\ 71258 \mathrm{~L} 70^{(2)} \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {two }}$ | Write Cycle Time | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {t }}$ W | Chip Select to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| ${ }_{\text {t }}{ }_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}$ P | Write Pulse Width | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {W }}$ \% | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WHZ }}$ | Write Enable to Output in High $\mathrm{Z}^{(3)}$ | - | 13 | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| tow | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {t }}$ DH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Output Active from End of Write ${ }^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE CONTROLLED TIMING) ${ }^{(1,2,3,6)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CS }}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap (tcw or twr) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of the write cycle.
4. During this period, the $\mathrm{I} / \mathrm{O}$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. During a WE controlled write cycle, the pulse width must be the larger of $t_{W P}$ or ( $t_{D W}+t_{W H Z}$ ) to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required $t_{D W}$.

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) Compliant with MIL-STD-883, Class B

Plastic DIP
Cerpack
Sidebraze DIP
Small Outline IC (gull-wing)
Small Outline IC (J-Bend)
$\left.\begin{array}{l|l}\text { Commercial Only } & \\ \text { Military Only }\end{array}\right\}$

Low Power
Standard Power
256K (64K x 4-Bit) Static RAM

## FEATURES:

- Separate data inputs and outputs
- IDT71281S/L: outputs track inputs during write mode
- IDT71282S/L: high impedance outputs during write mode
- High speed (equal access and cycle time)
- Military: 25/35/45/55/70ns (max.)
- Commercial: 20/25/35/45/55ns (max.)
- Low power consumption
- IDT71281/2S

Active: 400 mW (typ.)
Standby: $400 \mu \mathrm{w}$ (typ.)

- IDT71281/2L

Active: 350 mW (typ.)
Standby: $100 \mu \mathrm{w}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- High-density 28 -pin DIP, and 28-pin SOIC
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71281/IDT71282 are 262,144-bit high-speed static RAMs organized as $64 \mathrm{~K} \times 4$. They are fabricated using IDT's highperformance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.

Access times as fast as 25ns are available with typical power consumption of only 350 mW . These circuits also offer a reduced power standby mode ( $I_{s B}$ ). When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, this standby mode. The ultra-low-power standby mode capability provides significant systemlevel power and cooling savings. The low-power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only $100 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT71281/IDT71282 are TTL-compatible and operate from a single 5 V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT71281/IDT71282 are packaged in 28-pin sidebraze and plastic DIPs, and SOICs providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of integrated Device Technology, Inc.

## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN NAMES

| $A_{0}-A_{15}$ | Address Inputs | $D_{1}-D_{4}$ | DATA $_{\text {IN }}$ |
| :--- | :--- | :--- | :--- |
| $\overline{C S}$ | Chip Select | $Y_{1}-Y_{4}$ | DATA $_{\text {OUT }}$ |
| $\overline{W E}$ | Write Enable | GND | Ground |
| $V_{C C}$ | Power |  |  |

LOGIC SYMBOL


RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS (for all speeds)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT71281/2S |  |  | IDT71281/2L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
| ILII | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{Cc}}$ | MIL. СОМ'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {L }}$ | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{HH}} \cdot V_{\mathrm{OUT}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ |  | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$.

| SYMBOL | PARAMETER | POWER | FUNCTION | $\begin{aligned} & 71281 / 2 S 20 \\ & 71281 / 2 L 20 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 71281 / 2 S 25^{(2)} \\ & 71281 / 2 L 25^{(2)} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 71281 / 2 S 35 \\ 71281 / 2 L 35 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 71281 / 2545 \\ 71281 / 2 L 45 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 71281 / 2 S 55 \\ 71281 / 2 L 55 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 71281 / 2 S 70 \\ 71281 / 2 L 70 \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COM'L | MIL. | COM'L. | MIL. | COM'L | MIL | COM'L | MIL. | СОМ'L | MIL | COM' | MIL. |  |
|  | Operating Power | S | READ | 70 | - | 60 | 70 | 50 | 60 | 50 | 60 | 50 | 60 | - | 60 |  |
|  | Supply Current $\overline{C S}=V$ |  | WRITE ${ }^{(4)}$ | 140 | - | 130 | 140 | 120 | 130 | 120 | 130 | 120 | 130 | - | 130 |  |
|  | Outputs Open, | L | READ | 50 | - | 40 | 50 | 30 | 40 | 30 | 40 | 30 | 40 | - | 40 |  |
|  | $\mathrm{V}_{C C}=\mathrm{Max.} \mathrm{f}=,0^{(2)}$ |  | WRITE ${ }^{(4)}$ | 130 | - | 120 | 130 | 110 | 120 | 110 | 120 | 110 | 120 | - | 120 |  |
|  | Dynamic Operating | S | READ | 170 | - | 160 | 170 | 150 | 160 | 150 | 160 | 150 | 160 | - | 160 |  |
|  | $\overline{C S}=v_{l L}$ |  | WRITE ${ }^{(4)}$ | 180 | - | 170 | 180 | 160 | 170 | 160 | 170 | 160 | 170 | - | 170 | mA |
|  | Outputs Open, | L | READ | 150 | - | 140 | 150 | 130 | 140 | 130 | 140 | 130 | 140 | - | 140 |  |
|  | $f=f_{\operatorname{MAX}}(2)$ | L | WRITE ${ }^{(4)}$ | 160 | - | 150 | 160 | 140 | 150 | 140 | 150 | 140 | 150 | - | 150 |  |
|  | Standby Power Supply Current (TTL Level) | $s$ |  | 35 | - | 35 | 35 | 35 | 35 | 35 | 35 | 35 | 35 | - | 35 |  |
|  | $V_{c c}=\mathrm{Max}^{\text {., }}$ Outputs Open $f=f_{\text {MAX }}{ }^{(2)}$ | L |  |  | - |  | 20 | 20 | 20 | 20 | 20 | 20 | 20 | - | 20 |  |
|  | Full Standby Power Supply Current | S |  | 30 | - | 30 | 35 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 |  |
|  | $\begin{aligned} & \overline{C S} \geq V_{H C} \\ & V_{C C}=M a x ., f=0^{(2)} \end{aligned}$ | L |  | 1.5 | - | 1.5 | 4.5 | 1.5 | 4.5 | 1.5 | 4.5 | 1.5 | 4.5 | - | 4.5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Preliminary data for military devices only.
3. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{\mathrm{RC}} \cdot f=0$ means no input lines change.
4. Write cycle current specifications are included to aid in the design of extremely sensitve applications. It should be noted that, in most systems, the ratio of read cycles to write cycles is extremely high. When calculating total current consumption, the designer should weight these figures by the percentage of "On" time as well as the anticipated ratio of read to write cycles (usually greater than $90 \%$ ).

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(LVersion Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}} @ \\ 2.0 \mathrm{~V} \end{gathered}$ |  |  |  |
| $V_{\text {DR }}$ | $V_{c c}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| ${ }^{\text {c CCDR }}$ | Data Retention Current | $\overline{C S} \geq \mathrm{V}_{\mathrm{HC}} . \quad \begin{aligned} & \text { MIL. } \\ & \text { COM'L. }\end{aligned}$ |  | - | 50 50 | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{gathered} 2000 \\ 500 \end{gathered}$ | $\begin{gathered} 3000 \\ 750 \end{gathered}$ | $\mu \mathrm{A}$ |
| ${ }^{\text {t }}{ }_{\text {cDP }}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 |  |  | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $t_{R C}{ }^{(2)}$ |  |  | - | - | ns |
| $\mathrm{ILS}^{(1)}$ | Input Leakage Current |  |  | - | - |  |  | 2 | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V Cc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathbf{c L Z}}, \mathrm{t}_{\mathrm{CHz}}, \mathrm{t}_{\mathrm{ow}}$ and $\mathrm{t}_{\mathrm{wHz}}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$. All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \hline 71281 / 2 \mathrm{~S}_{2} 0^{(1)} \\ & 71281 / 2 \mathrm{L2} 0^{(1)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 71281 / 2 \mathrm{~S} 25^{(5)} \\ & 71281 / 2 \mathrm{~L} 5^{(5)} \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ |  | $\begin{aligned} & 71281 / 2 \mathrm{~S} 35 \\ & 71281 / 2 \mathrm{~L} 35 \\ & \text { MIN. MAX. } \end{aligned}$ |  | 71281/2S45 <br> $71281 / 2 L 45$ <br> MIN. MAX. |  | $\begin{aligned} & 71281 / 2555 \\ & 71281 / 2 L 55 \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 71281 / 2 S 700^{(2)} \\ & 71281 / 2 L 70^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {f }}$ | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $t_{A A}$ | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }_{\text {clz }}$ | Chip Select to Output in Low $Z^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Select to Output in High $\mathrm{Z}^{(4)}$ | - | 10 | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(4)}$ | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Both chip selects must be active low for the device to be selected.
4. This parameter guaranteed but not tested.
5. Preliminary data for military devices only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3)}$


## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{\text {IL }}$.
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $71281 / 2 S 20^{(1)}$ <br> $71281 / 2 L 20^{(1)}$ <br> MIN. MAX. |  | $\begin{aligned} & 71281 / 2 \mathrm{~S}^{(75} \\ & 71281 / 2 \mathrm{~F} 55^{(7)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 71281 / 2 \mathrm{~S} 35 \\ & 71281 / 2 \mathrm{~L} 35 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $71281 / 2 S 45$ <br> $71281 / 2 L 45$ <br> MIN. MAX. |  | $\begin{aligned} & 71281 / 2555 \\ & 71281 / 2 L 55 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 71281 / 2570^{(2)} \\ 71281 / 2 L 70^{(2)} \\ \text { MIN. MAX. } \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wo }}$ | Write Cycle Time | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\text {cw }}$ | Chip Select to End of Write ${ }^{(3)}$ | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHz }}$ | Write Enable to Output in High Z ${ }^{(4,6)}$ | - | 13 | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $t_{\text {dw }}$ | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {dH }}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {ow }}$ | Output Active from End of Write ${ }^{(4,8)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Y}}$ | Data Valid to Output Valid ${ }^{(4,5)}$ | - | 20 | - | 20 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| $t_{W Y}$ | Write Enable to Output Valid ${ }^{(4,5)}$ | - | 20 | - | 20 | - | 30 | - | 35 | - | 40 | - | 45 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Both chip selects must be active low for the device to be selected.
4. This parameter guaranteed but not tested.
5. For IDT71281S/L only.
6. For IDT71282S/L only.
7. Preliminary data for military devices only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 , ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,2,3,4)}$


## NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{CW}}$ or $\mathrm{t}_{\mathrm{wP}}$ ) of a low $\overline{C S}$, and a low WE.
3. $t_{\text {WR }}$ is measured from the earlier of $\overline{C S}$ or WE going high to the end of the write cycle.
4. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state (IDT71282 only).
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
6. IDT71282 only.
7. IDT71281 only.

TRUTH TABLE

| MODE | $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :---: | :---: | :---: | :--- | :---: |
| Standby | H | X | High Z | Standby |
| Read | L | H | Dour | Active |
| Write (1) | L | L | DIN | Active |
| Write ${ }^{(2)}$ | L | L | High Z | Active |

## NOTES:

1. For IDT71281 only.
2. For IDT71282 only.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## ORDERING INFORMATION



## Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
SOIC (J-Bend)
Plastic Dip
Sidebraze DIP
$\left.\begin{array}{l}\text { Commercial Only } \\ \text { Military Only }\end{array}\right\}$ Speed in Nanoseconds
Standard Power Low Power

256K ( $64 \mathrm{~K} \times 4$-Bit)
256K ( $64 \mathrm{~K} \times 4$-Bit) High Impedance Outputs

## FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- High-speed
- Military: 25/30/35/45/55/70/90/120/150ns (max.)
- Commercial: 15/19/20/25/30/35/45ns (max.)
- Low-power operation
- IDT6116SA

Active: 180 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)

- IDT6116LA

Active: 160 mW (typ.)
Standby: $20 \mu \mathrm{~W}$ (typ.)

- Battery backup operation-2V data retention voltage (LA version only)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates
- Single 5V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in standard 24-pin DIP, 24-pin THINDIP and plastic DIP, 24-, 28- and 32-pin LCC, 24-pin SOIC and 24-lead CERPACK and Flatpack
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 84036 is listed on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT6116SA/LA is a 16,384-bit high-speed static RAM organized as $2 \mathrm{~K} \times 8$. It is fabricated using IDT's high-performance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

Access times as fast as 15ns are available with maximum power consumption of only 666 mW . The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, a standby power mode as long as $\overline{\mathrm{CS}}$ remains high. In the standby mode, the low-power device consumes less than $20 \mu \mathrm{~W}$ typically. This capability provides significant system level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only $1 \mu \mathrm{~W}$ to $4 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT6116SA/LA are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT6116SA/LA is packaged in 24-pin 600 and 300 mil plastic or ceramic DIP, 24-, 28- and 32-pin leadless chip carriers, 24-lead CERPACK and flatpack, and a 24-lead gull-wing SOIC, providing high board-level packing densities.

Military grade product is manufactured in compliance to the latest version of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



$$
\begin{aligned}
& \text { INDEXA }
\end{aligned}
$$

$$
\begin{aligned}
& \text { 28-PIN LCC } \\
& \text { TOP VIEW }
\end{aligned}
$$

PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{10}$ | Address | $\overline{\mathrm{WE}}$ | Write Enable |
| :--- | :--- | :--- | :--- |
| $1 / \mathrm{O}_{1}-1 / \mathrm{O}_{8}$ | Data Input/Output | $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{CS}}$ | Chip Select | GND | Ground |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |  |  |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is astress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


## 32-PIN LCC TOP VIEW

LOGIC SYMBOL


RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{c c}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | 3.5 | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |
| $\mathrm{C}_{\mathrm{L}}$ | Output Load | - | - | 30 | pF |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT6116SA |  |  |  | T6116LA |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP.(1) | MAX. | MIN. | TYP.(1) | MAX. |  |
| \|l| | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=G N D$ to $\mathrm{V}_{\mathrm{CC}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ |  | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| 1 LO | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & C S=V_{\mathrm{IH}}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ |  | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{C C}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | $\begin{gathered} 6116 S A 15^{(2)} / 19^{(2) / 20^{(2)}} \\ 6116 L A 15^{(2)} / 19^{(2)} / 20^{(2)} \\ \text { COML. } \\ \text { MIL. } \end{gathered}$ | 6116SA25 6116LA2 COM'L. | $\begin{aligned} & 25 / 30 \\ & 25 / 30 \\ & \text { MIL. } \\ & \hline \end{aligned}$ | 6116 <br> 6116 <br> COM | $\begin{aligned} & \text { SA35 } \\ & \text { LA35 } \\ & \text { LMIL. } \end{aligned}$ | 6116SA 6116LA COM'L. | $\begin{array}{r} 45 / 55 \\ 45 / 55 \\ \text { M1L } \end{array}$ | 6116SA 6116LA COM'L. | $\begin{gathered} 470 / 90 \\ 170 / 90 \\ . \text { MIL. } \end{gathered}$ | 6116S 6116LA COM'L | $\begin{gathered} 0 / 150^{(3)} \\ 0 / 150^{(3)} \\ \text { MIL. } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lcCl | Operating Power Supply Current $\overline{C S}=V_{L}$. Outputs Open, $V_{C C}=$ Max., $\mathbf{f}=0$ | SA | 125/110 \% \% \% | 100/80 | 110 | 80 | 90 | 80/- | 90 | - | 90 | - | 90 | mA |
|  |  | LA | 115/100 \#\% \% \% \% | 90/75 | 105 | 75 | 85 | 75/- | 85 | - | 85 | - | 85 |  |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Dynamic Operating Current $\overline{C S}=V_{L L}$. Outputs Open, $V_{C C}=$ Max.,$f=f_{\operatorname{MAX}}{ }^{(4)}$ | SA | 150/130\%\% ${ }^{\text {\% }}$ | 120/110 | 135 | 100 | 115 | 100/- | 100 |  | 100 | - | 100/90 | mA |
|  |  | LA |  | 110/105 | 125 | 95 | 105 | 90/- | 95/90 | - | 90/85 | - | 85 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current (TTL Level) $\overline{C S} \geq V_{H}$. $V_{C C}=$ Max., Outputs Open, $f=f_{\text {MAX }}{ }^{\text {(4) }}$ | SA | 40 | 40/35 | 45 | 25 | 35 | 25/- | 25 | - | 25 | - | 25 | mA |
|  |  | LA |  | 35/30 | 40 | 25 | 30 | 20/- | 20 | - | 20/15 | - | 15 |  |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{array}{\|l\|} \hline \text { Full Standby Power } \\ \text { Supply Current } \\ \text { (CMOS Level) } \\ \hline C S \geq V_{\text {HC }} \text {. } \\ V_{C C}=M a x ., \\ V_{I N} \geq V_{\text {HC }} \text { or } \\ V_{I N} \leq V_{L C}, f=0 \\ \hline \end{array}$ | SA |  | 2 | 10 | 2 | 10 | 2/- | 10 | - | 10 |  | 10 | mA |
|  |  | LA | \% 0 - | 0.1 | 0.9 | 0.1 | 0.9 | 0.1/- |  | - | 0.9 | - | 0.9 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. $f_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}}$

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP |  | MA |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}} @ \\ 2.0 \mathrm{~V} \quad 3.0 \mathrm{~V} \\ \hline \end{gathered}$ | $\mathbf{V}_{c c} @$ |  |  |
| $V_{\text {DR }}$ | $V_{C C}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current | $\begin{array}{l\|l\|}  & \text { MIL. } \\ \hline & \text { COM'L. } \\ \hline \overline{C S} \geq V_{H C} \\ V_{\mathbb{I N}} \geq V_{H C} \text { or } \leq V_{L C} & \\ \hline \end{array}$ |  | - | 0.5 | 1.5 | 200 | 300 | $\mu \mathrm{A}$ |
|  |  |  |  | - |  | 1.5 | 20 | 30 |  |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  | - |  | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ | - |  | - |  | ns |
| $\\|_{\text {LI }}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$ |

NOTES:

1. $T_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed, but not tested.

## LOW V CC DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OHz}}$,

*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 6116 \text { SA15/19 }{ }^{(1)} / 20^{(1)} \\ & 6116 \mathrm{LA} 5 / 19^{(1)} / 20^{(1)} \end{aligned}$ | 6116SA25/306116LA25/30 |  | 6116SA35/45 6116LA35/45 |  | $\begin{array}{\|l\|} \hline 6116 S A 55^{(2)} \\ 6116 \text { LA55 }^{(2)} \end{array}$ |  | $\begin{aligned} & \text { 6116SA70/90 } \\ & \text { 6116LA70/90 } \end{aligned}$ |  | 6116SA120/150 <br> 6116LA120/150 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. |  |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 15/19/20 \%-\% | 25/30 | - | 35/45 | - | 55 | - | 70/90 | - | 120/150 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - 15/19/20 | - | 25/29 | - | 35/45 | - | 55 | - | 70/90 | - | 120/150 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - 15/20/20 | - | 25/30 | - | 35/45 | - | 50 | - | 65/90 | - | 120/150 | ns |
| $t_{\text {cLZ }}$ | Chip Select to Output in Low $Z^{(3)}$ | 5 \% \% \% \% | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {toe }}$ | Output Enable to Output Valid | - \% \% \% \% $\times 10$ | - | 13/15 | - | 20/25 | - | 40 | - | 50/65 | - | 80/100 | ns |
| $t_{\text {OLZ }}$ | Output Enable to Output in Low $Z^{(3)}$ |  | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {chaz }}$ | Chip Deselect to Output in High $Z^{(3)}$ |  | - | 12/13 | - | 15/20 | - | 30 | - | 35/40 | - | 40 | ns |
| ${ }^{\text {OHZ }}$ | Output Disable to Output in High $Z^{(3)}$ | 絞絃 |  | 10/12 |  | 13/15 | - | 30 | - | 35/40 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change |  | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


## NOTES:

1. WE is high for read cycle.
2. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is high for read cycle.
2. Device is continuously selected, $\overline{C S}=V_{\text {II }}$.
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. $\overline{O E}=V_{L}$
5. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{KC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. The specification for $\mathrm{t}_{\mathrm{DH}}$ must be met by the device supplying write data to the RAM under all operating conditions. Although $\mathrm{t}_{\mathrm{DH}}$ and $\mathrm{t}_{\mathrm{OW}}$ values will vary over voltage and temperature, the actual $\mathrm{t}_{\mathrm{DH}}$ will always be smaller than the actual $\mathrm{t}_{\mathrm{O}}$.
TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE must be high during all address transitions.
2. A write occurs during the overlap (tcw or twr) of a low CS and a low WE.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and the input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a WE controlled write cycle, the write pulse width must be the larger of $t_{W P}$ or ( $t_{W H Z}+t_{D W}$ ) to allow the $1 / O$ drivers to turn off and data tobe placed on the bus for the required $\mathrm{D}_{\mathrm{Dw}}$. If OE is high during aWE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS



NORMALIZED TYPICAL DC AND AC CHARACTERISTICS


## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | $1 / \mathrm{O}$ |
| :--- | :---: | :---: | :---: | :---: |
| Standby | $H$ | $X$ | $X$ | High $Z$ |
| Read | L | L | $H$ | DATA out |
| Read | L | $H$ | $H$ | High Z |
| Write | L | X | L | DATA $_{\text {IN }}$ |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Unput Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | $\mathbf{8}$ | pF |

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

PINOUT CONFIGURATION 16 K CMOS SRAM
IDT6116 (2K x 8)

| FUNCTION | LOGIC SYMBOL | $\begin{gathered} 24 \text { DIP/ } \\ \text { SOIC/ } \\ \text { LCC/ } \\ \text { FLATPACK } \end{gathered}$ | 28 LCC | 32 LCC |
| :---: | :---: | :---: | :---: | :---: |
| Address Line | $A_{7}$ | 1 | 1 | 4 |
| Address Line | $\mathrm{A}_{6}$ | 2 | 2 | 5 |
| Address Line | $\mathrm{A}_{5}$ | 3 | 3 | 6 |
| Address Line | $\mathrm{A}_{4}$ | 4 | 4 | 7 |
| Address Line | $\mathrm{A}_{3}$ | 5 | 5 | 8 |
| Address Line | $\mathrm{A}_{2}$ | 6 | 6 | 9 |
| Address Line | $\mathrm{A}_{1}$ | 7 | 9 | 10 |
| Address Line | $A_{0}$ | 8 | 10 | 11 |
| Input/Output | $1 / O_{1}$ | 9 | 11 | 13 |
| Input/Output | $1 / \mathrm{O}_{2}$ | 10 | 12 | 14 |
| Input/Output | $1 / \mathrm{O}_{3}$ | 11 | 13 | 15 |
| Power Ground | GND | 12 | 14 | 16 |
| Input/Output | $1 / \mathrm{O}_{4}$ | 13 | 15 | 18 |
| Input/Output | $1 / O_{5}$ | 14 | 16 | 19 |
| Input/Output | $1 / O_{6}$ | 15 | 17 | 20 |
| Input/Output | $1 / O_{7}$ | 16 | 18 | 21 |
| Input/Output | $1 / \mathrm{O}_{8}$ | 17 | 19 | 22 |
| Chip Select/ Data Retention | $\overline{\mathrm{CS}}$ | 18 | 20 | 23 |
| Address Line | $\mathrm{A}_{10}$ | 19 | 23 | 24 |
| Output Enable | $\overline{O E}$ | 20 | 24 | 25 |
| Write Enable | $\overline{W E}$ | 21 | 25 | 26 |
| Address Line | $\mathrm{A}_{9}$ | 22 | 26 | 28 |
| Address Line | $\mathrm{A}_{8}$ | 23 | 27 | 29 |
| Power Supply | $\mathrm{V}_{\mathrm{cc}}$ | 24 | 28 | 32 |

THERMAL RESISTANCE (Typical)

| PACKAGE | $\begin{aligned} & \text { PIN } \\ & \text { COUNT } \end{aligned}$ | $\theta_{\text {JA }}$ | $\theta_{\mathrm{Jc}}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 300 MIL PLASTIC DIP | 24 | 54-58 | 28-32 | $\stackrel{\circ}{\stackrel{\circ}{C} /}$ |
| 600 MIL PLASTIC DIP | 24 | 53-56 | 25-30 |  |
| 300 MIL CERDIP | 24 | 48-52 | 24-28 |  |
| 600 MIL CERDIP | 24 | 50-55 | 17-25 |  |
| FLATPACK | 24 | 85-90 | 24-28 |  |
| LCC | 24 | 85-110 | 30-45 |  |
| LCC | 28 | 85-90 | 28-35 |  |
| LCC | 32 | 80-90 | 25-35 |  |
| SOIC | 24 | 45-70 | 25-30 |  |

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Plastic THINDIP
Plastic DIP ( 600 MIL )
THINDIP (CERDIP)
CERDIP ( 600 MIL )
Leadless Chip Carrier (Indicate 24-, 28- or 32-pin)
Small Outline IC
CERPACK
Flatpack
$\left.\begin{array}{l}\begin{array}{l}\text { Commercial Only } \\ \text { Commercial Only } \\ \text { Commercial Only }\end{array} \\ \begin{array}{l}\text { Military Only } \\ \text { Military Only } \\ \text { Military Only } \\ \text { Military Only } \\ \text { Military Only }\end{array}\end{array}\right\}$ Speed in Nanoseconds

Low Power
Standard Power
16K ( $2 \mathrm{~K} \times 8$-Bit) Static RAM

# CMOS STATIC RAM 64 K ( $8 \mathrm{~K} \times 8$-BIT) 

## FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- High-speed address/chip select access time
- Military: 25/30/35/45/55/70/85/100/120/150/200ns (max.)
- Commercial: 19/20/25/30/35/45ns (max.)
- Low power consumption
- IDT7164S

Active: 300 mW (typ.)
Standby: $100 \mu \mathrm{w}$ (typ.)

- IDT7164L

Active: 250 mW (typ.)
Standby: $30 \mu \mathrm{w}$ (typ.)

- Battery backup operation-2V data retention voltage (L Version only)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single 5 V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Available in standard 28 -pin DIP ( 600 mil), 28-pin THINDIP ( 300 mil), 28-pin LCC, 32 -pin LCC and PLCC and 28 -pin SOIC
- Pin-compatible with standard 64K static RAM and EPROM
- Military product available compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-85525 is listed on this function. Refer to Section 2/page 2-2.


## DESCRIPTION:

The IDT7164 is a 65,536 bit high-speed static RAM organized as $8 \mathrm{~K} \times 8$. It is fabricated using IDT's high-performance, high-reliability CEMOS technology. Timing parameters have been specified to meet the demands of the fastest IDT79R3000 RISC processors.

Address access times as fast as 19ns are available with typical power consumption of only 250 mW . The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}_{1}$ goes high or $\mathrm{CS}_{2}$ goes low, the circuit will automatically go to, and remain in, a low-power standby mode. In the full standby mode, the low-power device typically consumes less than $30 \mu \mathrm{~W}$. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $10 \mu \mathrm{~W}$ operating off a 2 V battery.
All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7164 is packaged in a $28-\mathrm{pin}, 300$ mil THINDIP; 28-pin, 600 mil DIP; 32-pin LCC and PLCC and 28 -pin LCC and SOIC (gull-wing and J-bend), providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## LOGIC SYMBOL



## PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{12}$ | Address | $\overline{\mathrm{WE}}$ | Write Enable |
| :--- | :--- | :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{8}$ | Data Input/Output | $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{CS}}_{1}$ | Chip Select | GND | Ground |
| $\mathrm{CS}_{2}$ | Chip Select | $\mathrm{V}_{\mathrm{CC}}$ | Power |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BiAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT7164S |  |  | IDT7164L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {L }}$ | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{CS}_{1}=\mathrm{V}_{\mathrm{H}}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | $v$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | $\begin{aligned} & 7164 \mathrm{~S} 19 / 20 \\ & 7164 \mathrm{~L} 20 \\ & \text { сом'L. MIL. } \end{aligned}$ | $\begin{aligned} & \text { 7164S25 } \\ & 7164 L 25^{(4)} \end{aligned}$ <br> COM'L. MIL | $\begin{array}{\|c\|} \hline 7164 S 30 \\ 7164 \mathrm{~L} 30 \end{array}$ <br> COM'L. MIL. | $\begin{array}{l\|} \hline 7164 \mathrm{~S} 35 \\ 7164 \mathrm{~L} 35 \\ \text { сом’L. MIL. } \\ \hline \end{array}$ | $\begin{gathered} 7164 \mathrm{~S} 45 \\ 7164 \mathrm{~L} 45 \\ \text { com'L. MIL } \end{gathered}$ | $\begin{aligned} & 7164 \mathrm{~S} 55 \\ & 7164 \mathrm{~L} 55 \end{aligned}$ CON'L. MIL. | $\begin{aligned} & 7164 S 70 \\ & 7164 \mathrm{~L} 70 \end{aligned}$ <br> Сом'L. MIL. | $\begin{aligned} & 7164 \mathrm{~S} 85^{(2)} \\ & 7164 \mathrm{~L} 85{ }^{(2)} \\ & \text { сомㄴ. MIL. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\mathrm{CCl}}$ | Operating Power Supply Current, $\mathrm{CS}_{1}=\mathrm{V}_{\mathrm{L}}$, Outputs Open, $\mathrm{CS}_{2}=\mathrm{V}_{\mathrm{H}}$ $V_{C C}=$ Max., $f=0{ }^{(3)}$ | S | $100 \%$ \% | 90110 | $90 \quad 100$ | $90 \quad 100$ | $90 \quad 100$ | - 100 | - 100 | - 100 | mA |
|  |  | L | 90, \% \% | 80100 | $80 \quad 90$ | $80 \quad 90$ | $80 \quad 90$ | - 90 | - 90 | - 90 |  |
| $\mathrm{I}_{\mathrm{CC2}}$ | Dynamic Operating Current, $\mathrm{CS}_{1}=\mathrm{V}_{1 \mathrm{~L}}$. Outputs Open, $\mathrm{CS}_{2}=\mathrm{V}_{1 \mathrm{H}}$ $V_{C C}=M a x ., f=f_{M A X}{ }^{(3)}$ | S | $190 \%$ \% | 170190 | 160170 | 150160 | 150160 | - 160 | - 160 | - 160 | mA |
|  |  | L | 170\% \% | $150 \quad 170$ | 140150 | 130140 | 120130 | - 125 | - 120 | - 120 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current (TTL Level), $f=f_{\text {MAX }}{ }^{(3)}, \overline{C S} S_{1} \geq V_{H}$. or $\mathrm{CS}_{2} \geq \mathrm{V}_{\mathrm{LL}}, \mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Open | S |  | $20 \quad 20$ | $20 \quad 20$ | $20 \quad 20$ | $20 \quad 20$ | - 20 | - 20 | - 20 | mA |
|  |  | L | \% ${ }_{\text {\% }}^{\text {\% }}$ \% | 35 | 35 | 35 | 35 | - 5 | - 5 | - 5 |  |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Full Standby Power } \\ & \text { Supply Current } \\ & \text { (CMOS Level) } f=0^{(3)} \\ & \text { 1. } \overline{C S}_{1} \geq V_{H C} \text { and } \\ & \mathrm{CS}_{2} \geq V_{H C} \\ & \text { 2. } \mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}}, V_{\mathrm{CC}}=\text { Max. } \end{aligned}$ | S |  | $15 \quad 20$ | $15 \quad 20$ | $15 \quad 20$ | $15 \quad 20$ | - 20 | - 20 | - 20 | mA |
|  |  | L | \%\%\% | 0.21 .0 | 0.21 .0 | 0.21 .0 | 0.21 .0 | - 1.0 | $-1.0$ | - 1.0 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Also available: $100,120,150$ and 200 ns military devices.
3. At $f=f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{\text {RC }} \cdot f=0$ means no input lines change.
4. Military values are preliminary only.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LVersion Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{V}_{\mathrm{cc}} \mathrm{O}_{3.0 \mathrm{~V}}$ | $\mathrm{V}_{2.0 \mathrm{~V} @}^{3.0 \mathrm{~V}}$ |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $V_{C C}$ for Data Retention | - |  |  | 2.0 | - - | - - | V |
| $I_{\text {cCDR }}$ | Data Retention Current | 1. $\overline{C S}_{1} \geq V_{H C}, C_{2} \geq V_{H C}$ <br> 2. $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}}$ |  | - | $\begin{array}{ll} 10 & 15 \\ 10 & 15 \end{array}$ | $\begin{array}{cc} 200 & 300 \\ 60 & 90 \end{array}$ | $\mu \mathrm{A}$ |
| ${ }^{\text {cora }}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t_{\text {R }}$ | Operation Recovery Time |  |  | $t_{\text {RC }}{ }^{(2)}$ | - | - | ns |
| $\mathrm{HLI}^{(3)}$ | Input Leakage Current |  |  | - | - | 2 | $\mu \mathrm{A}$ |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$
2. $t_{R C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW $V_{C C}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\left.\mathbf{t}_{\mathrm{CLZ}, 2,2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHz}}, \mathrm{t}_{\mathrm{WHz}}\right), \mathrm{t}_{\mathrm{OHZ}}$,

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 7164 \text { S19/20 } \\ & 7164 \mathrm{~L} 20^{(1)} \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{array}{\|} 7164 S 25 \\ 7164 L 25 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{array}{\|c\|} \hline 7164 \text { S30 } \\ \text { 7164L30 } \\ \text { MIN. MAX. } \end{array}$ |  | 7164S35 <br> 7164 L 35 <br> MIN. MAX. |  | $\begin{array}{\|c\|} \hline 7164 \mathrm{~S} 45 \\ 7164 \mathrm{~L} 45 \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  | $\begin{aligned} & \hline 7164 S 55^{(2)} \\ & 7164 \mathrm{~L} 55^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 7164 S 70^{(2)} \\ & 7164 L 70^{(2)} \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7164 S 85^{(2)} \\ 71645^{(2)} \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RC }}$ | Read Cycle Time | 20 \% \% | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - \% $19 / 20$ | - | 25 | - | 29 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $t_{\text {ACS }}$ | Chip Select-1 Access Time ${ }^{(3)}$ | - \% \% \% \% \% \% |  | 25 |  | 30 |  | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $t_{\text {ACS2 }}$ | Chip Select-2 Access Time ${ }^{(3)}$ |  | - | 30 |  | 35 | - | 40 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $t_{C L Z 1,2}$ | Chip Select-1, 2 to Output in Low $Z^{(4)}$ | 5 \% \% \% \% \% | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - \$ \% \% 10 | - | 12 |  | 15 | - | 18 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| ${ }^{\text {tolz }}$ | Output Enable to Output in Low $Z^{(4)}$ | 3 \% \% \% \% \% | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | $\sim$ | 3 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ1,2}}$ | Chip Select-1, 2 to Output in High $\mathbf{Z}^{(4)}$ | -\%\%\%\%\% |  | 13 |  | 13 |  | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\mathrm{OHz}}$ | Output Disable to Output in High $Z^{(4)}$ | -\%M\% $\%$ \% | - | 10 | - | 12 |  | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| ${ }^{t} \mathrm{OH}$ | Output Hold from Address Change | 5, \% \% \% \% | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(4)}$ | 0 | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Select to Power Down Time ${ }^{(4)}$ | $\text { , i, in } \% ~ 20$ | - | 25 |  | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only. Also available: $100,120,150$ and 200 ns military devices.
3. Both chip selects must be active for the device to be selected.
4. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}_{1}=\mathrm{V}_{\mathrm{L}} \mathrm{CS}_{2}=\mathrm{V}_{\mathrm{H}}$.
3. Address valid prior to or coincident with $\mathrm{CS}_{1}$ transition low and $\mathrm{CS}_{2}$ transition high.
4. $\overline{O E}=V_{l L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only. Also available: $100,120,150$ and 200 ns military devices.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1)}$


## NOTES:

1. WE must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{w}}$ ) of a low $\overline{\mathrm{CS}}_{1}$ and a high $\mathrm{CS}_{2}$.
3. $\mathrm{t}_{\text {Wh1. } 2}$ is measured from the earlier of $\overline{C S_{1}}$ or $W E$ going high or $\mathrm{CS}_{2}$ going low to the end of write cycle.
4. During this period, $I / O$ pins are in the output state so that the input signals must not be applied.
5. If the $\mathrm{CS}_{1}$ low transition or $\mathrm{CS}_{2}$ high transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
6. If $\overline{O E}$ is lowduring a $W E$ controlled write cycle, the write pulse width must be the larger of $\mathrm{t}_{\mathrm{wp}}$ or ( $\mathrm{twHz}+$ bw) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $O E$ is high during aWE controlled write cycle, this requirement does not apply and the write pulse can be as shortas the specified $\mathrm{twr}_{\text {w }}$
7. DATAOUT is the same phase of write data of this write cycle.
8. If $\mathrm{CS}_{1}$ is low and $\mathrm{CS}_{2}$ is high during this period, I/O pins are in the output state. Data input signals must not be applied.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I}}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.

## ORDERING INFORMATION




## Integrated Device Technology, Inc.

## DESCRIPTION:

The IDT7165 is a high-speed 65,536-bit static RAM, organized $8 \mathrm{~K} \times 8$, with reset function. The RESET pin provides a single RAM clear control which clears all words in the internal RAM to zero when activated. This allows the memory bits for all locations to be cleared at power-on or system reset, or for a fast clear to be available to graphics, histogramming and other designs where a byte-by-byte RAM clear would cause noticeable system speed degradation.

This product is fabricated using IDT's high-performance, highreliability CEMOS technology. Address access time of 20 ns and chip select ( $\mathrm{CS}_{1}$ ) time of 15 ns are available with maximum power consumption of only 770 mW . This circuit also offers a reduced power standby mode. When $\mathrm{CS}_{2}$ goes low, the circuit will automatically go to and remain in a low-power standby mode. In the full standby mode, the low-power device typically consumes less than $30 \mu \mathrm{~W}$. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $10 \mu \mathrm{~W}$ operating from a 2 V battery.

All inputs and outputs of the IDT7165 are TTL-compatible and the device operates from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, so no clocks or refreshing operation is required.

The IDT7 165 is packaged in a 28 -pin 300 or 600 mil DIP, 28 -pin gull-wing \& J-bend SOIC, and 32-pin LCC and PLCC, providing high board level densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to the military temperature applications which require instant destruction of sensitive RAM data and demand the highest level of performance and reliability.

## 4

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## LOGIC SYMBOL

| $A_{0}$ |  |  |
| :---: | :---: | :---: |
|  | $A_{1}$ | $1 / \mathrm{O}_{1}$ |
|  | $A_{2}$ | $1 / O_{2}$ |
|  | $\mathrm{A}_{3}$ | $1 / \mathrm{O}_{3}$ |
|  | $\mathrm{A}_{4}$ | $1 / 0_{4}$ |
|  | $A_{5}$ | $1 / \mathrm{O}_{5}$ |
|  | $\mathrm{A}_{6}$ | $1 / \mathrm{O}_{6}$ |
|  | $A_{7}$ | $1 / \mathrm{O}_{7}$ |
| $\mathrm{A}_{8} \quad \mathrm{l} \mathrm{O}_{8}$ |  |  |
|  | $\mathrm{A}_{8}$ | RESET |
|  | $\mathrm{A}_{10}$ |  |
| $\begin{aligned} & A_{11} \\ & A_{12} \end{aligned}$ |  | $\mathrm{CS}_{1}$ |
|  |  | $\mathrm{CS}_{2}$ |
|  |  | WE |

## ABSOLUTE MAXIMUM RATINGS ${ }^{\text {(1) }}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| louT | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT7165S |  |  | IDT7165L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Leakage Current | $V_{C C}=M a x ., V_{\text {IN }}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | $-$ | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| Itol | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & C S=V_{I H}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

| SYMBOL | PARAMETER | POWER | $\begin{array}{\|l\|} \hline 7165 \mathrm{~S} / \mathrm{L} 20 \\ \hline \text { COM'L. MIL. } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 7165 \mathrm{~S} / \mathrm{L} 25^{(3)} \\ \hline \text { COM'L. MIL. } \\ \hline \end{array}$ | 7165S/L30 |  | 7165S/L35 |  | 7165S/L45 |  | 7165S/L55 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | COM'L | MIL. | COM'L | MIL. | СОм'L | MIL. | COM'L | MIL. |  |
| $\mathrm{CCO}_{1}{ }^{(2)}$ | Operating Power Supply Current Outputs Open,$V_{C C}=M a x ., f=0$ | S | 100 - | 90 \% 110 | 90 | 100 | 90 | 100 | 90 | 100 | 90 | 100 | mA |
|  |  | L | $90-$ | 80, $\sim 100$ | 80 | 90 | 80 | 90 | 80 | 90 | 80 | 90 |  |
| $\mathrm{ICC2}^{(2)}$ | Dynamic Operating Current Outputs Open,$v_{C C}=\operatorname{Max} ., f=f_{\text {MAX }}$ | S | 190 | 170\% 190 | 160 | 170 | 150 | 160 | 150 | 160 | 150 | 160 | mA |
|  |  | L | 170 | 150 | 140 | 150 | 130 | 140 | 120 | 130 | 115 | 125 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current (TTL Level) $\overline{\mathrm{CS}}_{1} \geq \mathrm{V}_{\mathrm{H}}$, $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LI}}$ and $\overline{\text { RESET }} \geq \mathrm{V}_{\mathrm{H}}$ <br> $V_{C C}=$ Max., Outputs Open | S | 20 \% | * 2020 | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 | mA |
|  |  | L | 3 \% ${ }^{\text {\% }}$ | 35 | 3 | 5 | 3 | 5 | 3 | 5 | 3 | 5 |  |
| $\mathrm{I}_{\text {SB } 1}$ | Full Standby Power Supply Current (CMOS Level) $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}}$ and $\overline{\mathrm{RESET}} \geq \mathrm{V}_{\mathrm{HC}}$. $V_{C C}=$ Max. | S | ${ }_{15}^{15 . \%}$, | $15 \quad 20$ | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | mA |
|  |  | L | 0.2 - | $0.2 \quad 1.0$ | 0.2 | 1.0 | 0.2 | 1.0 | 0.2 | 1.0 | 0.2 | 1.0 |  |

NOTES:

1. All values are maximum guaranteed values.
2. $\mathrm{CS}_{2}=\mathrm{V}_{\mathrm{H}}$
3. Military values are preliminary only.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} V_{c c} @ \\ 2.0 \mathrm{~V}{ }_{3.0 \mathrm{~V}} \end{gathered}$ | $\begin{gathered} V_{c c}^{@} \\ 2.0 \mathrm{~V} \quad 3.0 \mathrm{~V} \end{gathered}$ |  |  |
| $V_{\text {DR }}$ | $V_{C C}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}} \text { and } \\ & \overline{\mathrm{RESET}} \geq \mathrm{V}_{\mathrm{HC}} \end{aligned}$ | MIL. | - | 10 | 15 | 200 | 300 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - |  | 15 |  | 90 |  |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 |  |  |  | - | ns |
| $\mathrm{t}_{\mathrm{R}^{(3)}}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ | - |  |  | - | ns |
| $\mid \\|_{4}{ }^{(3)}$ | Input Leakage Current |  |  | - | - |  |  | 2 | $\mu \mathrm{A}$ |

## NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{R C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V ${ }_{\text {Cc }}$ DATA RETENTION WAVEFORM



AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V. |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Flgure 1. Output Load


Figure 2. Output Load
 $\mathbf{t}_{\mathrm{OHz}}{ }^{\mathrm{t}_{\mathrm{OW}}, \mathrm{t}_{\mathrm{WHz}} \text { ) }}$

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{Cc}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $7165 \mathrm{~S} 20(1)$ $716520(1)$ MIN. MAX. | $\begin{gathered} 7165 S 25 \\ 7165 \mathrm{~L} 25 \\ \text { MIN. MAX. } \end{gathered}$ | $\begin{array}{\|c\|} \hline 7165 \mathrm{~S} 30 \\ 7165 \mathrm{~L} 30 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{gathered} 7165 \mathrm{~S} 35 \\ 7165 \mathrm{~L} 35 \\ \text { MIN. MAX. } \end{gathered}$ |  | $\begin{array}{\|c\|} \hline 7165 S 45 \\ 7165 L 45 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{aligned} & \text { 7165S55 } \\ & \text { 7165L55 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 20 | 25 \% ${ }^{-}$ | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {t }}$ A | Address Access Time | 20 | - ${ }^{25}$ | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $t_{\text {ACS } 1}$ | Chip Select-1 Access Time ${ }^{(2)}$ | 10 | -**. 12 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $t_{\text {ACS2 }}$ | Chip Select-2 Access Time ${ }^{(2)}$ | 25 | ${ }^{\text {® }}$ | - | 35 | - | 40 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\mathrm{CLZ1}}$ | Chip Select-1 to Output in Low $Z^{(3)}$ | 0 | 0\%. | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {cliz2 }}$ | Chip Select-2 to Output in Low $Z^{(3)}$ | 5 | 5, | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | 10 | \% $\quad 12$ | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}$ | Output Enable to Output in Low $\mathrm{Z}^{(3)}$ | 3 | , 3 | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| ${ }^{\text {cha }}{ }^{\text {c }}$ | Chip Select-1 to Output in High $Z^{(3)}$ | 9 | - 13 | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{CHZ2}}$ | Chip Select-2 to Output in High $\mathbf{Z}^{(3)}$ | - ${ }^{\text {\% }} 9$ | 13 | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| ${ }^{\text {t }} \mathrm{HZ}$ | Output Disable to Output in High $\mathrm{Z}^{(3)}$ | -\% \% \% | 12 | - | 14 | - | 15 | - | 20 | - | 25 | ns |
| ${ }^{\text {t }}{ }^{\text {H }}$ | Output Hold from Address Change | 5\% \% \% | 5 | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 ${ }^{\text {a }}$ - | 0 | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Select to Power Down Time(3) | - 20 | - 25 | - | 30 |  | 35 | - | 45 | - | 55 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Both chip selects must be active for the device to be selected.
3. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$

ADDRESS

DATA ${ }_{\text {OUT }}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\mathrm{CS}_{1}=\mathrm{V}_{\mathrm{IL}}, C S_{2}=\mathrm{V}_{\mathrm{IH}}$.
3. Addresses valid prior to or coincident with $\mathrm{CS}_{1}$ transition low and $\mathrm{CS}_{2}$ transition high.
4. $\overline{O E}=V_{I L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 7165 S 20(1) \\ & 7165 L 20(1) \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{gathered} 7165 S 25 \\ 7165 \mathrm{~L} 5 \\ \text { MIN. MAX. } \end{gathered}$ | $\begin{gathered} 7165 \mathrm{~S} 30 \\ 7165 \mathrm{L30} \\ \text { MIN. MAX. } \end{gathered}$ |  | $7165 S 35$ <br> $7165 L 35$ <br> MIN. MAX. |  | $\begin{array}{\|c\|} \hline 7165 \mathrm{~S} 45 \\ \text { 7165L45 } \\ \text { MIN. MAX. } \end{array}$ |  | 71655557165555MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 20 - | 25 - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{cW} 1}$ | Chip Select-1 to End of Write | $12 \quad-$ | 15, | 20 | - | 20 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{cW} 2}$ | Chip Select-2 to End of Write | 15 | 18** | 22 | - | 25 | - | 33 | - | 50 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 15 | 18\% ${ }^{\text {¢ }}$ | 22 | - | 25 | - | 33 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | 0.\% | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }_{\text {t }}{ }_{\text {p }}$ | Write Pulse Width | 15 | 21. | 23 | - | 25 | - | 25 | - | 50 | - | ns |
| $t_{\text {wh1 }}$ | Write Recovery Time ( $\left.\overline{\mathrm{CS}}_{1}, \overline{\mathrm{WE}}\right)$ | 0 | $\times 0$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WR2 }}$ | Write Recovery Time ( $\mathrm{CS}_{2}$ ) | $5 \quad \stackrel{\square}{*}$ | 5 | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{WHZ}}$ | Write Enable to Output $\ln$ High $\mathbf{Z}^{(2)}$ | - 8 | 10 | - | 12 | - | 14 | - | 18 | - | 25 | ns |
| $t_{\text {bw }}$ | Data to Write Time Overlap | 10 , \% | 13 | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{DH} 1}$ | Data Hold From Write Time ( $\overline{\mathrm{CS}}_{1}$ ) | 3 \% \% \% | 3 | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\mathrm{DH} 2}$ | Data Hold From Write Time ( $\mathrm{CS}_{2}$ ) | 5\%, | 5 | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tow | Output Active from End of Write (2) | 5* - | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$ ( $\overline{\text { WE CONTROLLED TIMING) }}$


TIMING WAVEFORM OF WRITE CYCLE NO. $\mathbf{2}^{(1)}$ (CS CONTROLLED TIMING)

notes:

1. WE must be high during all address transitions.
2. A write occurs during the overlap (twA ) of a low $\overline{W E}$, a low $\overline{\mathrm{CS}}_{1}$ and a high $\mathrm{CS}_{2}$.
3. $\mathrm{t}_{\text {WR1,2 }}$ is measured from the earlier of $\mathrm{CS}_{1}$ or WE going high or $\mathrm{CS}_{2}$ going low to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\mathrm{CS}_{1}$ low transition or $\mathrm{CS}_{2}$ high transition occurs simultaneously with the $\overline{W E}$ low transitions or after the $W E$ transition, outputs remain in a high impedance state.
6. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of $t_{\mathrm{WP}}$ or ( $t_{\mathrm{WHZ}}+\mathrm{t}_{\mathrm{DW}}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during a $W E$ controlled write cycle, this requiremnt does not apply and the write pulse can be as short as the specified $t_{w}$.
7. DATA out $_{\text {is the same phase of write data of this write cycle. }}^{\text {is }}$
8. If $\overline{\mathrm{CS}}_{1}$ is low and $\mathrm{CS}_{2}$ is high during this period, I/O pins are in the output state. Data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right.$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \hline 7165520(1) \\ & 7165 \mathrm{~L} 20(1) \end{aligned}$ | $\begin{aligned} & 7165 S 25 \\ & 7165 \mathrm{~L} 25 \end{aligned}$ | $\begin{aligned} & \text { 7165S30 } \\ & \text { 7165L30 } \end{aligned}$ |  | $\begin{aligned} & 7165 \mathrm{S35} \\ & 7165 \mathrm{~L} 35 \end{aligned}$ |  | 7165 S 457165 L 5 |  | $\begin{aligned} & 7165555 \\ & 7165 \mathrm{~L} 55 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSPW }}$ | Reset Pulse Width (2) | 45 - | 50 | 55 | - | 65 | - | 80 | - | 100 | - | ns |
| $t_{\text {RSAC }}$ | Reset High to $\overline{\text { WE }}$ Low | 5 | 5 | 5 | - | 5 | - | 10 | - | 10 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Recommended duty cycle $=10 \%$ maximum.

## RESET TIMING



CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Unput Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | pF |

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

TRUTH TABLE

| WE | $\overline{\mathrm{CS}}_{1}$ | $\mathrm{CS}_{2}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { RESET }}$ | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | L | - | Reset all bits to low |
| X | H | X | X | H | z | Deselect chip |
| X | X | L | X | H | Z | Deselect power down ${ }^{(1)}$ |
| X | $V_{H C}$ | X | X | H | z | Deselect chip |
| X | X | $V_{\text {LC }}$ | X | $\mathrm{V}_{\mathrm{HC}}$ | Z | CMOS deselect power down (1) |
| H | L | H | H | H | Z | Output disable |
| H | L | H | L | H | Dout | Read |
| L | L | H | X | H | $\mathrm{D}_{\text {IN }}$ | Write |

NOTE:

1. $\mathrm{CS}_{2}$ will power down $\overline{\mathrm{CS}}_{1}$, but $\overline{\mathrm{CS}}_{1}$ will not power down $\mathrm{CS}_{2}$.


Figure 3.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B,
Method 5004
Plastic DIP ( 300 mil)
Small Outtine IC ( J -Bend)
Plastic DIP (600 mil)
THINDIP (Sidebraze)
CERDIP
Small Outline IC (gull-wing)
Small Outline IC (gull-wing)
Plastic Leaded Chip Carrier
Leadless Chip Carrier
Commercial Only $\}$ Speed in Nanoseconds
Low Power
Standard Power

64K (8K x 8-Bit) Resettable RAM

## FEATURES:

- Input and output directly CMOS-compatible
- High-speed (equal access and cycle time)
- Military: 35/45/55ns (max.)
- Commercial: 30/35/45ns (max.)
- Low-power operation
- IDT71C65S

Active: 300 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)

- IDT71C65L

Active: 250 mW (typ.)
Standby: $30 \mu \mathrm{~W}$ (typ.)

- Battery backup operation-2V data retention (L version only)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Static operation: no clocks or refresh required
- Available in standard 28 -pin, 300 mil THINDIP; 28-pin, 600 mil plastic DIP; 28-pin SOIC and 32-pin LCC
- Three-state outputs
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71C65 is a 65,536 -bit high-speed static RAM organized as $8 \mathrm{~K} \times 8$. Inputs and outputs are compatible with industry standard CMOS input and output voltage levels.

This product is fabricated using IDT's high-performance, highreliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories. An address access time of 30 ns and a chip select ( $\overline{\mathrm{CS}}_{1}$ ) time of 15 ns are available with typical power consumption of only 250 mW . This circuit also offers a reduced power standby mode. In the full standby mode, the low-power device consumes less than $30 \mu \mathrm{~W}$ typically. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $80 \mu \mathrm{~W}$ operation off a 2 V battery.

All inputs and outputs of the IDT71C65 are CMOS-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

The IDT71C65 is packaged in a $28-\mathrm{pin}, 300 \mathrm{mil}$ THINDIP; 600 mil plastic DIP; a 32 -pin LCC and a 28 -pin SOIC, providing high board level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## LOGIC SYMBOL



## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND( |  |  |  |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All inputs and $\mathrm{V}_{\mathrm{CC}}$ pin. Data pins $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{8}$ must not be taken above $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$.


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{12}$ | Address | $\overline{\mathrm{OE}}$ | Output Enable |
| :--- | :--- | :--- | :--- |
| $1 / \mathrm{O}_{1}-1 / \mathrm{O}_{8}$ | Data Input/Output | RESET ${ }^{(1)}$ | Memory Reset |
| $\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}$ | Chip Select | GND | Ground |
| $\overline{\mathrm{WE}}$ | Write Enable | 甘c | Power |

NOTE:

1. A $1 \mathrm{~K} \Omega$ pull-up resistor on the RESET input is required for added noise immunity.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $V_{I H}$ | Input High Voltage | $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | - | $5.5^{(2)}$ | V |
| $\mathrm{V}_{\mathbb{L}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | V |

NOTES:

1. $V_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. If $V_{I H}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, there is risk of latch up.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT71C65S |  | IDT71C65L |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $1 \mathrm{H}_{4} \mathrm{l}$ | Input Leakage Current | $V_{C C}=M a x ., V_{\text {IN }}=G N D$ to $V_{C C}$ | MIL. COM'L | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S_{i}=V_{H}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | MIL. | - | 0.44 | - | 0.44 | V |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{loL}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} .$ | COM'L. | - | 0.5 | - | 0.5 | V |
|  |  | $\mathrm{loH}=-50 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 4.4 | - | 4.4 | - | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | COM'L. | 3.7 | - | 3.7 | - | V |
|  |  |  | MIL. | 3.8 | - | 3.8 | - | V |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=0.8 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | IDT71C65S30 IDT71C65L30 |  | IDT71C65S35 IDT71C65L35 |  | IDT71C65S45 IDT71C65L45 |  | IDT71C65S55 IDT71C65L55 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Iccil}^{(2)}$ | Operating Power Supply Current $V_{C C}=$ Max., $f=0^{(3)}$ | S | 95 | - | 95 | 105 | 95 | 105 | - | 105 | mA |
|  |  | L | 85 | - | 85 | 95 | 85 | 95 | - | 95 |  |
| $l_{\text {ccz }}(2)$ | Dynamic Operating Current Outputs Open, $V_{C C}=$ Max., $f=f_{\text {MAX }}{ }^{(3)}$ | S | 160 | - | 160 | 170 | 160 | 170 | - | 170 | mA |
|  |  | L | 135 | - | 125 | 135 | 115 | 125 | - | 120 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current <br> 1) $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LL}}$, and RESET $\geq \mathrm{V}_{\mathrm{H}}, f=\mathrm{f}_{\text {MAX }}{ }^{(3)}$ <br> 2) $\mathrm{CS}_{\mathrm{T}} \geq \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{CC}}=$ Max., Outputs Open, <br> $\mathrm{CS}_{2} \geq V_{H}, f=f_{\text {MAX }}{ }^{(3)}$, RESET $\geq V_{H}$ | S | 20 | - | 20 | 20 | 20 | 20 | - | 20 | mA |
|  |  | L | 3 | - | 3 | 5 | 3 | 5 | - | 5 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current <br> 1) $\mathrm{CS}_{2} \leq V_{\mathrm{LC}}$. $\mathrm{RESET} \geq V_{\mathrm{HC},} f=0^{(3)}$ <br> 2) $\mathrm{CS}_{1} \geq \mathrm{V}_{\mathrm{HC}}, \mathrm{CS}_{2} \geq \mathrm{V}_{\mathrm{HG}}$, RESET $\geq \mathrm{V}_{\mathrm{HC}}$ $f=0^{(3)}$ | S | 15 | - | 15 | 20 | 15 | 20 | - | 20 | mA |
|  |  | L | 0.2 | - | 0.2 | 1 | 0.2 | 1 | - | 1 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. $C S_{2}=V_{H}, \overline{C S}_{1}=V_{\mathrm{LL}}$
3. At $f_{\text {MAX }}$ address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{R C} \cdot f=0$ means no input lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} V_{c} \\ 2.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} @ \\ \text { @.0V } \end{gathered}$ | $\begin{gathered} V_{C A} \\ 2.0 \mathrm{~V} \end{gathered}$ | $=\stackrel{@}{3.0 \mathrm{~V}}$ |  |
| $\mathrm{V}_{\mathrm{DR}}$ | VCC for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $l_{\text {CCDR }}$ | Data Retention Current | 1) RESET $\geq V_{H C}, \overline{C S}_{1} \geq V_{H C}$, $\mathrm{CS}_{2} \geq V_{\mathrm{HC}}$ <br> 2) $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}}, \overline{\mathrm{RESET}} \geq \mathrm{V}_{\mathrm{HC}}$ | MIL. | - | 10 | 15 | 200 | 300 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 10 | 15 | 60 | 90 |  |
| ${ }^{\text {c }}$ CDR | Chip Deselect to Data Retention Time |  |  | 0 | - | - | - | - | ns |
| $t_{\text {R }}$ | Operation Recovery Time |  |  | $t_{\text {RC }}{ }^{(2)}$ | - | - | - | - | ns |
| $\mathrm{IL}_{\mathrm{L}}$ | Input Leakage Current ${ }^{(3)}$ |  |  | - | - | - |  | 2 | $\mu \mathrm{A}$ |

## NOTES:

1. $T_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.
4. During data retention all I/O pins have to be $\leq \mathrm{V}_{\mathrm{LC}}$ or $\geq \mathrm{V}_{\mathrm{HC}}$ but $\leq \mathrm{V}_{\mathrm{CC}}$.

## LOW V ${ }_{C C}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

| GND to $V_{C C}$ |
| :---: |
| 5 ns |
| 2.5 V |
| 2.5 V |
| See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load
 $\mathbf{t}_{\mathrm{OHz}}, \mathrm{t}_{\mathrm{ow}}, \mathrm{t}_{\mathrm{WHz}}{ }^{\text {( }}$

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT7 } \\ & \text { IDT7 } \end{aligned}$ | $\begin{aligned} & 30^{(1)} \\ & 30^{(1)} \\ & \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT } \\ & \text { IDT } \\ & \text { MIN } \end{aligned}$ | $\begin{aligned} & \text { S35 } \\ & \text { L35 } \\ & \text { MAX. } \end{aligned}$ | $\begin{array}{r} \text { ID7 } \\ \text { ID } \\ \text { MIN. } \end{array}$ | $\begin{aligned} & 45 \\ & 45 \\ & \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT7 } \\ & \text { IDT7 } \end{aligned}$ MIN. | $\begin{aligned} & 55(4) \\ & 55^{(4)} \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {t }}$ A | Address Access Time | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\text {ACS } 1}$ | Chip Select 1 Access Time ${ }^{(2)}$ | - | 20 | - | 25 | - | 35 | - | 40 | ns |
| $t_{\text {ACS2 }}$ | Chip Select 2 Access Time ${ }^{(2)}$ | - | 35 | - | 40 | - | 45 | - | 55 | ns |
| ${ }^{\text {cticl }}$ | Chip Select 1 to Output in Low $Z^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CLZ2}}$ | Chip Select 2 to Output in Low $Z^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - | 20 | - | 25 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\text {OLZ }}$ | Output Enable to Output in Low $Z^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ} 1}$ | Chip Select 1 to Output in High $Z^{(3)}$ | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }_{\text {t }}$ | Chip Select 2 to Output in High $Z^{(3)}$ | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High $\mathrm{Z}^{(3)}$ | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | - | 30 | - | 35 | - | 45 | - | 55 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Both chip selects must be active for the device to be selected.
3. This parameter is guaranteed but not tested.
4. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}_{1}=\mathrm{V}_{\mathrm{L}}, \mathrm{CS}_{2}=\mathrm{V}_{\mathrm{IH}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{1}$ transition low and $\mathrm{CS}_{2}$ transition high.
4. $\overline{O E}=V_{i L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

## AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \hline \text { IDT71C65S30(1) } \\ & \text { IDT71C65L30 } \end{aligned}$MIN.MAX. |  | IDT71C65S35IDT71C65L35 |  | IDT71C65S45 IDT71C65L45 |  | IDT71C65S55 ${ }^{(2)}$ IDT71C65L55 ${ }^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ c | Write Cycle Time | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{cW} 1}$ | Chip Select 1 to End of Write | 20 | - | 20 | - | 25 | - | 30 | - | ns |
| ${ }^{\text {t }}$ W2 2 | Chip Select 2 to End of Write | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wP }}$ | Write Pulse Width | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {WR1 }}$ | Write Recovery Time ( $\mathrm{CS}_{1}$, WE) | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WR2 }}$ | Write Recovery Time ( $\mathrm{CS}_{2}$ ) | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {twhz }}$ | Write Enable to Output In High $\mathbf{Z}^{(3)}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tow | Data to Write Time Overlap | 15 | - | 18 | - | 25 | - | 30 | - | ns |
| $t_{\text {DH1 }}$ | Data Hold From Write Time ( $\mathrm{CS}_{1}$, WE) | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {DH2 }}$ | Data Hold From Write Time ( $\mathrm{CS}_{2}$ ) | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tow | Output Active from End of Write ${ }^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}_{1}}$, or $\mathrm{CS}_{2}$ must be inactive during all address transitions.
2. A write occurs during the overlap ( $t_{w f}$ ) of a low $\overline{W E}$, a low $\overline{\mathrm{CS}}_{1}$ and a high $\mathrm{CS}_{2}$.
3. $t_{\text {WR1,2 }}$ is measured from the earlier of $\overline{C S}_{1}$ or $W E$ going high or $\mathrm{CS}_{2}$ going low to the end of write cycle.
4. During this period, $I / O$ pins are in the output state so that the input signals must not be applied.
5. If the $\overline{C S}_{1}$ low transition or $\mathrm{CS}_{2}$ high transition occurs simultaneously with the $\overline{W E}$ low transitions or after the WE transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low ( $\overline{O E}=V_{\mathrm{LL}}$ ).
7. DATA Out is the same phase of write data of this write cycle.
8. If $\overline{\mathrm{CS}}_{1}$ is low and $\mathrm{CS}_{2}$ is high during this period, I/O pins are in the output state. Data input signals must not be applied.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT71C65S30(1) } \\ & \text { IDT71C65L30 } \end{aligned}$ |  | IDT71C65S35IDT71C65L35 |  | IDT71C65S45 IDT71C65L45 |  | $\begin{aligned} & \text { IDT71C65S55(2) } \\ & \text { IDT71C65L55 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET ${ }^{(3)}$ |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RSPW }}$ | RESET Pulse Width ${ }^{(4)}$ | 55 | - | 65 | - | 80 | - | 100 | - | ns |
| $t_{\text {RSR }}$ | RESET High to WE Low | 5 | - | 5 | - | 10 | - | 10 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. A $1 \mathrm{~K} \Omega$ pull-up resistor to $V_{c c}$ on the RESET pin is required for added noise immunity.
4. Maximum $10 \%$ duty cycle applies.

RESET TIMING


## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B

Plastic DIP
Sidebraze THINDIP
Leadless Chip Carrier
Small Outline IC
$\left.\begin{array}{l}\text { Commercial Only } \\ \text { Military Only }\end{array}\right\}$ Speed in Nanoseconds
Standard Power Low Power

64K (8K $\times 8$-Bit) CMOS I/O Resettable RAM

CMOS STATIC RAM 64 K ( $8 \mathrm{~K} \times 8$-BIT) CACHE-TAG RAM

## FEATURES:

- High-speed address to MATCH comparison time
- Military: 25/35/45/55ns (max.)
- Commercial: 20/25/35/45ns (max.)
- High-speed address access time
- Military: 25/35/45/55ns (max.)
- Commercial: 20/25/35/45ns (max.)
- High-speed chip select access time
- Military: 15/20/25/30ns (max.)
- Commercial: 10/15/20/25ns (max.)
- Low-power operation
- IDT7174S

Active: 300 mW (typ.)

- High-speed asynchronous RAM Clear on Pin 1
(Reset Cycle Time $=2 \times t_{\text {AA }}$ )
- MATCH Output on Pin 26
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single 5 V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard 28 -pin DIP ( 600 mil and 300 mil), 28-pin SOIC (gullwing or J-bend), 32-pin LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7174 is a high-speed cache address comparator subsystem consisting of a 65,536 -bit static RAM organized as $8 \mathrm{~K} \times 8$ and an 8 -bit comparator. A single IDT7174 can map 8 K cache words into a 1 megabyte address space by comparing 20 bits of address organized as 13 word cache address bits and 7 upper address bits. Two IDT7174s can be combined to provide 28 bits of address comparison, etc. The IDT7174 also provides a single RAM clear control, which clears all words in the internal RAM to zero when activated. This allows the tag bits for all locations to be cleared at power-on or system-reset, a requirement for cache comparator systems. The IDT7174 can also be used as an $8 \mathrm{~K} \times 8$ high-speed static RAM.

The IDT7174 is fabricated using IDT's high-performance, highreliability technology-CEMOS. Address access times as fast as 20 ns , chip select times of 10 ns and address-to-comparison times of 20 ns are available with maximum power consumption of 825 mW .

All inputs and outputs of the IDT7174 are TTL-compatible and the device operates from a single 5 V supply. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7174 is packaged in a 28 -pin DIP ( 600 mil and 300 mil), a 28 -pin SOIC (gull-wing or J-bend) and 32 -pin LCC and PLCC, providing high board level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


LCC/PLCC TOP VIEW

PIN NAMES

| $\mathrm{A}_{0-12}$ | Address | $\overline{\mathrm{WE}}$ | Write Enable |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I} / \mathrm{O}_{1-8}$ | Data Input/Output | $\overline{\mathrm{OE}}$ | Output Enable |  |  |  |  |  |  |
| $\overline{\mathrm{CS}}$ | Chip Select | GND | Ground |  |  |  |  |  |  |
| $\overline{\mathrm{RESET}}$ | Memory Reset | $\mathrm{V}_{C C}$ | Power |  |  |  |  |  |  |
| MATCH |  |  |  |  |  | Data/Memory Match (Open Drain) |  |  |  |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage ${ }^{(1)}$ | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IHR }}$ | RESET Input High <br> Voltage | $2.5^{(2)}$ | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(3)}$ | - | 0.8 | V |

NOTES:

1. All inputs except RESET.
2. When using bipolar devices to drive the RESET input, a pullup resistor of $1 \mathrm{k} \Omega-10 \mathrm{k} \Omega$ is usually required to assure this voltage.
3. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{c c}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT7174S |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|l|l | Input Leakage Current | $V_{C C}=$ Max., $V_{\text {IN }}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\mu \mathrm{A}$ |
| ILOI | Output Leakage Current ${ }^{(2)}$ | $\begin{aligned} & V_{C C}=M_{a x} . \\ & C S=V_{\text {iH }}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. СОМ'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\text {OL }}=18 \mathrm{~mA} \mathrm{MATCH}$ | MIL. | - | - | 0.5 | V |
|  |  | $1 \mathrm{OL}=22 \mathrm{~mA} \mathrm{MATCH}$ | COM'L. | - | - | 0.5 | V |
|  |  | $\mathrm{l}_{\text {OL }}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. (All outputs except MATCH) |  | - | - | 0.5 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. (All outputs except MATCH) |  | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} .$ <br> (Except MATCH) |  | 2.4 | - | - | V |

## NOTES:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. Data and MATCH

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | IDT7174S20 COM'L. MIL. | IDT7174S25(2) COM'L. MIL | IDT7174S35 COM'L MIL | IDT7174S45 COM'L MIL. |  | IDT7174S55 COM'L MIL | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\mathrm{CC} 1}$ | Operating Power Supply Current Outputs Open, $V_{C C}=$ Max., $f=0$ | 110 - | $110 . \geqslant 125$ | 110125 | 110 | 125 | - 125 | mA |
| ${ }^{\text {cce2 }}$ | Dynamic Operating Current Outputs Open, $V_{C C}=M a x ., f=f_{\text {MAX }}$ | 190\% \% \% | 170190 | $150 \quad 170$ | 140 | 150 | - 145 | mA |

## NOTES:

1. All values are maximum guaranteed values.
2. Military values are preliminary only.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1,2 \& 3$ |



Figure 1. Output Load


Figure 2. Output Load (for $t_{\text {CLZ }} t_{\text {OLZ }}, \mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{OHZ}}$, ${ }^{t^{\text {ow }}, t^{W H z}}$ )

$$
\begin{aligned}
& \text { MATCH } \\
& R_{L}=200 \Omega \text { (COM'L.) } \\
& =270 \Omega \text { (MIL.) }
\end{aligned}
$$

Figure 3. Output Load for MATCH

* Including scope and jig


Figure 4. Example of Cache Memory System Block Diagram
NOTES:

1. For more information, see application note AN-07"Cache-Tag RAM Chips Simplify Cache Memory Design".
2. $R_{L}=200 \Omega$ (commercial) or $270 \Omega$ (military)

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7174S20 ${ }^{(1)}$ |  | IDT7174S25 |  | IDT7174S35 ${ }^{(1)}$ |  | IDT7174S45 |  | IDT7174S55 ${ }^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 20 | - | 25 | * | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {cw }}$ | Chip Select to End of Write | 12 | - |  |  | 20 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 15 | - | 20\% | \% $\stackrel{\text { \% }}{ }$ | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | \% ${ }_{\text {O\% }}$ | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 15 | $-\%$ | \% 2 \% | - | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time (CS, WE) | 0 | \% | $\bigcirc$ | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{WHZ}}$ | Write Enable to Output in High $Z^{(3)}$ |  | \% 8 \% | - | 10 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap |  |  | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold From Write Time | \% \% \% |  | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write ${ }^{(3)}$ | \% |  | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| NOTES: |  |  |  |  |  |  |  |  |  |  |  |  |
| 1. $0^{\circ} \mathrm{C}$ to <br> 2. $-55^{\circ} \mathrm{C}$ <br> 3. This pa <br> 4. Prelimin | $+70^{\circ} \mathrm{C}$ temperature range only. $+125^{\circ} \mathrm{C}$ temperature range only. ameter is guaranteed but not tested. ary data for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ tempe | e range | ly. |  |  |  |  |  |  |  |  |  |

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


## NOTES:

1. $\bar{W} E$ or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\mathrm{WP}}$ ) of a low $\overline{W E}$ and a low $\overline{C S}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
6. $\overline{\mathrm{OE}}$ is continuously low $\left(\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right.$ ).
7. DATA OUT is the same phase of write data of this write cycle.
8. If $\overline{C S}$ is low during this period, I/O pins are in the output state. Data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7174S20(1) |  | IDT7174S25 |  | IDT7174S35 ${ }^{(3)}$ |  | IDT7174S45 |  | IDT7174S55 ${ }^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| MATCH |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {A }}$ ( ${ }^{\text {d }}$ | Address to MATCH Valid | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | ns |
| ${ }^{\text {c }}$ CSM | Chip Select to MATCH Valid | - | 10 | - | \%. 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {t }}$ cSMHI | Chip Deselect to MATCH High | - | 10 | -* | 15 | - | 20 | - | 25 | - | 30 | ns |
| $t_{\text {DAM }}$ | Data Input to MATCH Valid | - | 15 | - | \% 20 | - | 25 | - | 35 | - | 45 | ns |
| ${ }^{\text {toEMM }}$ | $\overline{O E}$ Low to MATCH High | - | 15 | , \% | 20 | - | 25 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {OEM }}$ | $\overline{\text { OE High to MATCH Valid }}$ | - | 15 | $\stackrel{\square}{\square}$ | 20 | - | 25 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {WEMHI }}$ | $\overline{\text { WE Low to MATCH High }}$ | - | 15. ${ }^{15}$ | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| ${ }^{\text {WEM }}$ | $\overline{\text { WE }}$ High to MATCH Valid |  | 15\% | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {RSMH }}$ | $\overline{\text { RESET }}$ Low to MATCH High | - |  | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| ${ }^{\text {t }}$ MHA | MATCH Valid Hold From Address | 5., | * | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t MHD }}$ | MATCH Valid Hold From Data | $5 \%$ | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Preliminary data for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## MATCH TIMING



AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7174S20 ${ }^{(1)}$ |  | IDT7174S25 |  | IDT7174S35 ${ }^{(4)}$ |  | IDT7174S45 |  | IDT7174S55 ${ }^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| RESET |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RSPW }}$ | $\overline{\text { RESET Pulse Width }}{ }^{(3)}$ | 45. | \% | 35. | \%\% | 65 | - | 80 | - | 100 | - | ns |
| $\mathrm{t}_{\text {RSRC }}$ | $\overline{\text { RESET }}$ High to $\overline{\text { WE }}$ Low | 5\% |  | , ${ }^{\text {\% }}$ |  | 5 | - | 10 | - | 10 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Recommended duty cycle $10 \%$ maximum.
4. Preliminary Information for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## RESET TIMING



CAPACITANCE ${ }^{(1)}\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER $^{(\mathbf{1})}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | pF |

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

TRUTH TABLE

| $\overline{\text { WE }}$ | $\overline{\text { CS }}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { RESET }}$ | MATCH | I/O | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | L | H | - | Reset all bits to low |
| X | H | X | H | H | High Z | Deselect chip |
| H | L | H | H | L | D $_{\text {IN }}$ | No MATCH |
| H | L | H | H | H | D $_{\text {IN }}$ | MATCH |
| H | L | L | H | H | D $_{\text {Out }}$ | Read |
| L | L | X | H | H | DiN $_{\text {IN }}$ | Write |



Driving the $\overline{\text { RESET }}$ pin with CMOS logic.


Driving the $\overline{\operatorname{RESET}}$ pin with bipolar logic.

Figure 4.

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7174S20(1) |  | IDT7174S25 |  | IDT7174S35 (4) |  | IDT7174S45 |  | IDT7174S55 ${ }^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | min. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 20 | - | 25 | $\stackrel{4}{*}$ | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time | - | 20 |  | \% 25 | - | 35 | - | 45 | - | 55 | ns |
| ${ }^{\text {ACS }}$ | Chip Select Access Time | - | 10 |  | \% 12 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Select to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {O }}$ O | Output Enable to Output Valid | - | 10. | $\stackrel{ }{*}$ | 12 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {olz }}$ | Output Enable to Output in Low $\mathrm{Z}^{(3)}$ | 3 | $\stackrel{*}{*}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Chip Select to Output in High $\mathrm{Z}^{(3)}$ |  | \% ${ }_{\text {¢ }}^{\text {¢ }}$ \% | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| ${ }^{\text {tohz }}$ | Output Disable to Output in High $Z^{(3)}$ | -\% | $\stackrel{\text { \% }}{ }$ | - | 12 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5\% | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. Preliminary information for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\mathrm{CS}=\mathrm{V}_{\mathrm{IL}}$.
3. Address valid prior to or coincident with CS transition low.
4. $O E=V_{i L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

## ORDERING INFORMATION



| CMOS STATIC RAM | ADVANCE |
| ---: | :--- | ---: |
| WITH LATCHED | INFORMATION |
| ADDRESSES | IDT 71564S |
| Antegrated Device Technology,Inc | IDT 71564L |

## FEATURES:

- High-Speed Address Access Time
- Military: 25/35/45ns
- Commercial: 20/25/35ns
- On-Board Address Latches
- Low-Power Consumption and High-Reliability
- Battery Back-Up Operation: 2-Volt Data Retention (L Version Only)
- Produced with Advanced CEMOS ${ }^{\text {TM }}$ High-Performance Technology
- Single 5V ( $\pm 10 \%$ ) Power Supply
- Input and Output Directly TTL Compatible
- Three-State Output
- Static Operation No Clocks or Refresh Required
- Military Product Compliant to MIL-STD-883, Class B


## DESCRIPTION:

The 71564 is 65,536 bit high-speed static RAM organized as 8 K $x 8$. It is fabricated using IDT's high-performance, high-reliability CEMOS ${ }^{\text {M }}$ technology.

Address access times as fast as 20 ns are available with typical power consumption of only 250 mW . The 71564 excels in cache applications because of the on-chip address latches, which reduces system part count. This device is the preferred solution with 64 K Byte Caches in systems requiring address latches, ie. the IDT79R3000.

The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $10 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT71564 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

## FUNCTIONAL BLOCK DIAGRAM



## FEATURES:

- High-Speed Address Access Time
- Military: 25/35/45ns
- Commercial: 20/25/35ns
- On-Board Address Latches
- Exclusive-Or on the Least Significant Bit
- Low-Power Consumption and High-Reliability
- Battery Back-Up Operation: 2-Volt Data Retention (L Version Only)
- Produced with Advanced CEMOS ${ }^{\text {TM }}$ High-Performance Technology
- Single 5V ( $\pm 10 \%$ ) Power Supply
- Input and Output Directly TTL Compatible
- Three-State Output
- Static Operation No Clocks or Refresh Required
- Military Product Compliant to MIL-STD-883, Class B


## DESCRIPTION:

The 71578 is 65,536 bit high-speed static RAM organized as 8 K $\times 8$. It is fabricated using IDT's high-performance, high-reliability CEMOS ${ }^{\text {TM }}$ technology.
Address access times as fast as 20 ns are available with typical power consumption of only 250 mW . The 71578 excels in cache applications because of the on-chip address latches, which reduce system part count. An exclusive-or function on the least significant address bit simplifies implementation of "burst-mode" cache refills. This device is the preferred solution with 64 K Byte Caches for the Intel 80386. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 10 mW operating off a 2 V battery.

All inputs and outputs of the IDT71578 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- High-speed address/chip select time
- Military: 30/35/45/55/70/85/100ns (max.)
- Commercial: 19/20/25/30/35/45/55/70ns (max.)
- Low-power operation
- IDT71256S

Active: 300 mW (typ.)
Standby: $200 \mu \mathrm{~W}$ (typ.)

- IDT71256L

Active: 250 mW (typ.)
Standby: $15 \mu \mathrm{~W}$ (typ.)

- Battery Backup operation-2V data retention
- Produced with advanced high-performance CEMOS ${ }^{\text {M }}$ technology
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in standard 28-pin CERDIP and plastic DIP ( 600 mil ), 28-pin SOIC, 28-pin Cerpack and 32-pin LCC and PLCC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-88552 is pending listing on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT71256 is a 262,144-bit high-speed static RAM organ-
ized as $32 \mathrm{~K} \times 8$. It is fabricated using IDT's high-performance, highreliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

Address access times as fast as 19 ns are available with power consumption of only 300 mW (typ.). The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to, and remain in, a low-power standby mode as long as $\overline{C S}$ remains high. In the full standby mode, the low-power device consumes less than $15 \mu \mathrm{~W}$, typically. This capability provides significant system level power and cooling savings. The lowpower (L) version also offers a battery backup data retention capability where the circuit typically consumes only $5 \mu \mathrm{~W}$ when operating off a 2 V battery.
All inputs and outputs of the IDT71256 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71256 is packaged in a 28 -pin gull-wing or J-bend SOIC, a 28-pin 600 mil CERDIP or plastic DIP, 28 -pin Cerpack and 32-pin leadless chip carrier and PLCC, providing high board-level packing densities.

The IDT71256 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{14}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{8}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| GND | Ground |
| $V_{C C}$ | Power |

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS $v_{C C}=5.0 \mathrm{~V} \pm 10 \%, v_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{v}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT71256S |  | IDT71256L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{HL}^{1}$ | Input Leakage Current | $V_{C C}=M_{\text {ax }} . ; \mathrm{V}_{\mathrm{IN}}=G N D$ to $\mathrm{V}_{\text {CC }}$ | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 5 | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{LO}}$ | Output Leakage Current | $V_{C C}=$ Max. | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  | $\overline{C S}=V_{I H} \cdot V_{\text {OUT }}=G N D$ to $V_{C C}$ | COM'L. | - | 5 | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{oL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | 0.4 | - | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | 0.5 | - | 0.5 | $v$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS ${ }^{(1,3)} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | FUNCTION | $\left\|\begin{array}{c} 71256 \times 19 / 20 \\ \text { com'L. MIL. } \end{array}\right\|$ | $71256 \times 25$ COM'L. MIL. | $71256 \times 30 / 35$ com'L $^{\text {MIL }}$ | 71256x45/55 com'L MIL. | $\left\|\begin{array}{l} 71256 x 70 \\ \text { cow'L MLL. } \end{array}\right\|$ | $\left\|\begin{array}{cc} 71256 \times 85 / 100 \\ \text { COM'L } & \text { MIL. } \end{array}\right\|$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lcCl | Operating Power Supply Current $\overline{C S}=V_{L L}$. Outputs Open, $V_{C C}=$ Max., $f=0$ | S | READ | 100 | 30\%- | $30 \quad 40$ | $30 \quad 40$ | $30 \quad 40$ | 40 | mA |
|  |  |  | WRITE ${ }^{(2)}$ | 100 | 90- | $90 \quad 100$ | $90 \quad 100$ | $90 \quad 100$ | 100 |  |
|  |  | L | READ | $100-$ | 15\%. | $15 \quad 20$ | $15 \quad 20$ | $15 \quad 20$ | 20 |  |
|  |  |  | WRITE ${ }^{(2)}$ | 100 | 80** | 80.90 | $80 \quad 90$ | $80 \quad 90$ | 90 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic Operating Current $\overline{C S}=V_{\mathrm{LL}} \text {, }$ <br> Outputs Open, $v_{C C}=M a x .$ $f=f_{\operatorname{MAX}}{ }^{(4)}$ | S | READ | 200 | 185 - | 170/155 180/165 | $140 \quad 150$ | $140 \quad 150$ | 150 | mA . |
|  |  |  | WRITE ${ }^{(2)}$ | 200 | \% ${ }^{180}$ - | 165/150 175/165 | $140 \quad 150$ | $140 \quad 150$ | - 150 |  |
|  |  | L | READ | 200 | 1735 - | 150/135 160/145 | 110/90 120/100 | $75 \quad 85$ | 70 |  |
|  |  |  | WRITE ${ }^{(2)}$ | 200 - | 160 - | 145/130 155/135 | 115/105 125/115 | $95 \quad 105$ | 90 |  |
| $\mathrm{I}_{\mathrm{sB}}$ | Standby Power Supply Current (TTL Level) $\overline{C S} \geq V_{I H}$ $V_{C C}=$ Max., $^{\text {, }}$ $f=f_{\text {MAX }}{ }^{(4)}$ <br> Outputs Open. | S |  |  | $\stackrel{\text { a }}{ } \stackrel{ }{ }$ | $20 \quad 20$ | $20 \quad 20$ | $20 \quad 20$ | - 20 | mA |
|  |  | L |  | 5\% \% \% \% \% | 3 - | 3 3 | 3 | 33 | - 3 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power <br> Supply Current <br> (CMOS Level) <br> $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}$ $V_{C C}=\text { Max., } f=0$ | S |  | 20\%\% | 15 - | $15 \quad 20$ | $15 \quad 20$ | $15 \quad 20$ | - 20 | mA |
|  |  | L |  | \%0\% | 0.4 - | 0.41 .5 | 0.41 .5 | 0.41 .5 | 0.41 .5 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Write cycle current specifications are included to aid in the design of extremely sensitive applications. It should be noted that in most systems the ratio of Read cycles to Write cycles is extremely high. When calculating total current consumption, the designer should weight these figures by the percentage of "On" time as well as the anticipated ratio of Read to Write cycles (usually greater than 90\%).
3. " $x$ " in part numbers indicates power rating ( $S$ or L ).
4. $f_{\text {MAX }}=1 / t_{\text {RC }}$

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER |  |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TEST CONDITION |  |  | $\frac{V_{c}}{2.0 \mathrm{~V}}$ | ${ }_{3.0 \mathrm{~V}}$ | $\frac{V_{c c}}{2.0 \mathrm{~V}}$ | $\varrho_{3.0 \mathrm{~V}}$ |  |
| $V_{\text {DR }}$ | $V_{\text {cc }}$ for Data Retention | - |  | 2.0 | - | - | - | - | V |
| $\mathrm{I}_{\text {ccor }}$ | Data Retention Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}$ | MIL. СОМ'L. | - | - | - | $\begin{aligned} & 500 \\ & 120 \end{aligned}$ | $\begin{aligned} & 800 \\ & 200 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $t_{R C}{ }^{(2)}$ | - | - | - | - | ns |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V ${ }_{\text {cc }}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OHz}}$, $\mathbf{t}_{\mathbf{W H z}}, \mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{OW}}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{gathered} \hline 71256 \mathrm{~S} 19 / 20^{(3)} \\ 71256 \mathrm{~L} 20^{(3)} \\ \text { MIN. MAX. } \end{gathered}$ | $\begin{aligned} & 71256 S_{25(3)}^{(3)} \\ & 71256 \mathrm{~L} 25^{(3)} \\ & \text { MIN. MAX. } \end{aligned}$ | 71256S30/35 <br> 71256L30/35 |  | $\begin{array}{\|l\|} \hline 71256 S 45 / 55 \\ 71256 L 45 / 55 \end{array}$ |  | $\begin{aligned} & 71256570 \\ & 71256 L 70 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $71256 S 85 / 100(1)$ $71256 L 85 / 100^{(1)}$ <br> MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 20 - | 25\% - | 30/35 | - | 45/55 | - | 70 | - | 85/100 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | 19/20 | \% ${ }_{\text {\% }}$ * 25 | - | 29/35 | - | 45/55 | - | 70 | - | 85/100 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | 20 | , 4.25 | - | 30/35 | - | 45/55 | - | 70 | - | 85/100 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Select to Output in Low $\mathrm{Z}^{(2)}$ | 5 - | $\stackrel{5}{4}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | 10 | 11 | - | 13/15 | - | 20/25 | - | 30 | - | 35/40 | ns |
| $\mathrm{t}_{012}$ | Output Enable to Output in Low $\mathbf{Z}^{(2)}$ | 2 - ${ }^{\text {c }}$ | 2 | 2 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Deselect to Output in High $\mathbf{Z}^{(2)}$ | - \% \% 10 | 11 | - | 15 | - | 20/25 | - | 30 | - | 35/40 | ns |
| ${ }^{\text {tohz }}$ | Output Disable to Output in High $Z^{(2)}$ | $2 \%$ \% 8 | 210 | 2/2 | 12/15 | - | 20/25 | - | 30 | - | 35/40 | ns |
| ${ }^{\text {tor }}$ | Output Hold from Address Change | 5 | 5 | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
2. This parameter is guaranteed, but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{\mathrm{LL}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=V_{L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{gathered} \hline 71256 \mathrm{~S} 19 / 20(4) \\ 71256 L 20^{(4)} \\ \text { MIN. MAX. } \end{gathered}$ | $\begin{aligned} & 71256 \mathrm{~S} 255^{(4)} \\ & 71256 \mathrm{~L} 5^{(4)} \\ & \text { MIN. MAX. } \end{aligned}$ | $71256 S 30 / 35$ $71256 L 30 / 35$ MIN. MAX. | $71256 S 45 / 55$ <br> $71256 L 45 / 55$ <br> MIN. MAX. |  | $\begin{aligned} & \hline 71256 S 70 \\ & 71256 L 70 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{gathered} 71256 S 85 / 100^{(2)} \\ 71256 \mathrm{~L} 85 / 100^{(2)} \\ \text { MIN. MAX. } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 20 | 25; - | 30/35 | 45/55 | - | 70 | - | 85/100 | - | ns |
| ${ }^{\text {t }}$ w | Chip Select to End of Write | 15 | 20. | 25/30 | 40/50 | - | 60 | - | 70/80 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 15 | 20\% | 25/30 | 40/50 | - | 60 | - | 70/80 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | 0 | 0 | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 15 | 20 | 23/30 | 35/40 | - | 45 | - | 50/55 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 \% . | 0 | 0 | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHZ }}$ | Write to Output in High $\mathbf{Z}^{(3)}$ | - \$ 10 | 11 | 15 | - | 20/25 | - | 30 | - | 35/40 | ns |
| ${ }_{\text {tow }}$ | Data to Write Time Overlap | 11. ${ }^{\text {\% }}$ - | 13 | 14/18(1) - | 20/25 | - | 30 | - | 35/40 | - | ns |
| $\mathrm{t}_{\mathrm{DH} 1}$ | Data hold from Write Time (WE) | \% - - | 0 | 0 | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DH} 2}$ | Data hold from Write Time (CS) | 3 | 3 | 3 | 3 | - | 3 | - | 3 | - | ns |
| tow | Output Active from End of Write ${ }^{(3)}$ | 5 - | 5 - | 5 | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. For the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range,

30 ns speed grade, $\mathrm{t}_{\mathrm{DW}}=14 \mathrm{~ns}$.
35 ns speed grade, $\mathrm{t}_{\mathrm{DW}}=15 \mathrm{~ns}$.
Over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range,
30 ns speed grade, $\mathrm{t}_{\mathrm{DW}}=17 \mathrm{~ns}$.
35 ns speed grade, $\mathrm{t}_{\mathrm{DW}}=18 \mathrm{~ns}$.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed, but not tested.
4. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , (WE CONTROLLED TIMING) ${ }^{(1,2,3,5,7}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 , ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\mathrm{CW}}$ or $t_{\mathrm{WP}}$ ) of a low CS and a low $\overline{W E}$.
3. $t_{\text {WR }}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of $t_{W P}$ or ( $\left.t_{W H Z}+t_{D W}\right)$ to allow the $I / O$ drivers to turn off and datato be placed on the bus for the required $\mathrm{t}_{\mathrm{Dw}}$. If $\overline{\mathrm{OE}}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 11 | pF |

## NOTE

1. This parameter is determined by device characterization but is not production tested.

TRUTH TABLE $V_{L C}=0.2 \mathrm{~V}, \mathrm{v}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| $\overline{\mathrm{WE}}$ | $\overline{\mathbf{C S}}$ | $\overline{\mathrm{OE}}$ | $\mathbf{I / O}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| X | H | X | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISB) |
| X | $\mathrm{V}_{\mathrm{HC}}$ | X | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISB1) |
| H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | Output Disable |
| H | L | L | DATAouT | Read |
| L | L | X | DATA $_{\mathrm{iN}}$ | Write |

NOTE:

1. $H=V_{H}, L=V_{L L}, X=$ DON'T CARE

## ORDERING INFORMATION

IDT


Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) Compliant to MIL-STD-883, Class B

Small Outline IC (J-bend)
Plastic DIP
CERDIP
Small Outline IC (gull-wing)
Plastic Leaded Chip Carrier
Leadless Chip Carrier Cerpack

Commercial Only
Commercial Only
Commercial Only

Speed in Nanoseconds

Military Only Military Only

Low Power
Standard Power
256K (32K x 8-Bit) Static RAM

## FEATURES:

- 32 K x 8 Parity checking Static RAM
- High-speed address/chip select time
- Military: 35/45/55
- Commercial: 25/35/45
- Low power operation
- IDT71583S

Active: 450 mW (typ.)
Standby: 300mW (typ.)

- IDT71583L

Active: 350 mW (typ.)
Standby: 200mW (typ.)

- Three chip selects plus one Output Enable pin
- Address latches, activated by positive-true Latch Enable
- Single 5V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Battery back-up operation-2V data retention
- Available in 32 -pin side-brazed and plastic DIP ( 300 mil ) and 32-pin SOIC
- Military product is fully compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71583 is a 294,912-bit high-speed static RAM organized as $32 \mathrm{~K} \times 8$. It is fabricated using IDT's high-performance highreliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.

Address access times as fast as 25 ns are available with power consumption of only 450 mW (typ.). The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to, and remain in, a low-power standby mode as long as $\overline{C S}$ remains high. In the full standby mode, the low-power device consumes less than 200 mW (typ.). This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $20 \mu \mathrm{~W}$ when operating off a 2 V battery.
All inputs and outputs of the IDT71583 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71583 is packaged in a 32 -pin 300 mil side-brazed, 32 -pin 300 mil Plastic DIP, and 32 -pin SOIC.

The IDT71583 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

LOGIC SYMBOL

$\overline{C S 1} \mathrm{CS} 2 \mathrm{CS3} \mathrm{WE}$ OE PE ALE

TRUTH TABLE

| WE | CS1 | CS2 | $\overline{\text { CS3 }}$ | $\overline{\mathrm{OE}}$ | I/O | PE | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISB1) |
| X | X | L | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISB1) |
| X | X | X | H | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISB1) |
| H | L | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Output Disable |
| H | L | H | L | L | $\mathrm{D}_{\text {OuT }}$ | $\mathrm{D}_{\text {OUT }}$ | Read |
| L | L | H | L | X | $\mathrm{D}_{\text {IN }}$ | $\mathrm{D}_{\text {IN }}$ | Write |

NOTES:

1. CS2 and CS3 are used for conditional write.
2. When ALE (Address Latch) is H (HIGH) address function in "flow through" manner (Standard RAM Function).
When ALE is $L$ (LOW) addresses are latched.

## PIN CONFIGURATION



## FEATURES:

- 8192-words x 9-bits organization
- JEDEC standard 28-pin package
- Fast access time:
- Commercial: 35/45
- Military: 45/55
- Battery backup operation-2V data retention voltage (L version only)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single 5V power supply
- Input and output directly TTL compatible
- Static operation: no clocks or refresh required
- Military product available compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7169 is a 73728-bit high-speed static RAM organized as $8 \mathrm{~K} \times 9$. It is fabricated using IDT's high-performance, high reliability CEMOS technology.

The IDT7169 offers address access times as fast as 35 ns . The ninth bit is optimized for parity check.

All inputs and outputs of the IDT7169 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7169 is packaged in an industry standard 28 -pin DIP and LCC, along with a 32-pin LCC package.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



## FEATURES:

- High-speed address/chip select time
- Military: 35/45/55
- Commercial: 25/35/45
- Low power operation

IDT71259S

- Active: 450 mW (typ)
- Standby: 300 mW (typ)

IDT71259L

- Active:350 mW (typ)
- Standby: 200 mW (typ)
- Two chip selects plus one Output Enable pin
- Single 5V (+/-10\%) power supply
- Input and output directly TTL-compatible
- Battery back-up operation-2V data retention
- Available in 32-pin side-brazed and plastic DIP ( 300 mil ) and 32-pin SOIC.
- Military product is fully compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71259 is a 294,912-bit high-speed static RAM organized as $32 \mathrm{~K} \times 9$. It is fabricated using IDT's high-performance high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.

Address access times as fast as 25 ns are available with power consumption of only 450 mW (typ). The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to, and remain in, a low-power standby mode aslong as $\overline{\mathrm{CS}}$ remains high. In the full standby mode, the low-power device consumes less than 200 mW (typ). This capability provides significant system level power and cooling savings. The low power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $20 \mu \mathrm{~W}$ when operating off a 2 V battery.

All inputs and outputs of the IDT71259 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71259 is packaged in a 32 -pin 300 mil side-braze, 32-pin 300 mil Plastic DIP, and 32-pin SOIC.

The IDT71259 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## LOGIC SYMBOL



## PIN CONFIGURATION



TRUTH TABLE

| WE | CST | CS2 | סE | I/O | MODE |
| :--- | :---: | :---: | :---: | :---: | :--- |
| X | H | X | X | Hi-Z | Standby (ISB1) |
| X | X | L | X | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISB1) |
| H | L | H | H | Hi-Z | Output Disable |
| H | L | H | L | Dout | Read |
| L | L | H | X | Din | Write |

## ADVANCE INFORMATION IDT 71509

## FEATURES:

- $32 \mathrm{~K} \times 9$ Parity checking Static RAM
- High-speed address/chip select time
- Military: 35/45/55
- Commercial: 25/35/45
- Low power operation
- IDT71509S

Active: 450 mW (typ.)
Standby: 300 mW (typ.)

- IDT71509L

Active: 350mW (typ.)
Standby: 200 mW (typ.)

- Two chip selects plus one Output Enable pin
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Input and output directly TTL-compatible
- Battery back-up operation-2V data retention
- Available in 32-pin side-brazed and plastic DIP ( 300 mil ) and 32-pin SOIC
- Military product is fully compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71509 is a 294,912-bit high-speed static RAM organized as $32 \mathrm{~K} \times 9$. It is fabricated using IDT's high-performance highreliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.
Address access times as fast as 25 ns are available with power consumption of only 450 mW (typ.). The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, a low-power standby mode as long as $\overline{\mathrm{CS}}$ remains high. In the full standby mode, the low-power device consumes less than 200 mW (typ.). This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $20 \mu \mathrm{~W}$ when operating off a 2 V battery.

All inputs and outputs of the IDT71509 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71509 is packaged in a 32 -pin 300 mil side-brazed, 32-pin 300 mil Plastic DIP, and 32-pin SOIC.
The IDT71509 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



LOGIC SYMBOL


## PIN CONFIGURATION



## TRUTH TABLE

| WE | Cs1 | CS2 | OE | 1/0 | PE | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | H | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Standby (ISB1) |
| X | X | L | X | Hi-Z | Hi-Z | Standby (ISB1) |
| H | L | H | H | Hi-Z | Hi-Z | Output Disable |
| H | L | H | $L$ | Dout | Dout | Read |
| L | L | H | X | $\mathrm{DIN}^{\text {I }}$ | $\mathrm{D}_{\text {IN }}$ | Write |

NOTES:

1. CS 2 is used for conditional write.
2. When ALE (Address Latch) is $\mathbf{H}$ (HIGH) address function in "flow through" manner (Standard RAM Function). When ALE is L (LOW) addresses are latched.

## FEATURES:

- 16-bit word width, with separate control of upper and lower bytes
- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- Low power consumption
- IDT7186S

Active: 400 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)

- IDT7186L

Active: 300 mW (typ.)
Standby: $30 \mu \mathrm{~W}$ (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- JEDEC compatible pinout
- Battery backup operation-2V data retention
- Available in $40-\mathrm{pin}, 600$ mil plastic and sidebraze DIP, and 44-pin plastic or ceramic leadless chip carrier
- TTL-compatible
- Single 5 V ( $\pm 10 \%$ ) power supply
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7186 is an extremely high-speed $4 \mathrm{~K} \times 16$-bit static RAM designed for use in wide-word systems where high speed, low power and board density are of the utmost importance.

The IDT7186 uses sixteen bidirectional input/output lines to provide simultaneous access to all bits in a word and has two byte enable lines to allow the upper and lower byte of a word to be accessed either together or independently. A high-speed output enable pin allows designers to turn on the IDT7186's outputs at a speed much higher than the already fast address access time and achieve a considerable throughput advantage. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry to enter a very low standby mode.

Fabricated using IDT's CEMOS ${ }^{\text {T }}$ high-performance technology, the IDT7186 typically operates on only 300 mW of power at maximum access times as fast as $25 n$. Low-power (L) versions offer battery backup data retention capability, typically consuming $30 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7186 is packaged in either a sidebraze or plastic 40-pin DIP or a plastic or ceramic 44-pin leadless chip carrier. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



DIP
VIEW
DIP
TOP VIEW

## PIN NAMES

| PIN NAMES |
| :--- |
| $A_{0}-A_{11}$ Addresses <br> $I / O_{0}-1 / O_{15}$ Data Input/Output <br> $\overline{\mathrm{CE}}$ Chip Enable <br> $\overline{\mathrm{WE}}$ Write Enable <br> $\overline{\mathrm{OE}}$ Output Enable <br> $\overline{\mathrm{UB}}$ Upper Byte Enable <br> $\overline{\mathrm{LB}}$ Lower Byte Enable <br> GND Ground <br> $\mathrm{V}_{\mathrm{CC}}$ Power |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT7186S |  | IDT7186L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| 11 l |  |  | COM'L. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| ILOI | Output Leakage Current | $V_{C C}=$ Max. | MIL. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
|  |  | $\overline{C E}=\mathrm{V}_{\text {HH }}, \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | COM'L. | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} . \end{aligned}$ |  | - | 0.4 | - | 0.4 | V |
|  |  |  |  | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | IDT7186S25 IDT7186L25 | IDT7186S35 IDT7186L35 |  | $\begin{aligned} & \hline \text { IDT7186S45 } \\ & \text { IDT7186L45 } \\ & \hline \end{aligned}$ |  | IDT7186S55 IDT7186L. 55 |  | $\begin{aligned} & \text { IDT7186S70 } \\ & \text { IDT7186L70 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L | MIL. |  |
| lcCl | Operating Power Supply Current $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{lL}}$, Outputs Open,$V_{C C}=M a x ., f=0^{(2)}$ | S | 160 \% | 140 | 160 | 130 | 150 | 130 | 150 | 130 | 150 | mA |
|  |  | L | 135 \% $\stackrel{\text { \% }}{\text { \% }}$ | 125 | 145 | 115 | 135 | 115 | 135 | 115 | 135 | mA |
| $\mathrm{I}_{\mathrm{CC2}}$ | Dynamic Operating Current $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$, Outputs Open, $V_{C C}=$ Max., $f=f$ max $^{(2)}$ | S | 190 \% \% | 170 | 200 | 160 | 190 | 160 | 190 | 160 | 190 | mA |
|  |  | L | 160 \% | 150 | 180 | 140 | 170 | 140 | 170 | 140 | 170 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current <br> (TTL Level) $C E \geq V_{1 H}{ }_{(2)}$ <br> $V_{C C}=M a x ., ~_{f}=f_{\text {max }}$ <br> Outputs Open | S | 50 \% \% \% | 40 | 40 | 40 | 40 | 40 | 40 | 40 | 40 | mA |
|  |  | L |  | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply <br> Current (CMOS Level) $\begin{aligned} & C E \geq V_{H C}, V_{I N} \leq V_{\mathrm{LC}} \text { or } V_{I N} \geq V_{H C} \\ & V_{\mathrm{CC}}={\text { Max. } ., \mathrm{f}=0^{(2)}} \end{aligned}$ | S | 20\% - | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | mA |
|  |  | L | ) - | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | mA |

## NOTES:

1. All values are maximum guaranteed values.
2. At $f=f_{\text {MAX }}$, address and data input are cycling at the maximum frequency of read cycles of $1 / t_{\mathrm{rc}} . f=0$ means no input lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $@_{3.0 \mathrm{~V}}$ | $\begin{gathered} V_{c c} \\ 2.0 \mathrm{~V} \end{gathered}$ | $\varliminf_{3.0 \mathrm{~V}}$ |  |
| $V_{D R}$ | $\mathrm{V}_{\text {cc }}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{C E} \geq V_{H C} \\ & V_{\mathbb{I N}} \geq V_{H C} \text { or } \leq V_{L C} \end{aligned}$ | MIL. COM'L. | - |  |  | $\begin{aligned} & 600 \\ & 200 \end{aligned}$ | $\begin{aligned} & 900 \\ & 300 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}^{(3)}}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | - | - | ns |
| $\mathrm{t}_{\mathrm{R}^{(3)}}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ | - | - | - | - | ns |
| \|141 ${ }^{(3)}$ | Input Leakage Current |  |  | - | - | - | 2 | 2 | $\mu \mathrm{A}$ |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V $\mathbf{c c}$ DATA RETENTION WAVEFORM



AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | CONDITIONS | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 12 | pF |
| $\mathrm{C}_{V O}$ | Input/Output <br> Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{ow}}, \mathrm{t}_{\mathrm{whz}}, \mathrm{t}_{\mathrm{CHz}}, \mathrm{t}_{\mathrm{CLZ}}$, $\mathrm{t}_{\mathrm{BHZ}}, \mathrm{t}_{\mathrm{BLZ}}, \mathrm{t}_{\mathrm{OHZ}}, \mathrm{t}_{\mathrm{OLZ}}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7186S25 ${ }^{(1)}$ IDT7186L25 ${ }^{(1)}$ MIN. MAX. | IDT7186S35 IDT7186L35 |  | IDT7186S45 <br> IDT7186L45 |  | IDT7186S55 IDT7186L55 |  | IDT7186S70 IDT7186L70 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 \% - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time | \% 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Access Time | , 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\text {t }}$ AB | Upper/Lower Byte Enable Access Time | - | - | 18 | - | 20 |  | 25 | - | 30 | ns |
| ${ }^{\text {ctz }}$ | Chip Enable to Output in Low $Z^{(2)}$ | 5 \%\%... | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }}$ OE | Output Enable to Output Valid | - §\%. 15 | - | 18 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {BLZ }}$ | Upper/Lower Byte Enable to Output in Low $\mathbf{Z}^{(2)}$ | 5 | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OLZ }}$ | Output Enable to Output in Low $\mathbf{Z}^{(2)}$ | 5 \% ${ }_{\text {\% }}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }}$ ( ${ }^{\text {Hz }}$ | Chip Disable to Output in High $Z^{(2)}$ | - \% M \% 15 | - | 18 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High $\mathbf{Z}^{(2)}$ | - ${ }^{\text {\% }} 15$ | - | 18 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {t }}{ }_{\text {H }}$ | Output Hold from Address Change | 5\% | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {BHZ }}$ | Upper/Lower Byte Enable to Output in High $Z^{(2)}$ | 15 | - | 18 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Enable to Power Up Time | 0\%.. ${ }^{\text {\% }}$ - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}$ PD | Chip Disable to Power Down Time | $\stackrel{\square}{\square} \times 25$ | - | 35 | - | 45 | - | 55 | - | 70 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. 2 (Continuously Enabled Read) ${ }^{(1,2,4,6)}$


TIMING WAVEFORM OF READ CYCLE NO. 3 (高 Controlled Read W/Power-Up/Down Timing) ${ }^{(1,3,4,6)}$


## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C E}=\mathrm{V}_{\mathrm{l}}$
3. Address valid prior to or coincident with $\overline{C E}$ transition low.
4. $\overline{O E}=V_{I L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pf load (including scope and jig).
6. $\overline{U B}$ or $\overline{L B}=V_{I L}$

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , (WE CONTROLLED TIMING) ${ }^{(1,2,3,7,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{C E}$ CONTROLLED TIMING) ${ }^{(1,2,3,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 3, ( $\overline{\mathrm{UB}}$ or $\overline{\mathrm{BB}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5,9)}$


## NOTES:

1. $\overline{W E}, \overline{C E}$, or both $\overline{U B}$ and $\overline{L B}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\mathrm{B}}$, $\mathrm{t}_{\mathrm{CW}}$ or $\mathrm{t}_{\mathrm{wP}}$ ) of a low $\overline{U B}$ or $[B$, a low $\overline{C E}$ and a low WE .
3. $t_{\text {WR }}$ is measured from the earlier of UB, LB, CE or WE going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}, \mathrm{UB}$, or $\overline{L B}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a WE controlled write cycle, the write pulse width must be the larger of $t_{W P}$ or ( $t_{W H Z}+t_{D W}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.
8. $\overline{U E}$ or $\overline{L B}=V_{L}$
9. $\overline{C E}=V_{L}$

TRUTH TABLE ${ }^{(1)}$

| INPUTS |  |  |  |  | OUTPUTS |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | WE | $\overline{O E}$ | UB | L® | $1 / O_{8}-1 / O_{15}$ | $1 / O_{0}-1 / 0_{7}$ |  |
| H | X | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Deselected, Powered Down |
| L | X | X | H | H | Hi-Z | $\mathrm{Hi}-\mathrm{Z}$ | Both Bytes Deselected |
| L | L | X | L | H | DATA $_{\text {IN }}$ | $\mathrm{Hi}-\mathrm{Z}$ | Write to Upper Byte Only |
| L | L | X | H | L | Hi-Z | DATA $_{\text {IN }}$ | Write to Lower Byte Only |
| L | L | X | L | L | DATA $_{\text {IN }}$ | DATA $_{\text {IN }}$ | Write to Both Bytes (Word Write) |
| L | H | L | L | H | DATA ${ }_{\text {out }}$ | $\mathrm{Hi}-\mathrm{Z}$ | Read Upper Byte Only |
| L | H | L | H | L | $\mathrm{Hi}-\mathrm{Z}$ | DATA ${ }_{\text {OUT }}$ | Read Lower Byte Only |
| L | H | L | L | L | DATA OUT | DATA out | Read Both Bytes (Word Read) |
| L | H | H | X | X | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Outputs Disabled |

## NOTE:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care, $\mathrm{Hi}-\mathrm{Z}=$ High Impedance

## ORDERING INFORMATION




CMOS STATIC RAM 64 K (4K x 16-BIT) REGISTERED RAM w/SPC ${ }^{m}$

## DESCRIPTION:

The IDT71502 Registered RAM is a 65,536 bits high speed static RAM organized as $4 \mathrm{~K} \times 16$, with a high speed register at the RAM outputs and serial load and readback capability using the IDT Se rial Protocol Channel, SPC ${ }^{\text {™ }}$

This device is the first in a family of multifeatured RAM's with a built-in Serial Protocol Channel SPC ${ }^{\text {TM }}$ letting the user set the best configuration for his system:

- SELF-ADDRESSING RAM
- WRITABLE CONTROL STORE
- LOGIC ANALYZER/RECORDER

The 71502 is fabricated using IDT's high-performance, highreliability technology-CEMOS ${ }^{\text {TM }}$. This technology gives the 71502 the combination of low power, high speed, and high density that makes it a cost effective solution.

The IDT71502 is available with address set up before clock times as fast as 25 ns . These times are available with a maximum power consumption of only 1.6 W .

All inputs and outputs of the IDT71502 are TTL-compatible, and the device operates from a single 5V supply. Fully static, asynchronous circuitry is used, requiring no clocks (with the exception of the register clock) or refreshing for operation.

The IDT71502 is packaged in plastic and ceramic versions of either a 48 -pin, 600 mil DIP; a 48 -pin leadless chip carrier, or a 52-pin plastic leadless chip carrier providing high board level packing densities.

The IDT71502 is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION


LOGIC SYMBOL



PIN NAMES

| NAME | FUNCTION |
| :---: | :---: |
| $\mathrm{A}_{0-11}$ | Address |
| $1 / O_{0-15}$ | Data Input/Output |
| $\mathrm{CS}_{0-2}$ | Chip Select |
| WE | Write Enable |
| $\overline{O E}$ | Output Enable |
| SOE | Synchronous Output Enable |
| CLK | Clock (to register) |
| INIT | Initialize |
| BKPT | Breakpoint Detect |
| PAR | Parity |
| SI | SPC Serial DATA ${ }_{\text {IN }}{ }^{(1)}$ |
| SO | SPC Serial DATA ${ }_{\text {OUT }}{ }^{(1)}$ |
| SCLK | SPC Clock ${ }^{(1)}$ |
| C/D | SPC Command/ $/ \overline{\text { ata }}{ }^{(1)}$ |
| GND | Ground |
| $\mathrm{V}_{\mathrm{Cc}}$ | Power |

NOTE:

1. The Serial Protocol Channel (SPC) is discussed at length in IDT Application Note 16.


PLCC PINOUT
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ${ }^{(1)}\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 12 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 12 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.

TRUTH TABLE - READ/WRITE OPERATIONS STANDARD PIPELINED MODE

| MODE | $\overline{C S}$ | $\overline{W E}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { SOE }}$ | CLK | I/O OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselected | H | X | L | X | F | High Z |
| Read | L | H | H | X | X | High Z |
| Read | L | H | L | H | F | High Z |
| Read | L | H | L | L | C | DATA $_{\text {OUT }}$ @ Address |
| Write | L | L | X | X | X | DATA $_{\text {IN }}$ @ Address |

## TRUTH TABLE - SPC OPERATIONS

| MODE | C/D | SCLK | FUNCTION |
| :---: | :---: | :---: | :--- |
| Command | H | $\digamma$ | Shift bit into command register |
| Data | L | $\digamma$ | Shift bit into data register |
| Execute | I | - | Execute command during time <br> between C/D and SCLK |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT71502S |  |  | IDT71502L |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IL | Input Leakage Current | $V_{C C}=M a x ., V_{\text {IN }}=G N D$ to $V_{C C}$ | COM | - | - | 5 | - | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & C S=V_{\text {IH }}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. | - | - | 10 | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | - | 5 | - | - | 2 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ${ }^{(2)}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | - | 0.5 | - | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ${ }^{(2)}$ | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage, BKPT | $1 \mathrm{OL}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |

NOTES:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. All outputs except BKPT, which is open drain.

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | POWER | IDT71502S25 ${ }^{(2,4)}$ IDT71502L25(2,4 | $\begin{array}{\|l\|} \hline \text { IDT71502S35 } \\ \text { IDT71502L35 } \end{array}$ |  | IDT71502S45 ${ }^{(4)}$ IDT71502L45 (4) |  | $\begin{aligned} & \text { IDT71502S55 }{ }^{(3,4)} \\ & \text { IDT71502L55 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| ${ }^{\mathrm{ccc} 1}$ | Operating Power Supply Current $\overline{C S}=V_{\mathrm{L}}$, Outputs Open,$V_{C C}=\text { Max., } f=0$ | S | 155 \% | 155 | 170 | 155 | 170 | 155 | 170 | mA |
|  |  | L | 135.\%. | 135 | 150 | 135 | 150 | 135 | 150 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic Operating Current $\overline{C S}=V_{\text {LL }}$, Outputs Open,$V_{C C}=M a x ., f=f_{\text {MAX }}=1 / T R C$ | S | 280 | 255 | 270 | 230 | 245 | 220 | 235 | mA |
|  |  | L | $\stackrel{250}{ }$ | 225 | 240 | 200 | 215 | 190 | 205 |  |

## NOTES:

1. All values are guaranteed maximums.
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. Pipelined address access set-up time.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT71502S25(1,4) } \\ & \text { IDT71502L25(1,4) } \end{aligned}$ | $\begin{aligned} & \hline \text { IDT71502S35(4) } \\ & \text { IDT71502L35 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT71502S45 } \\ & \text { IDT71502L45 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT71502S55 } \\ & \text { (2, 4) } \\ & \text { IDT71502L55 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE - PIPELINED |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 40 - - | 50 | - | 65 | - | 80 | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-up Time | 25\%, \&/m, | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{cs}}$ | Chip Select Set-up Time | 10\%\%\% | 12 | - | 15 | - | 20 | - | ns |
| $t_{s}$ | Set-up Time: SOE | 10 - | 12 | - | 15 | - | 20 | - | ns |
| $t_{\text {AH }}$ | Address Hold Time | O, | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Chip Select Hold Time |  | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time: SOE | 2 | 2 | - | 2 | - | 2 | - | ns |
| $t_{\text {co }}$ | Clock to Output Delay | - ........al 12 | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {cWH }}$ | Clock Width, High | 1令....... | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {cw }}$ | Clock Width, Low | 15 , | 15 | - | 20 | - | 20 | - | ns |
| $t_{0 E}$ | Asynchronous Output Enable To Data Valid Time |  | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{oz}}$ | Asynchronous Output Disable Time ${ }^{(3)(5)}$ | आ. | - | 14 | - | 19 | - | 24 | ns |
| ${ }^{\text {t }}$ Soe | Synchronous Output Enable To Data Valid Time | - | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {SOZ }}$ | Synchronous Output Disable Time ${ }^{(3)(5)}$ |  | - | 14 | - | 19 | - | 24 | ns |
| $\mathrm{t}_{\text {IN:T }}$ | Initialize to Output Delay | $\bigcirc$ | - | 50 | - | 65 | - | 80 | ns |
| $\mathrm{t}_{1 \mathrm{R}}$ | Initialize Recovery Time |  | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\text {w }}$ | Initialize Pulse Width | 30 - | 35 | - | 45 | - | 55 | - | ns |
| $t_{\text {PAR }}$ | Parity Generation Time | §\% \% \% 30 | - | 35 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\text {BPR }}$ | Breakpoint Delay From Register |  | - | 35 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\text {BPA }}$ | Breakpoint Delay From Address |  | - | 35 | - | 45 | - | 55 | ns |
| ${ }^{\text {t }}$ ABFS | Address to BKPT FF Set-up | $30 \quad$ | 35 | - | 40 | - | 50 | - | ns |
| $\mathrm{t}_{\text {ABFH }}$ | Address to BKPT FF Hold | 0 | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {BFCD }}$ | BKPT FF Clock to Data |  | - | 20 | - | 25 | - | 30 | ns |
| READ CYCLE - NON-PIPELINED |  |  |  |  |  |  |  |  |  |
| $t_{\text {AAN }}$ | Address Access Time | § § 30 | - | 35 | - | 65 | - | 80 | ns |
| $\mathrm{t}_{\text {OLZ }}$ | Asynchronous Output Enable Time ${ }^{(3)(5)}$ |  | 2 | - | 2 | - | 2 | - | ns |
| $t_{\text {soen }}$ | Synchronous Output Enable To Data Valid Time |  | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {CAN }}$ | Chip Select Access Time |  | - | 20 | - | 30 | - | 35 | ns. |
| ${ }^{\text {A }}$ ASPN | Address Set-up Parity Time | 40, | 50 | - | 65 | - | 80 | - | ns |
| $t_{\text {AABN }}$ | Address Access to Breakpoint | , \% $\sim$ \% 55 | - | 65 | - | 80 | - | 95 | ns |
| $t_{\text {AABFS }}$ | Address Access to BKPT FF Set-up |  | 50 | - | 65 | - | 80 | - | ns |
| $\mathrm{t}_{\text {AABFH }}$ | Address Access to BKPT FF Hold | 0 - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PFCD }}$ | Parity Flip-Flop Clock to data | $-\quad 12$ | - | 15 | - | 20 | - | 25 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. Pipelined address access set-up time.
5. Transition is measured $\pm 500 \mathrm{~mW}$ from steady state with 5 pF load (including scope and jig).

TIMING WAVEFORM OF READ CYCLE NO. 1


NOTE:

1. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

TIMING WAVEFORM OF READ CYCLE NO. 2-NON-PIPELINED


NOTE:

1. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS $\quad \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT71502S25 $(1,4)$ <br> IDT71502L25 $(1,4)$ <br> MIN. <br> MAX. | $\begin{aligned} & \text { IDT71502S35 }{ }^{(4)} \\ & \text { IDT71502L35 } \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT71502S45 }{ }^{(4)} \\ & \text { IDT71502L45 }{ }^{(4)} \\ & \text { MIN. } \quad \text { MAX. } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IDT71502S55 } \\ & \text { IDT71502 }{ }^{(2,4)} \\ & \text { MIN. } \quad \text { MAX. } \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAM WRITE CYCLE |  |  |  |  |  |  |
| $t_{\text {wc }}$ | RAM Write Cycle Time |  | 50 - | 65 - | 80 - | ns |
| $t_{\text {WAS }}$ | RAM Write Address Set-up Time | 0 \% \% \% | 0 | 0 | 0 | ns |
| $t_{\text {WP }}$ | RAM Write Pulse Width ${ }^{(5)}$ | 20 \% | 25 - | 35 | 45 | ns |
| $t_{\text {DW }}$ | RAM Write Data Set-up Before End Of Write | 15 \% \% \% | 17 - | $25 .$. | 30 - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 25 \% - | 30 - | 50 - | 60 | ns |
| $t_{\text {WCW }}$ | Chip Select To End Of Write | 25 - | $30 \quad-$ | 50 - | 60 - | ns |
| $t_{\text {WDH }}$ | RAM Write Data Hold Time | 0\% \% \% - | 0 | 0 | 0 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 5. \% - - | 5 - | 5 - | 5 | ns |
| ${ }^{\text {W }}$ W | Write Enable to Output Hi-Z ${ }^{(3,6)}$ | \% \% | - 15 | - 20 | - 20 | ns |
| tow | Output Active from End of Write ${ }^{(3,6)}$ | 5. | 5 - | 5 - | 5 - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. Pipelined address access set-up time.
5. $\overline{O E}=V_{i H}$.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

TIMING WAVEFORM OF WRITE CYCLE ${ }^{(1)}$


NOTE:

1. A write occurs during the overlap of both $\overline{C S}$ and $W E$ low.
2. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS $N_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT71502S25 ${ }^{(1,4)}$ IDT71502L25(1,4) MIN. <br> MAX. | IDT71502S35 ${ }^{(4)}$ IDT71502L35 ${ }^{(4)}$ MIN. MAX. |  | $\begin{aligned} & \text { IDT71502S45 } \\ & \text { IDT71502L45 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT71502S55 }^{(2,4)} \\ & \text { IDT71502L55 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. |  |  |  |
| TRACE WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| $t_{\text {TwC }}$ | Trace Write Cycle Time | 40 业 | 50 | - | 65 | - | 80 | - | ns |
| $\mathrm{t}_{\text {TwDS }}$ | Trace Write Data Set-up Time | 8 \% | 10 | - | 12 | - | 15 | - | ns |
| $t_{\text {TWDH }}$ | Trace Write Data Hold Time | 2 \%- | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {TwS }}$ | Trace Write Enable Set-up Time | 8 \% ${ }^{\text {\% }}$ | 10 | - | 12 | - | 15 | - | ns |
| ${ }_{\text {t }}^{\text {TCS }}$ | Trace Write Chip Select Set-up Time | 8 \% - | 10 | - | 12 | - | 15 | - | ns |
| $\mathrm{t}_{\text {TWH }}$ | Trace Write Enable Hold Time | 2\% \% - | 2 | - | 2 | - | 2 | - | ns |
| ${ }_{\text {t }}$ (CH | Trace Write Chip Select Hold Time | 2 - | 2 | - | 2 | - | 2 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. Pipelined address access set-up time.

## TIMING WAVEFORM OF TRACE WRITE CYCLE ${ }^{(1)}$



NOTE:

1. A write occurs if both $\overline{\mathrm{CS}}$ and $\overline{W E}$ are low at the clock low-to-high transition

AC TEST CONDITIONS (Read and Write Cycles)

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load, Parity Output
Figure 2. Output Load (for BKPT pin)

SPC AC ELECTRICAL CHARACTERISTICS ${ }^{(1)} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges

| SYMBOL | PARAMETER | IDT71502S/L ${ }^{(1)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| $t_{\text {scl }}$ | SCLK Period | 100 | - | ns |
| $t_{\text {scw }}$ | SCLK Pulse Width | 40 | - | ns |
| $\mathrm{t}_{\text {SDS }}$ | Serial Data Set-up Time | 20 | - | ns |
| $\mathrm{t}_{\text {SDH }}$ | Serial Data Hold Time | 2 | - | ns |
| $t_{\text {SCD }}$ | Clock to serial Data Output Delay | - | 30 | ns |
| $\mathrm{t}_{\text {SPD }}$ | Serial Data-In-to-Out Delay, Stub Mode | - | 20 | ns |
| $\mathrm{t}_{\text {CMLH }}$ | Command/Data Set-up Time, Low-to-High ${ }^{(2)}$ | 20 | - | ns |
| $\mathrm{t}_{\text {CMHL }}$ | Command Set-up Time, High-to-Low (Execution Time) ${ }^{(2)}$ | 35 | - | ns |
| $\mathrm{t}_{\text {CMH }}$ | Command/Data Hold Time ${ }^{(2)}$ | 5 | - | ns |
| $\mathrm{t}_{\text {CSCD }}$ | Command/Data to Serial Data Output Delay (1st Bit Only) | - | 45 | ns |

## NOTES:

1. These specifications apply to all speed grades of the product.
2. $C / \bar{D}$ cannot change while SCLK is high.

TIMING WAVEFORM OF SPC CHANNEL


AC TEST CONDITIONS (SPC)

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 3 |



Figure 3. Output Load for Serial Output
*Includes scope and jig.

## SPC FUNCTIONAL BLOCK DIAGRAM



## SPC COMMAND FORMAT

| 7 | 4 |  |
| :--- | :--- | :---: |
| SPC Command Code |  |  |
| 4 bits | SPC Register Code |  |
| 4 bits |  |  |

## SPC COMMAND CODES

| COMMAND <br> CODE | READ/WRITE <br> FUNCTION | ACTION |  |
| :---: | :---: | :--- | :--- |
| $\mathbf{0}$ | Read | Read Register | Uses Register Select Field |
| $\mathbf{1}$ | Write | Write Register | Uses Register Select Field |
| 2 | Read | Read Register and Increment Initialize Counter | Serial RAM Read |
| 3 | Write | Write Register and Increment Initialize Counter | Serial RAM Write |
| $4-$ C | - | Reserved (No-Op) |  |
| D | Write | Stub Diagnostic | Broadcast Commands |
| E | Write | Serial Diagnostic | Serial Commands |

## SPC REGISTER CODES

| REGISTER <br> CODE | READ/WRITE <br> FUNCTION | REGISTER | NOTES |
| :---: | :---: | :--- | :---: |
| 0 | R/W | Initialize Counter | - |
| 1 | R/W | RAM Output (or Input if reading) | - |
| 2 | R/W | Pipeline Register | - |
| 3 | R/W | Break Mask Register | - |
| 4 | R/W | Break Data Register | - |
| 5 | R/W | Set-up + Status Register | Break Multiplexer, Trace Mode, etc. |
| 6 | Rd Only | $1 / O_{15}-1 / O_{0}$ (Data Pins) | Data Pins of Chip |
| 7 | Rd Only | RAM Address | Address Going into RAM |
| $8-F$ | - | Reserved (unused) | - |

## REGISTERED RAM DATA FLOW BLOCK DIAGRAM



SET-UP REGISTER FORMAT

| BIT | NAME | TYPE ${ }^{(1)}$ |  | FUNCTION |
| :---: | :---: | :---: | :--- | :---: |
| 15 | CE | RO | Chip Enable State: NOR of All Chip Enable Pins | VALUE |

## NOTE:

1. RO means Read Only. R/W means Read/Write.

## GENERAL DESCRIPTION

The IDT71502 Registered RAM consists of a $4 \mathrm{~K} \times 16$-bit RAM plus a 16-bit pipeline register and is designed for microcode writable control store use. A serial shift register system, the Serial Protocol Channel (SPC), is included on-chip for serial load and read-back of the RAM data. A RAM address counter is also provided to speed up RAM load and read-back. The SPC serial shift register is also configured to be used as a diagnostic register. The shift register can read all status conditions on the chip such as the RAM output, pipeline register output, data output pin state and RAM load/read counter value. A breakpoint comparator is included to support the diagnostic function. This breakpoint comparator can be used to detect a particular bit pattern in the RAM address or pipeline register outputs.

The IDT71502 Registered RAM includes features to support control store applications. These include synchronous output enable and an initialize register for selecting the initial value of the pipeline register. A parity output is provided which indicates the parity of the contents of the pipeline register. The parity output can be used to provide parity check control for high-reliability systems.

The IDT71502 Registered RAM can also be used as a trace RAM for recording external data. In this mode, the data I/O pins are inputs and data is clocked into the RAM using the Initialize register as the address counter. The Trace mode, in combination with the breakpoint comparator, allows the IDT71502 Registered RAM to be used as a one-chip logic analyzer.

## RAM Operation

After power up, and in its typical operating mode, the IDT71502 Registered RAM is set for pipelined read and direct (non-pipelined) write. Data may be directly written into the RAM by driving the address and data inputs and strobing the Write Enable input. Data is read from the RAM by driving the address lines and clocking the pipeline register.

The RAM may also be read and written by the Serial Protocol Channel (SPC). This is the typical path for loading the RAM after power up.

## Serial Protocol Channel

The Serial Protocol Channel (SPC) logic consists of a 16-bit data shift register, an 8-bit command register and clock logic consisting of gates and a flip-flop. A block diagram of the command decode logic is shown for reference. The command decode logic decodes and executes the command in the command shift register using the clock from the clock logic. The command is divided into two four-bit fields. The most significant four bits of the command register define the command to be executed: read, write, etc. The least significant four bits define the register to be read or written. (NOTE: The data to the SPC is shifted in LSB first.)

The SPC is connected to the outside world through four wires. These wires consist of serial data in and out, a shift clock and a command/data line. When the command/data line is high, commands are shifted from the serial data in to the command register by the clock. When the command/data line is low, data is shifted into the data shift register by the clock. When the command/data line transitions from high (command) to low (data), a clock pulse is generated internally to the command decode logic. This pulse lasts from the beginning of the high-to-low transition to the next serial clock pulse and is used to execute the command in the command register.
Two of the defined commands are Serial and Stub. These commands control a latch which determines the source of the serial data out in the command mode. The Serial command causes the data output to be taken from the last stage of the command shift
register. This is the normal operating mode, where all the shift registers in a system are connected into one long shift register. The SPC logic in the IDT71502 is automatically set to the Serial mode by power up. The Stub command sets the latch and causes the serial output data to be taken from the serial input. In this mode, the serial data is passed directly from one chip to the next so that all command registers have the same data at their serial inputs. This allows a broadcast mode where all command registers in a system can be loaded with the same command at the same time.

## RAM Load/Readback Logic

The RAM write pulse is generated by an internal one-shot triggered by the clock. Data is written into the RAM immediately following pipeline register load and the Initialize Counter is incremented by the trailing edge of the write pulse. Using an internally generated write pulse makes RAM writing independent of clock high and low times. A timing diagram of the RAM clocking is shown in the Trace Mode Clock Timing Diagram (Figure 5).

A detailed block diagram of the IDT71502 Registered RAM, showing the various internal registers and the load and readback paths, is shown in the Registered RAM Data Flow Block Diagram. In addition to the logic shown in the Functional Block Diagram on the first page of the data sheet, there is an Initialize Counter for loading and initializing the RAM, Break Data and Mask registers for the Breakpoint Comparator and multiplexers at the input to the Pipeline register for allowing data from the data $1 / O$ pins to be clocked into the Pipeline register in the Trace mode before being written into the RAM. The data flow block diagram also shows the various multiplexers for routing data for breakpoint and readback use.

## Initialize Counter

The Initialize Counter provides the initial address to the RAM after reset of the part. A pulse applied to the Initialize pin causes the Initialize Counter to be gated to the RAM address and the RAM data to be preset into the pipeline register. This provides an initial value in the pipeline register before the first clock pulse arrives. The Initialize Counter can be reset to zero at power up of the chip and can be loaded with a value other than zero by the SPC. Once loaded with a value by the SPC, this value is used in further chip reset operations.

## Set-up Register

The Set-up Register is a 16-bit register used to set the chip operating mode and to read back chip operating status conditions. A command word written into the Set-up Register sets 7 latches which control the chip operating conditions. Reading the Set-up Register provides the current status of these 7 latches and various other signals on the chip. At power up, the 7 latches are cleared to zero and the Initialize counter is cleared to zero. The format of the Set-up Register is shown in the Set-up Register Format table.

The Set-up Register has 7 latches which determine the operating mode of the chip. These are $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{0}$, Non-Reg High, NonReg Low, BC RAM, Break Pipe and Trace. The $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{0}$ bits determine the polarity of the $\mathrm{CS}_{1}$ and $\overline{\mathrm{CS}}_{0}$ chip enables. The NonReg High and Low bits set the upper and lower bytes of the Pipeline Register to a flow-through mode, respectively. The BC RAM bit determines the source of the data for breakpoint comparison, either the Pipeline Register or the RAM address. The Break Pipe latch switches the breakpoint pin multiplexer from the comparator to the buffer flip-flop. The trace latch sets the chip into the Trace mode.

## Power Up State

Power up is defined as taking $V_{c c}$ from below 1.0 volts to 5.0 volts nominal. This generates power up reset, an internal signal which resets several registers on the chip. After power up, the IDT71502 is in the following state:

- Set-up Register cleared to zero
- Initialize Counter cleared to zero
- Breakpoint Mask Register cleared to equal (Breakpoint output high)
- SOE Flip-Flop cleared to outputs off

Note that taking Vcc from 5.0 volts to 2.0 volts and back to 5.0 volts will not cause power up reset.

## Set-up Register: Programmable Chip Enable

The chip enable function is programmable by bits in the Set-up Register. The logic for this is shown in Figure 1. The bits in the Setup Register define the active state of each chip enable: high or low. This allows up to four RAMs to be cascaded in depth with no external decoders required (16K $\times 16$ bits of RAM).


Figure 1. Chip Enable Logic Block Diagram

## Set-up Register: Non-Registered Outputs

Two bits of the Set-up Register, Non-Reg Hi and Non-Reg Lo, can be set to cause the Pipeline Register bits 15-9 and 7-0, respectively, to be set to the flow-through mode. In the flow-through mode, both latches of the register are open and the register acts like a simple buffer with its output following its input. This allows the user to have some non-registered bits in microcode applications. The output circuit consisting of the Pipeline Register, the Synchronous Output Enable ( $\overline{S O E}$ ), and the Output Enable ( $\overline{\mathrm{OE}}$ ), has some special logic to support this mode, as shown in Figure 2.

Also, activating the Initialize pin causes the Pipeline Register to be put in the flow-through mode. Figure 2 shows the Pipeline Register as two latches operated in the MASTER/SLAVE configuration. The clock input will cause the latch pair to work as a register. If the Initialize pin is activated, both registers will be placed in the flowthrough mode by the OR gates. Also, if either Non-Reg bit is set, its corresponding 8 -bit portion of the register will be placed in the flow-through mode.


Figure 2. Output Logic Block Diagram

When in the flow-through mode, the output enable flip-flop for that half must also be in the flow-through mode for external chip expansion to work properly. A non-registered RAM bit must be enabled by a non-registered output enable, while a registered bit
must be enabled by a synchronous output enable. This is done by using the non-registered bit to control a multiplexer which selects between the $\widehat{\text { SOE flip-flop input and output as the source of the }}$ output enable.

## Set-up Register: Breakpoint Comparator Control

The Breakpoint Comparator (BC) provides a masked 16-bit comparison of the various data paths that can be read by the SPC. It consists of an equal-comparator and the Break Data and Mask registers, as shown in Breakpoint Comparator Logic Block Diagram (Figure 3). The BC compares the data from the chip against the data In the Break Data Register and activates the Breakpoint Compare output if the two are equal. The Mask Register enables comparison: if a bit in the Mask Register is a one, comparison is enabled on the corresponding bit in the Break Data Register. If it is zero, the comparison on the that bit is disabled: i.e., forced to equal.

The Breakpoint output is an open drain type to allow width expansion of the Breakpoint Comparison. For example, if two IDT71502 chips have their breakpoint pins tied together to the same load resistor, both breakpoint comparators must be valid before the output can rise. The result is a 32-bit comparison.

A selectable flip-flop is provided for the Breakpoint Output. This allows pipeline registered bits, non-registered bits and address bits to be used in comparison with the same timing. Breakpoint comparison is commonly performed on the pipeline register outputs. These outputs are valid after the clock; i.e. for the current cycle. Address inputs and non-pipelined outputs are valid before the clock, representing address and data for the next cycle, respectively. If address or non-pipelined outputs are to be used in breakpoint comparison, a flip-flop delay must be added so that they will be valid after the clock in the same manner as pipelined bits. The selectable flip-flop provides this delay so that all breakpoint comparison outputs are valid in the current cycle.

The Breakpoint output driver is enabled by the $\overline{\mathrm{SOE}}$ Flip-Flop to allow depth expansion of the comparison. $\overline{\mathrm{SOE}}$ must be low prior to clock going high whether in pipelined mode or not.


Figure 3. Breakpoint Comparator Logic Block Diagram

## Set-up Register: Trace Mode Operation

When the trace bit in the Set-up Register is set, the chip is in the Trace mode. In this mode, data from the chip data pins, $\mathrm{I} / \mathrm{O}_{15}-\mathrm{I} / \mathrm{O}_{0}$, is written into sequential locations in the RAM. The address for the RAM comes from the Initialize Counter, which is incremented after each RAM write. The Trace mode is used to record external data events in the same manner as a logic analyzer. The Trace mode recording sequence is as follows:

1. Data from the I/O pins is written into the Pipeline Register by the clock.
2. Data in the Pipeline Register is written into the RAM by a oneshot driven by the trailing edge of the clock. The RAM address comes from the Initialize Counter.
3. The Initialize Counter is incremented by the trailing edge of the RAM write pulse.

Trace operation requires both $\overline{W E}$ and $\overline{C S}$ to be active. If either is inactive (high), the Initialize Register will not be incremented and data will not be written into the RAM. The Pipeline Register will be loaded, however. This allows the write enable to be used for skipping words. A timing diagram of this logic is shown in the Trace Mode Sequence Timing Diagram (Figure 4).

The RAM write pulse is generated by an internal one-shot triggered by the clock. Data is written into the RAM immediately following pipeline register load and the Initialize Counter is incremented by the trailing edge of the write pulse: Using an intemally generated write pulse makes RAM writing independent of clock high and low times. A timing diagram of the RAM clocking is shown in the Trace Mode Clock Timing Diagram (Figure 5).


Figure 4. Trace Mode Sequence Timing Diagram


Figure 5. Trace Mode Clock Timing Diagram

## Parity Output

The Parity Output pin is generated from a 16-bit parity tree, as shown in the Parity Tree Logic Block Diagram (Figure6). Even parity is used. Parity is generated on the contents of the Pipeline Register. The parity output driver is three-state and is enabled by the SOE Flip-Flop to allow depth expansion of the parity output.

The Parity Output always reflects the parity of the registered value. Additional flip-flops and multiplexers are included in the parity tree to cover the case of non-registered outputs. If one or
both bytes of the Pipeline Register are set to the Non-Registered mode, a flip-flop pipeline delay is added to the corresponding byte parity chain to make the result of that byte parity calculation the same as if the Pipeline Register was not in the Non-Pipelined mode. $\overline{S O E}$ must be low prior to the clock going high in pipelined or non-pipelined mode.


Figure 6. Parity Tree Logic Block Dlagram

## REGISTERED RAM APPLICATIONS

Using the Registered RAM in Writable Control Stores

The IDT71502 Registered RAM is designed expressly for efficient use in writable control stores. A simplified block diagram of a

16-bit microprogram-controlled system using the IDT71502 is shown in Writable Control Store Using Registered RAM (Figure 7). The system shown uses four IDT71502 Registered RAM chips to provide $4 \mathrm{~K} \times 64$ bits of microcode writable control store.


## Using the Parity Output

The parity output can be used in conjunction with an additional IDT71502 Registered RAM to provide parity checking for control stores. This is shown in the Parity Check in a Writable Control Store System (Figure 8) block diagram. The parity output driver is gated
by the $\overline{\text { SOE }}$ Flip-Flop. This allows simple depth expansion of the parity function by paralleling the parity outputs in the same manner as the data outputs, as shown in the Parity Check in a Depth Expanded Writable Control Store System (Figure 9) block diagram.


Figure 8. Parity Check in a Writable Control Store System


Figure 9. Parity Check in a Depth Expanded Writable Control Store System

## Using Trace Mode as a Logic Analyzer

The Trace mode allows the IDT71502 to be used as an on-board logic analyzer for system diagnostics. It is particularly powerful when used in conjunction with the Breakpoint function. In the Trace mode, data is recorded in sequential locations in the RAM as controlled by the Trace Counter. Since the incoming data is clocked into the pipeline register, the set-up and hold times are short and compatible with capturing changing bus data, for example. A block diagram of a system with an IDT71502 used in the Trace mode is shown in Diagnostic Bus Monitoring Using Trace Mode (Figure 10).

The Breakpoint outputs from the IDT71502 devices in a system can be used to control the Trace mode writing. The Breakpoint
outputs are open drain types which provide a wire-AND function when connected together to a single pull-up resistor. By tying the Breakpoint outputs for the writable control store RAMs and the trace RAM, a breakpoint comparison can be made over the full microcode word plus the data bus contents. This comparison can be used to enable the trace write so that only data which occurred at the Breakpoint times is recorded. This allows recording the data that was on the bus during each instance of an I/O write, for example.


Figure 10. Diagnostic Bus Monitoring Using Trace Mode

## Serial Loading of the IDT71502 Using the SPC

In order to use the IDT71502 in writable control store applications, it must be loaded with the microprogram before use. This is done using the Serial Protocol Channel (SPC). Loading the RAM over the SPC can be done in several ways. The microcode can be loaded from a central microprocessor, which can perform both microcode load and system diagnostics at power up, or it can be loaded using dedicated load logic.

An example of a design of this dedicated load logic is shown in the Microcode Load Logic Example (Figure 11). The purpose of this example is to show how one goes about designing this logic. This example shows an approach which loads the RAMs with data from a single EPROM. The load logic gets the SPC command and
data information from the EPROM. It is controlled by single byte instructions from the same EPROM. The format of these instructions is shown in Microcode Load Logic Instruction Formats (Figure 12), and a map of the typical contents of the EPROM is shown in Microcode Load EPROM Memory Map (Figure 13).

The load logic consists of a 16 -bit address counter, an 8 -bit shift register, a 4-bit byte counter and a PAL containing a 2-bit instruction register. The logic in the PAL interprets the 2-bit load instructions to cause bytes of command or data information to be loaded into the IDT74FCT299 shift register and shifted to the SPC. The two IDT74FCT161 counters are used to count the bytes being sent and the 8 bits in each byte.


Figure 11. Microcode Load Logic Example


Figure 12. Microcode Load Logic Instruction Formats


Figure 13. Microcode Load EPROM Memory Map

## ORDERING INFORMATION



## FEATURES:

- Wide $4 \mathrm{~K} \times 16$ Organization
- High-speed access
- Commercial: 24/35/45/55ns (max.)
- Military: 35/45/55ns (max.)
- Internal fast 12 -bit address latch (5ns set-up \& hold times)
- Best fit for popular cache configurations:
- Intel 82385 cache controller (for 80386)
- IDT79R3000 RISC CPU instruction \& data caches
- Chips \& Technologies 82C307 cache controller (for 80386)
- Fast Output Enable - 10ns (max.)
- Separate enables for upper and lower bytes
- Packaged in 40 pin, 600 mil CERDIP or plastic DIP, or 44 pin PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71586 is a fast $4 \mathrm{~K} \times 16$ latched address CMOS static RAM designed to enhance cache memory designs. This device offers improved circuit board densities over designs using traditional RAM architectures in caches for the Intel 80386/82385 the Chips \& Technologies 82C307, and the IDT79R3000 RISC CPU.

The IDT71586 boasts a fast address access time down to 24 ns (max.), a very fast 10ns (max.) Output Enable pin, and short set-up and hold times ( 5 ns max.) on the address input latch. All of these features help the IDT71586 to make the most efficient use of CPU-local buses.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, the IDT71586 achieves this high throughput at a typical operating power of only 300 mW .

All inputs and outputs of the IDT71586 are TTL-compatible, and the device operates from a standard 5 V supply, simplifying system design. The IDT71586 is offered in a 40 pin CERDIP or plastic DIP, or a 44 pin plastic leadless chip carrier, providing high board level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATION



PIN NAMES

| $A_{0}-A_{11}$ | Address Inputs |
| :--- | :--- |
| $D_{0}-D_{15}$ | Data Input/Output |
| $\overline{C E}$ | Chip Enable/Power-Down |
| $\overline{C S}_{\mathrm{U}}$ | Upper Byte Select |
| $\overline{C S}_{\mathrm{L}}$ | Lower Byte Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| ALEN | Address Latch Enable |
| GND | Ground |
| $V_{\mathrm{CC}}$ | Power |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | $\begin{array}{l}\text { Terminal Voltage with } \\ \text { Respect to GND }\end{array}$ | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BAA }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation Plastic |  |  |
| Hermetic |  |  |  |$)$

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE
RANGE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETERS | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\|\|l\| l\|$ | Input Leakage Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{HLLO}^{\mathrm{O}}$ | Output Leakage Current | $\begin{aligned} & \overline{C E}=V_{\mathrm{H}}, V_{\mathrm{V}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} . \\ & V_{\mathrm{CC}}=\text { Max. } . \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage$\left(D_{0}-D_{15}\right)$ | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | v |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$. |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)} V_{C C}=5.0 \mathrm{~V} \pm 10 \%, v_{L C}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT71586S25 | IDT71586S35 |  | IDT71586S45 |  | IDT71586S55 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. MIL. | СОM'L. | MIL | COM'L | MIL | COM'L. | MIL. |  |
| Icc | Operating Power Supply Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{LL}}$ <br> Outputs Open $\mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{f}=0^{(2)}$ | 130 \% \% \% | 130 | 150 | 130 | 150 | 130 | 150 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic Operating Current | $\begin{aligned} & \overline{C E}=V_{\mathrm{LL}} \\ & \text { Outputs Open } \\ & V_{\mathrm{CC}}=\text { Max., } \mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(2)} \end{aligned}$ | $240 \underset{\substack{\text { \% } \\ \text { \% } \\ \text { \% } \\ \hline}}{\text { \% }}$ | 240 | 290 | 240 | 290 | 240 | 290 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current (TTL Level Inputs) | $\overline{C E} \geq V_{I H}$ Outputs Open $V_{C C}=M a x ., f=f_{M A X}{ }^{(2)}$ |  | 70 | 70 | 70 | 70 | 70 | 70 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current (CMOS Level Inputs) | $\begin{aligned} & \overline{C E} \geq V_{H C} \\ & V_{\mathbb{I N}} \leq V_{\mathrm{LC}} \text { or } V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathrm{CC}}=\mathrm{Max.,} \mathrm{f}=0(2) \end{aligned}$ |  | 15 | 20 | 15 | 20 | 15 | 20 |  |

NOTES:

1. All values are maximum guaranteed values.
2. At $f=f_{\text {MAX }}$, address and data inputs are cycling at the maximum frequency of read cycles of $1 / t_{\text {RC }} . f=0$ means no input lines change.

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load
GND to 3.0 V
5 ns
1.5 V
1.5 V
See Figures 1 and 2


Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OHZ}}, \mathrm{t}_{\mathrm{BHZ}}, \mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{OLZ}}$ $t_{B L Z}, t_{C L Z}, t_{W H Z}$, and $t_{\text {ow }}$
*Including scope and jig

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 12 | pF |
| $\mathrm{C}_{1 / O}$ | Input/Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

Figure 3. Example Cache for Intel 80386 using IDT71586 Latched CacheRAM and Intel 82385.



AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT71586S25 ${ }^{(1)}$ |  | IDT71586S35 ${ }^{(1)}$ |  | IDT71586S45 |  | IDT71586S55 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 | \% ${ }^{-}$ | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | ALEN High Time ${ }^{(3)}$ |  | \%\%\%\% | 10 | - | 12 | - | 15 | - |  |
| $\mathrm{t}_{\mathrm{CL}}$ | ALEN Low Time ${ }^{(3)}$ |  | \% | 10 | - | 12 | - | 15 | - |  |
| $\mathrm{t}_{\text {AS }}$ | Address Latch Set-Up Time | 5 | \% \% / | 5 | - | 5 | - | 5 | - |  |
| $\mathrm{t}_{\text {AH }}$ | Address Latch Hold Time | 4 | \%..... | 5 | - | 5 | - | 5 | - |  |
| $t_{\text {AA }}$ | Address Access Time ${ }^{(4)}$ |  | \% 24 | - | 35 | - | 45 | - | 55 |  |
| $t_{\text {ACE }}$ | Chip Enable Access Time | - | \%. 25 | - | 35 | - | 45 | - | 55 |  |
| $t_{\text {AB }}$ | Upper/Lower Byte Chip Select Access Time | - | \% 1.13 | - | 15 | - | 20 | - | 25 |  |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - | \% 10 | - | 13 | - | 15 | - | 18 |  |
| ${ }^{\text {chez }}$ | Chip Enable to Output in Low $Z^{(2,3)}$ | 3\%\%. | \% | 3 | - | 3 | - | 3 | - |  |
| $\mathrm{t}_{\text {BLZ }}$ | Upper/Lower Byte Chip Select to Output in Low $\mathbf{Z}(2,3)$ |  | $\stackrel{\text { \% }}{\stackrel{1}{*}}$ | 3 | - | 3 | - | 3 | - |  |
| $\mathrm{t}_{\mathrm{OLz}}$ | Output Enable to Output in Low $Z^{(2,3)}$ | 2 \% | \% - | 2 | - | 2 | - | 2 | - |  |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Disable to Output in $\operatorname{High} \mathbf{Z}(2,3)$ |  | \% 20 | - | 25 | - | 30 | - | 35 |  |
| $\mathrm{t}_{\mathrm{BHZ}}$ | Upper/Lower Byte Chip Select to Output in High Z $(2,3)$ | § | \# 20 | - | 25 | - | 30 | - | 35 |  |
| ${ }^{\text {t }} \mathrm{Hz}$ | Output Disable to Output in High $Z^{(2,3)}$ | $\stackrel{\text {, }}{\text { a }}$ | \% 4 | - | 9 | - | 13 | - | 15 |  |
| ${ }^{\text {t }}$ | Output Hold from Address Change (4) | 3 | - | 3 | - | 3 | - | 3 | - |  |
| ${ }^{\text {t }}$ PU | Chip Enable to Power Up Time ${ }^{(3)}$ |  | - | 0 | - | 0 | - | 0 | - |  |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(3)}$ | §ハ... , | 25 | - | 35 | - | 45 | - | 55 |  |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1\&2).
3. This parameter is guaranteed, but not tested.
4. This measurement depends on the combination of ALEN high plus an address change. This combination may either happen at the rising edge of ALEN, or during an address change after ALEN has become high.

## TIMING WAVEFORM OF READ CYCLE ${ }^{(1)}$



## NOTES:

1. WE is high throughout a read cycle.
2. The parameter $t_{A A}$ is measured either from the first low to high transition of ALEN after the read address has become valid, or from the stabilization of the read address during the period when ALEN is high, whichever occurs last
3. The parameter $\mathrm{t}_{\mathrm{OH}}$ is measured either from the first low to high transition of ALEN after the an address change, or from an address change during the period when ALEN is high, whichever occurs first.
4. This transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT71586S25 ${ }^{(1)}$ MIN. MAX. | $\text { IDT71586S35 }{ }^{(1)}$ |  | IDT71586S45 |  | IDT71586S55 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 25 \% - | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {ch }}$ | ALEN High Time | 10 - | 10 | - | 12 | - | 15 | - |  |
| ${ }^{\text {ch }}$ | ALEN Low Time | 10 园 | 10 | - | 12 | - | . 15 | - |  |
| $t_{\text {AS }}$ | Address Latch Set-Up Time | 5 \%m\% | 5 | - | 5 | - | 5 | - |  |
| $t_{\text {AH }}$ | Address Latch Hold Time | 4 , ${ }^{\text {a }}$ | 5 | - | 5 | - | 5 | - |  |
| ${ }^{\text {t }}$ AW | Address Valid to End of Write ${ }^{(3)}$ | 25 , \# $\because$, | 35 | - | 45 | - | 55 | - |  |
| $\mathrm{t}_{\text {ASW }}$ | Address Set-Up Time ${ }^{(3)}$ | 0 \% | 0 | - | 0 | - | 0 | - |  |
| $t_{\text {wp }}$ | Write Pulse Width | 17\% | 25 | - | 30 | - | 40 | - |  |
| ${ }^{\text {cw }}$ | Chip Enable to End of Write | 20\%\% \% \% - | 25 | - | 30 | - | 40 | - |  |
| $t_{\text {bw }}$ | Upper/Lower Byte Chip Select to End of Write | $20^{\circ} \times-$ | 25 | - | 30 | - | 40 | - |  |
| ${ }^{\text {w }}$ \% | Write Recovery Time ${ }^{(3)}$ | O\%, \% - | 0 | - | 0 | - | 0 | - |  |
| ${ }^{\text {twhz }}$ | Write to Output in High $Z^{(2)}$ | \%\% | - | 15 | - | 20 | - | 25 |  |
| ${ }^{t_{\text {DW }}}$ | Data Set-Up Time | 1\% - | 13 | - | 15 | - | 18 | - |  |
| ${ }^{t_{\text {DH }}}$ | Data Hold from Write Time | ${ }^{\circ}$ \% - | 0 | - | 0 | - | 0 | - |  |
| ${ }^{\text {tow }}$ | Output Active from End of Write ${ }^{(2)}$ | \% S. . ${ }^{\text {a }}$ | 5 | - | 5 | - | 5 | - |  |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1\&2). This parameter is guaranteed, but not tested.
3. This measurement depends on the combination of ALEN high plus an address change. This combination may either happen at the rising edge of ALEN, or during an address change after ALEN has become high.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE CONTROLLED TIMING) ${ }^{(1,2)}$


## NOTES:

1. WE, $\overline{C E}$, or both $\overline{C S}{ }_{U}$ and $\overline{C S}{ }_{L}$ must be high during address transitions.
2. A write occurs during the overlap ( $t_{\mathrm{B}}, t_{\mathrm{cW}}$ or $t_{\mathrm{WP}}$ ) of a low $\overline{C S}_{U}$ or $\overline{C S} \mathrm{~S}_{\mathrm{L}}$, a low $\overline{C E}$, and a low $W E$.
3. The parameter $t_{W R}$ is measured from the earlier of $\overline{C S}{ }_{U}, \overline{C S}_{L}$, $\overline{C E}$, or WE going high either to the first low to high transition of ALEN after an address change, or to an address change during the period when ALEN is high, whichever occurs first.
4. The parameters $\mathrm{t}_{\mathrm{ASW}}$ and $\mathrm{t}_{\mathrm{AW}}$ are measured either from the first low to high transition of ALEN after the write address has become valid, or from the stabilization of the valid write address during the period when ALEN is high, whichever occurs first.
5. During this period the I/O pins are in the output state, and input signals must not be applied.
6. This transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a WE controlled write cycle, the write pulse width must be the larger of $t_{w p}$ or ( $t_{W H z}+t_{D W}$ ) to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $O E$ is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $\mathrm{t}_{\text {wp }}$.

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING) ${ }^{(1,2)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 3, ( $\overline{\mathbf{C S}}_{\mathbf{U}}$ or $\overline{\mathrm{CS}}_{\mathrm{L}}$ CONTROLLED TIMING) ${ }^{(1,2)}$


## NOTES:

1. WE, $\overline{C E}$, or both $\overline{C S}_{U}$ and $\overline{C S}_{\mathrm{L}}$ must be high during address transitions.
2. A write occurs during the overlap ( $t_{B W}, t_{C W}$ or $t_{W P}$ ) of a low $\overline{C S}_{U}$ or $\overline{C S}_{L}$, a low $\overline{C E}$, and a low WE.
3. The parameter $t_{W A}$ is measured from the earlier of $\overline{C S}_{U}, \overline{C S} \bar{S}_{L}, \overline{C E}$, or $\overline{W E}$ going high either to the first low to high transition of ALEN after an address change, or to an address change during the period when ALEN is high, whichever occurs first.
4. The parameters $\mathrm{t}_{\mathrm{ASW}}$ and $\mathrm{t}_{\mathrm{AW}}$ are measured either from the first low to high transition of ALEN after the write address has become valid, or from the stabilization of the valid write address during the period when ALEN is high, whichever occurs first.

TRUTH TABLE ${ }^{(1)}$

| INPUTS |  |  |  |  |  | OUTPUTS |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CE | WE | OE | $\mathrm{CS}_{\mathrm{u}}$ | $\mathrm{CS}_{L}$ | ALEN | $\mathrm{D}_{8}-\mathrm{D}_{15}$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ |  |
| H | X | X | X | X | - | Hi-Z | Hi-Z | Deselected, powered-down ( $\mathrm{I}_{\text {SB }}$ ). |
| X | X | X | H | H | - | Hi-Z | Hi-Z | Deselected. |
| - | - | H | - | - | - | Hi-Z | Hi-Z | Outputs disabled. |
| - | - | - | - | - | H | - | - | Address latch transparent. |
| X | X | - | - | - | L | - | - | Address latch closed. |
| L | L | X | L | H | H | DATA $_{\text {IN }}$ | Hi-Z | Write to upper byte of current address. |
| L | L | X | L | H | L | $\mathrm{DATA}_{\text {IN }}$ | Hi-Z | Write to upper byte of latched address. |
| L | L | X | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATA $_{\text {IN }}$ | Write to lower byte of current address. |
| L | L | X | H | L | L | Hi-Z | DATA $_{\text {IN }}$ | Write to lower byte of latched address. |
| L | L | X | L | L | H | DATA $_{\text {IN }}$ | DATA $_{\text {IN }}$ | Write to both bytes of current address (Word Write). |
| L | L | X | L | L | L | DATA $_{\text {IN }}$ | DATA $_{\text {IN }}$ | Write to both bytes of latched address (Word Write). |
| L | H | L | L | H | H | DATA ${ }_{\text {out }}$ | $\mathrm{HI}-\mathrm{Z}$ | Read upper byte of current address. |
| L | H | L | L | H | L | DATAOUT | Hi-Z | Read upper byte of latched address. |
| L | H | L | H | L | H | Hi-Z | DATA $_{\text {OUT }}$ | Read lower byte of current address. |
| L | H | L | H | L | L | Hi-Z | DATA $_{\text {out }}$ | Read lower byte of latched address. |
| L | H | L | L | L | H | DATA ${ }_{\text {Out }}$ | DATA ${ }_{\text {Out }}$ | Read both bytes of current address (Word Read). |
| L | H | L | L | L | L | DATA out | DATA OUT | Read both bytes of latched address (Word Read). |

## NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$
$\mathrm{L}=\mathrm{LOW}$
X = Don't Care

- = Unrelated
$\mathrm{Hi}-\mathrm{Z}=$ High Impedance


## ORDERING INFORMATION


Product Selector and Cross Pezerence Guides
Technology/Capabintes
Qually and Reliabilly
Static RAMs
Multi-Port RAMs
Fimo memories
Digital Signal Processing (DSP)
Bit-Sllce Wicroprocessor Devices (MICROSLICE ${ }^{T M}$ ) and EDC
Reduced instruction Set Computer (SISC) Processors
Logic Devices
Data Conversion
ECH Procucts
Subsystems Modules
Application and Technical Notes
Package Diagram Outlines

## MULTI-PORT RAMS

Integrated Device Technology has emerged as the leading multi-port RAM supplier by combining advanced CEMOS technology with innovative circuit design. With system performance advantages as a goal, we have brought system design expertise together with circuit and technology expertise in defining dual-port and four-port RAM products. Our dual-port memories are now industry standards.

The synergistic relationship between advanced process technology, system expertise and unique design capability add value beyond that normally achieved. As an example, our dual-port memories provide arbitration along with a completely tested solution to the metastability problem. Various arbitration techniques are available to the designer to prevent contention and system wait states. On-chip hardware arbitration, "semaphore" token passing
or software arbitration allow the most efficient memory to be selected for each application. At IDT, innovation counts only when it provides system advantages to the user.

Both commercial and military versions of all IDT memories are available. Our military devices are manufactured and processed strictly in conformance with all the administrative processing and performance requirements of MIL-STD-883. Because we anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As the leading supplier of military specialty RAMs, IDT provides performance and quality levels second to none.

Our commercial dual-port and four-port memories, in fact, share most processing steps with military devices.

## TABLE OF CONTENTS

CONTENTS PAGE
Multi-Port RAMs
IDT 7130
8 K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (MASTER) (14-260, 14-9, 14-68, S14-63) ..... S5-1
IDT 7140 8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (SLAVE) (14-260, 14-9, 14-68, S14-63) ..... S5-1IDT 70104IDT 7010IDT 70101IDT 70105
High-Speed 1K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) ..... S5-18
High-Speed 1K $\times 9$ Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) ..... S5-18
High-Speed 1K $\times 9$ Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) ..... S5-19
High-Speed 1K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) ..... S5-19
IDT 7132DT 7142IDT 71321IDT 71421IDT 7012IDT 70121IDT 70125IDT 71322
16K ( $2 \mathrm{~K} \times 8$ ) Dual-Port RAM (MASTER) (14-260, 14-9, 14-68, S14-63) ..... S5-20
$16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) Dual-Port RAM (SLAVE) (14-260, 14-9, 14-68, S14-63) ..... S5-20
16K (2K x 8) Dual-Port RAM (MASTER w/Interrupts) (14-260, 14-9, 14-68, S14-63) ..... S5-35
16K (2K x 8) Dual-Port RAM (SLAVE w/Interrupts) (14-260, 14-9, 14-68, S14-63) ..... S5-35
High-Speed 2K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, S14-63) ..... S5-51
High-Speed 2K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) ..... S5-52
High-Speed 2K x 9 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) ..... S5-52
16K (2K x 8) Dual-Port RAM (w/Semaphores) (14-260, 14-9, 14-68, S14-63) ..... S5-53
IDT 7133 32K (2K x 16) Dual-Port RAM (MASTER) (14-260, 14-9, 14-68, S14-63) ..... S5-65
IDT 714332K (2K x 16) Dual-Port RAM (SLAVE) (14-260, 14-9, 14-68, S14-63)S5-65
IDT 7134IDT 71342IDT 7024IDT 7005IDT 7025IDT 7006
DT 7M134
IDT 7M135
IDT 7M144IDT 7M145IDT 7M137IDT 7050S/L
IDT 7052
32K (4K x 8) Dual-Port RAM (14-260, 14-9, 14-68, S14-63) ..... S5-79
32K (4K x 8) Dual-Port RAM (w/Semaphores) (14-260, 14-9, 14-68, 14-139, S14-63) ..... S5-87
High-Speed 4K x 16 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) ..... S5-100
High-Speed $8 \mathrm{~K} \times 8$ Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) ..... S5-103
High-Speed $8 \mathrm{~K} \times 16$ Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) ..... S5-106
High-Speed 16K x 8 Dual-Port Static RAM (14-260, 14-9, 14-68, 14-139, S14-63) ..... S5-109
64K (8K x 8) Dual-Port RAM Module ..... 13-125
128K ( $16 \mathrm{~K} \times 8$ ) Dual-Port RAM Module ..... 13-125
64K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM Module (SLAVE) ..... 13-142
128K (16K x 8) Dual-Port RAM Module (SLAVE) ..... 13-142
256K (32K x 8) Dual-Port RAM Module ..... 13-135
High-Speed 1K $\times 8$ Four-Port Static RAM ..... S5-112
High-Speed 2K x 8 Four-Port Static RAM ..... S5-121

## FEATURES:

- High-speed access
- Military: 45/55/70/90/100/120ns (max.)
- Commercial: 25/30/35/45/55/70/90/100ns (max.)
- Low-power operation
- IDT7130/40SA

Active: 325mW (typ.)
Standby: 5mW (typ.)

- IDT7130/40LA

Active: 325 mW (typ.)
Standby: 1mW (typ.)

- MASTER IDT7130 easily expands data bus width to 16 -or-morebits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 only)
- $\overline{B U S Y}$ output flag on IDT7130; $\overline{B U S Y}$ input on IDT7140
- INT flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86875


## DESCRIPTION:

The IDT7130/IDT7140 are high-speed $1 \mathrm{~K} \times 8$ dual-port static RAMs. The IDT7130 is designed to be used as a stand-alone 8 -bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7 140 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 35 ns . Low-power (LA) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7130/7140 devices are packaged in 48-pin sidebraze or plastic DIPs, 48 - or 52 -pin LCCs, 52 -pin PLCCs, and 48 -lead flatpacks.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. IDT7130 (MASTER): $\overline{\text { BUSY }}$ is open drain output and requires pullup resistor.

IDT7140 (SLAVE): BUSY is input.
2. Open drain output: requires pullup resistor.

## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7130SA IDT7140SA |  | IDT7130LA IDT7140LA |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 l_{\text {I }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}}$ | Output Leakage Current | $\overline{C E}=V_{\text {IH }}, V_{\text {OUT }}=0 \mathrm{~V}$ to $V_{\text {CC }}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ ) | $\mathrm{l}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $V_{\text {OL }}$ | Open Drain Output Low Voltage (BUSY, $\overline{\mathrm{NNT}}$ ) | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}\left(V_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION | $\begin{aligned} & 7130 \times 25^{(2)} \\ & 7140 \times 25^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 30^{(2)} \\ & 7140 \times 30^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35^{(2)} \\ & 7140 \times 35^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. |  |
| 1 c | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(4)} \end{aligned}$ | MIL. SA | - | - | - | - | - | - | 75 75 | 230 <br> 185 <br> 1 | mA |
|  |  |  | COM'L. SA | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{array}{r} 250 \\ 180 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{array}{r} 240 \\ 170 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 195 \\ & 155 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 145 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB } 1}$ | Standby Current (Both Ports-TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R} \geq V_{H} \\ & f=f_{\text {MAX }}{ }^{(4)} \end{aligned}$ | MIL. SA | - | - | - | -\% | - | - | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | 65 55 | mA |
|  |  |  | COM'L. SA | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ |  | 65 .45 | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | 25 25 | 65 45 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{H}}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA | - | - | $\stackrel{1}{*}$ | - | - | - | 40 | 135 110 | mA |
|  |  |  | COM'L. SA | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 170 \\ & 120 \% \end{aligned}$ | $46$ | $\begin{aligned} & 155 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{array}{r} 130 \\ 95 \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 120 \\ & 85 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB3 }}$ | Full Standby Current (Both Ports-All CMOS Level Inputs) | Both Ports $\overline{C E}_{\mathrm{L}}$ and $\overline{C E}_{R} \geq V_{C C}-0.2 \mathrm{~V}$ <br> $V_{\text {IN }} \geq V_{C C}-0.2 V$ or <br> $V_{\text {IN }} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | MIL. ${ }^{\text {LA }}$ | - | - ${ }^{\text {a }}$ | - | - | - | - | 1.0 0.2 | 30 10 | mA |
|  |  |  | COM'L. SA | 1.2 0.4 | $\begin{gathered} 15 \% \\ \stackrel{15}{5} \end{gathered}$ | $\begin{aligned} & 1.2 \\ & 0.4 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 4 |  |
| $\mathrm{I}_{\text {S34 }}$ | Full Standby Current (One Port-All CMOS Level Inputs. $\mathrm{f}=0 \mathrm{O}^{(5)}$ ) | One Port $\overline{C E}_{L}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $V_{\text {IN }} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA |  |  | - | - | - | - | 40 35 | $\begin{aligned} & 125 \\ & 95 \end{aligned}$ | mA |
|  |  |  | COM'L. LA | ${ }^{50} 46$ | $\begin{aligned} & 150 \\ & 115 \end{aligned}$ | 45 | $\begin{aligned} & 137 \\ & 105 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 115 \\ & 90 \end{aligned}$ | 40 35 | $\begin{gathered} 105 \\ 80 \end{gathered}$ |  |

## NOTES:

1. $x$ in part numbers indicates power rating (SA or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=f_{\text {max }}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / t_{\mathrm{Rc}}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) ${ }^{(V)}{ }_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITION | VERSION | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{aligned} & \hline 7130 \times 120^{(3)} \\ & 7140 \times 120^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. |  |
| $\mathrm{I}_{\mathrm{cc}}$ | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(4)} \\ & \hline \end{aligned}$ | MIL. SA | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 230 \\ & 185 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 225 \\ & 180 \\ & \hline \end{aligned}$ | $65$ | $\begin{aligned} & 200 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 155 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{array}{r} 190 \\ 155 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. SA | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 180 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{array}{r} 180 \\ 135 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 180 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 180 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{array}{r} 180 \\ 130 \\ \hline \end{array}$ |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R} \geq V_{H} \\ & f=f_{\text {MAX }}(4) \end{aligned}$ | MIL. SA | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | 65 45 | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | 65 45 | mA |
|  |  |  | COMLL SA | 25 25 | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 55 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 55 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | 55 35 |  |
| $\mathrm{I}_{\mathrm{SB} 2}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA | 40 | 135 110 | 40 | 135 110 | 10 40 | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 40 | 125 100 | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | 125 <br> 100 | mA |
|  |  |  | COM'L. LA | 40 40 | $\begin{aligned} & 115 \\ & 85 \end{aligned}$ | 40 40 | $\begin{gathered} 110 \\ 85 \\ 85 \end{gathered}$ | 40 40 | $\begin{aligned} & 110 \\ & 75 \\ & \hline \end{aligned}$ | 40 40 | $\begin{aligned} & 110 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{array}{r} 40 \\ 40 \\ \hline 40 \\ \hline \end{array}$ | $\begin{aligned} & 110 \\ & 75 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB } 3}$ | Full Standby Current (Both Ports-All CMOS Level Inputs) | Both Ports $\overline{C E}_{L}$ and <br> $\overline{C E}_{R} \geq V_{C C}-0.2 V$ <br> $V_{\text {IN }} \geq V_{C C}-0.2 V$ or <br> $V_{1 N} \leq 0.2 V, f=0^{(5)}$ | MIL. SA | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  | COM'L. SA | 1.0 0.2 | $\begin{gathered} 15 \\ 4 \end{gathered}$ | 1.0 0.2 | $\begin{array}{r}15 \\ 4 \\ \hline\end{array}$ | 1.0 0.2 | 15 <br> 4 | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 <br> 4 | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 <br> 4 |  |
| $\mathrm{I}_{\text {SB4 }}$ | Full Standby Current (One Port-All CMOS Level Inputs, $\mathrm{f}=0^{(5)}$ ) | One Port $\overline{C E}_{L}$ or <br> $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $V_{\text {IN }} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 120 \\ 90 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 115 \\ 85 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 110 \\ & 80 \end{aligned}$ | 40 35 | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 110 \\ & 80 \end{aligned}$ | mA |
|  |  |  | COM'L. LA | 40 35 | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ | 40 35 | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ | 40 35 | $\begin{aligned} & 95 \\ & 70 \end{aligned}$ | 40 35 | 95 | 40 35 | 95 |  |

## NOTES:

1. $x$ in part numbers indicates power rating (SA or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=f_{\text {MAx, }}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / \mathrm{t}_{\mathrm{RC}}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $\mathbf{f}=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

DATA RETENTION CHARACTERISTICS (Lversion Only)

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT7130LA/IDT7140LA |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| $V_{D R}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | $V_{C C}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{V}_{C C}-0.2 \mathrm{~V}$ |  | 2.0 | - | - | V |
| $I_{\text {ccor }}$ | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time | $\mathrm{V}_{\mathbb{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathbb{I}} \leq 0.2 \mathrm{~V}$ |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1,2 \& 3$ |



Figure 2. Output Load (for $t_{H Z}, t_{\mathrm{LZ}}, t_{\mathrm{WZ}}$, and $t_{\mathrm{OW}}$ )

* Including scope and jig.


Figure 3. $\overline{B U S Y}$ and $\overline{\operatorname{NT} T}$ Output Load


Figure 4. $\overline{\mathrm{BUSY}}$ and $\overline{\mathrm{NT}}$ Output Load (for 25ns and 30ns versions)

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| SYMBOL | PARAMETER | $\begin{aligned} & 7130 \times 25^{(2)} \\ & 7140 \times 25^{(2)} \end{aligned}$ | $\begin{aligned} & 7130 \times 30^{(2)} \\ & 7140 \times 30^{(2)} \end{aligned}$ | $\begin{aligned} & 7130 \times 35^{(2)} \\ & 7140 \times 35^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 25 - | 30 - | 35 | - | 45 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | 25 | \% 30 | - | 35 | - | 45 | ns |
| ${ }^{\text {t }}$ ACE | Chip Enable Access Time | 25 | - \% \% ${ }^{\text {\% }}$ - 30 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable Access Time | 12 | 大 * W\% \% 15 | - | 25 | - | 30 | ns |
| ${ }^{\text {tor }}$ | Output Hold From Address Change | 0 - | \% ${ }^{\text {\% }}$ | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{Lz}}$ | Output Low Z Time (1. 4) | 0 * *** | 0 | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output High Z Time (1, 4) | -\% W\% \% 10 | 12 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{pu}}$ | Chip Enable to Power Up Time ${ }^{(4)}$ | 0, ${ }^{\text {\% }}$ - | 0 | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time (4) | $\stackrel{-}{-}$ | 50 | - | 50 | - | 50 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Continued)

| SYMBOL | PARAMETER | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 120^{(3)} \\ & 7140 \times 120^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCle |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| ${ }^{\text {t }}$ A | Address Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| ${ }^{\text {t }}$ ACE | Chip Enable Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $t_{\text {AOE }}$ | Output Enable Access Time | - | 35 | - | 40 | - | 40 | - | 40 | - | 60 | ns |
| ${ }^{\text {toh }}$ | Output Hold From Address Change | 0 | - | 0 | - | 10 | - | 10 | - | 10 | - | ns |
| ${ }_{\text {tz }}$ | Output Low Z Time (1, 4) | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {Hz }}$ | Output High Z Time (1, 4) | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| $t_{\text {PU }}$ | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {pD }}$ | Chip Disable to Power Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1, 2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $\mathrm{R} \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{I L}$.
3. Addresses valid prior to or coincident with $\overline{C E}$ transition low.
4. $\overline{O E}=V_{L L}$

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$

| SYMBOL | PARAMETER | $\begin{aligned} & 7130 \times 25^{(2)} \\ & 7140 \times 25^{(2)} \end{aligned}$ | $\begin{aligned} & 7130 \times 30^{(2)} \\ & 7140 \times 30^{(2)} \end{aligned}$ | $\begin{aligned} & 7130 \times 35^{(2)} \\ & 7140 \times 35^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| ${ }^{\text {twc }}$ | Write Cycle Time ${ }^{(5)}$ | 25 - | 30 䓔 | 35 | - | 45 | - | ns |
| $\mathrm{t}_{\text {EW }}$ | Chip Enable to End of Write | 20 - | 25 \% ${ }^{\text {a }}$, | 30 | - | 35 | - | ns |
| ${ }^{t_{A W}}$ | Address Valid to End of Write | 20 | 25 - ${ }^{\text {W }}$ - - | 30 | - | 35 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | 0 - \% - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width ${ }^{(6)}$ | 20 - | 25 , \% - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 | , 0 | 0 | - | 0 | - | ns |
| $t_{\text {dw }}$ | Data Valid to End of Write | 12 ) | 15 | 20 | - | 20 | - | ns |
| $t_{\text {Hz }}$ | Output High Z Time ${ }^{(1,4)}$ | - \% $10^{\circ}$ | 12 | - | 15 | - | 20 | ns |
| $t_{\text {DH }}$ | Data Hold Tme | 0 \% \% ${ }^{\text {\% }}$ - | 0 | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {wz }}$ | Write Enabled to Output in High Z ${ }^{(1,4)}$ | \# \& ${ }^{\text {\% }} 10$ | 12 | - | 15 | - | 20 | ns |
| tow | Output Active From End of Write (1, 4) | 0 - - | 0 | 0 | - | 0 | - | ns |

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$

| SYMBOL | PARAMETER | $\begin{array}{r} 7130 \times 55 \\ 7140 \times 55 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{array}{r} 7130 \times 70 \\ 7140 \times 70 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 120^{(3)} \\ & 7140 \times 120^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time ${ }^{(5)}$ | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{EW}}$ | Chip Enable to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| ${ }^{\text {t }}$ AW | Address Valid to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }_{\text {t }}{ }_{\text {w }}$ | Write Pulse Width ${ }^{(6)}$ | 40 | - | 50 | - | 55 | - | 55 | - | 65 | - | ns |
| ${ }_{\text {t }}{ }_{\text {w }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {ow }}$ | Data Valid to End of Write | 20 | - | 30 | - | 40 | - | 40 | - | 40 | - | ns |
| $t_{\text {Hz }}$ | Output High $\mathrm{Z} \mathrm{Time}{ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| ${ }_{\text {tor }}$ | Data Hold Tme | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {wz }}$ | Write Enabled to Output in High Z ${ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 50 | ns |
| ${ }_{\text {tow }}$ | Output Active From End of Write ${ }^{(1,4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1, 2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, $t_{W C}=t_{B A A}+t_{W P}$
6. Specified for $\overline{O E}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
7. " $x$ " in part numbers indicates power rating ( S or L ).

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |  |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{C E}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{N}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{EW}}$ or $\mathrm{t}_{\mathrm{WP}}$ ) of a low $\overline{C E}$ and a low $\mathrm{R} / \mathrm{W}$.
3. $\mathrm{t}_{\text {WR }}$ is measured from the earlier of CE or $\mathrm{R} / \overline{\mathrm{W}}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{N}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $R \bar{N}$ controlled write cycle, the write pulse width must be the larger of $t_{W P}$ or $t_{W Z}+t_{D W}$ to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{DW}}$. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$

| SYMBOL | PARAMETER | $\begin{aligned} & 7130 \times 25^{(1)} \\ & 7140 \times 25^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 30^{(1)} \\ & 7140 \times 30^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35^{(1)} \\ & 7140 \times 35^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | MAX. | min. | MAX. | MIN. | max. | MIN. | MAX. |  |
| BUSY TIMING (FOR MASTER IDT7130 ONLY) |  |  |  |  |  |  |  |  |  |  |
| $t_{B A A}$ | BUSY Access Time to Address | - | 25 | - | 30 | - | 35 | - | 35 | ns |
| $t_{\text {bDA }}$ | BUSY Disable Time to Address | - | 20 | - | \% ${ }^{25 \%}$ | - | 30 | - | 35 | ns |
| ${ }_{\text {t }}^{\text {BAC }}$ | BUSY Access Time to Chip Enable | - | 20 | - | , \% 25 | - | 30 | - | 30 | ns |
| ${ }^{\text {t }}$ BDC | BUSY Disable Time to Chip Enable | - | 20 |  | \% \% 25 | - | 25 | - | 25 | ns |
| $t_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(3)}$ | - | 50 |  | \% 55 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\text {DDD }}$ | Write Data Valid to Read Data Delay ${ }^{(3)}$ | - | 30 | + | 30 | - | 35 | - | 45 | ns |
| $t_{\text {APS }}$ | Arbitration Priority Set-up Time ${ }^{(4)}$ | 5 | \% | * 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {BDD }}$ | BUSY Disable to Valid Data ${ }^{(5)}$ | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| BUSY INPUT TIMING (FOR SLAVE IDT7140 ONLY) |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {wb }}$ | Write to BUSY Input ${ }^{(6)}$ |  | \% ${ }_{\text {\% }}$, | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {twh }}$ | Write Hold After BUSY ${ }^{(7)}$ |  | , \% - | 20 | - | 20 | - | 20 | - | ns |
| $t_{\text {WOD }}$ | Write Pulse to Data Delay ${ }^{(9)}$ | \% \% ${ }_{\text {, }}$ | 50 | - | 55 | - | 60 | - | 70 | ns |
| ${ }^{t}$ DDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | $\stackrel{*}{*}$ | 30 | - | 30 | - | 35 | - | 45 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| SYMBOL | PARAMETER | $\begin{array}{r} 7130 \times 55 \\ 7140 \times 55 \end{array}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 120^{(2)} \\ & 7140 \times 120^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| BUSY TIMING (FOR MASTER IDT7130 ONLY) |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {BAA }}$ | BUSY Access Time to Address | - | 45 | - | 45 | - | 45 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\text {BDA }}$ | BUSY Disable Time to Address | - | 40 | - | 40 | - | 45 | - | 50 | - | 60 | ns |
| $t_{B A C}$ | BUSY Access Time to Chip Enable | - | 35 | - | 35 | - | 45 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{80}$ | BUSY Disable Time to Chip Enable | - | 30 | - | 30 | - | 45 | - | 50 | - | 60 | ns |
| ${ }^{\text {w }}$ ( ${ }^{\text {d }}$ | Write Pulse to Data Delay ${ }^{(3)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| $\mathrm{t}_{\text {DOD }}$ | Write Data Valid to Read Data Delay ${ }^{(3)}$ | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $t_{\text {APS }}$ | Arbitration Priority Set-up Time ${ }^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {BDD }}$ | BUSY Disable to Valid Data ${ }^{(5)}$ | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| BUSY INPUT TIMING (FOR SLAVE IDT7140 ONLY) |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {W }}$ ( ${ }^{\text {b }}$ | Write to BUSY Input ${ }^{(6)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {twH }}$ | Write Hold After BUSY ${ }^{(7)}$ | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| ${ }^{\text {W }}$ WDD | Write Pulse to Data Delay ${ }^{(9)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| ${ }^{\text {toDo }}$ | Write Data Valid to Read Data Delay ${ }^{(9)}$ | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSP (For Master IDT7130 only)".
4. To ensure that the earlier of the two ports wins.
5. $t_{B O D}$ is a calculated parameter and is the greater of $0, t_{W D D} t_{W P}$ (actual or $t_{D D D}-t_{W P}$ (actual)).
6. To ensure that the write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
8. " $x$ " In part numbers indicates power rating ( $\$$ or L ).
9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7140 Only)".

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}{ }^{(1,2,3)}$ (FOR MASTER IDT7130 ONLY)


NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{O E}$ at $L O$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT7140 ONLY)


NOTES:

1. Assume $\overline{B U S Y}$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7140 ONLY)


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{C E}$ ARBITRATION
$\overline{\mathrm{CE}}_{\mathrm{L}}$ VALID FIRST:

$\overline{C E}_{\mathrm{R}}$ VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}$

LEFT ADDRESS VALID FIRST:


RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{L}}$

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & 7130 \times 25^{(1)} \\ & 7140 \times 25^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 30^{(1)} \\ & 7140 \times 30^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35^{(1)} \\ & 7140 \times 35^{(1)} \end{aligned}$ |  | $\begin{array}{r} 7130 \times 45 \\ 7140 \times 45 \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | \% 0 \% |  | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {INS }}$ | Interrupt Set Time | - | 25. | * | 30 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\text {INR }}$ | Interrupt Reset Time |  | 25 | - | 30 | - | 35 | - | 40 | ns |

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{array}{r} 7130 \times 55 \\ 7140 \times 55 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ <br> MIN. MAX. |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 120^{(2)} \\ & 7140 \times 120^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - |  |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {INS }}$ | Interrupt Set Time | - | 45 | - | 50 | - | 55 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\text {INR }}$ | Interrupt Reset Time | - | 45 | - | 50 | - | 55 | - | 60 | - | 70 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. " $x$ " in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$
LEFT SIDE SETS $\overline{\mathrm{NT}}_{\mathrm{R}}$ :


RIGHT SIDE CLEARS $\overline{\operatorname{INT}}_{\mathrm{R}}$ :


NOTES:

1. $\overline{C E}_{L}=\overline{C E}_{R}=v_{L}$
2. $\overline{\mathbb{N} T_{L}}$ and $\mathbb{N T}_{\mathrm{R}}$ are reset to $\mathrm{V}_{\mathrm{OH}}$ during power up.

TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$
RIGHT SIDE SETS $\overline{\operatorname{INT}}_{\mathrm{L}}$ :


LEFT SIDE CLEARS $\overline{I N T}_{\mathrm{L}}$ :


NOTES:

1. $\overline{C E}_{L}=\overline{C E}_{\mathrm{R}}=\dot{V}_{\mathrm{L}}$
2. $\overline{\mathbb{N} T_{\mathrm{R}}}$ and $\mathbb{N \mathrm { NT }} \mathrm{L}$ are reset (high) during power up.

16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS


NOTE:

1. No arbitration in IDT7140 (SLAVE). $\overline{\text { BUSY-IN inhibits write in IDT7140 (SLAVE). }}$

## FUNCTIONAL DESCRIPTION:

The IDT7130/40 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7130/40 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{NT}} \mathrm{L}$ ) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location $3 F E$. Likewise, the right port interrupt flag ( $\overline{\mathrm{NT}}_{\mathrm{R}}$ ) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( $\left(\mathrm{INT}_{A}\right)$, the right port must read the memory location 3FF. The message ( 8 bits) at 3FE or 3FF is userdefined. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The $\overline{B U S Y}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{C E}$, onchip control logic arbitrates between $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ for access; or (2) if the $\overline{\mathrm{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dualport RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{B U S Y}_{L}$ while another activates its $\overline{B U S Y}_{R}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the $\overline{B U S Y}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

TABLE I-NON-CONTENTION
READ/WRITE CONTROL ${ }^{(4)}$

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode, $I_{\text {SB2 }}$ or $I_{\text {SB4 }}$ |
| X | H | X | 2 | $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{H} \text {, Power Down }$ Mode, $I_{\text {SB } 1}$ or $\mathrm{I}_{\text {SB3 }}$ |
| L | L | X | DATA $_{\text {IN }}$ | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATA ${ }_{\text {OUT }}$ | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | z | High Impedance Outputs |

## NOTES:

1. $A_{O L}-A_{g L} \neq A_{O R}-A_{g R}$
2. If $\overline{B U S Y}=\mathrm{L}$, data is not written.
3. If: $\overline{B U S Y}=L$, data may not be valid, see $t_{\text {WDD }}$ and $t_{D D D}$ timing.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ DON'T CARE, $\mathrm{Z}=$ HIGH IMPEDANCE

TABLE II-INTERRUPT FLAG ${ }^{(1,4)}$

| LEFT PORT |  |  |  |  | RIGHT PORT |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \bar{W}_{L}$ | $\overline{C E}_{L}$ | $\overline{O E}_{L}$ | $\mathrm{A}_{\mathrm{OL}}-\mathrm{A}_{9 \mathrm{~L}}$ | $\mathrm{TNT}_{L}$ | $\mathrm{R} / \bar{W}_{\text {R }}$ | $\overline{C E}_{\text {R }}$ | $\overline{\mathrm{O}}_{\mathrm{R}}$ | $A_{0 L}-A_{\text {gR }}$ | $\overline{\mathrm{NT}}_{\mathrm{R}}$ |  |
| L | L | X | 3FF | X | X | X | X | X | $L^{(2)}$ | Set Right ${\overline{N T} T_{R} \text { Flag }}^{\text {a }}$ |
| X | X | X | X | X | X | L | L | 3FF | $\mathrm{H}^{(3)}$ | Reset Right ${\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{R}} \text { Flag }}^{\text {d }}$ |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FE | X | Set Left INTL Flag |
| X | L | L | 3FE | $H^{(2)}$ | X | X | X | X | X | Reset Left $\overline{\text { NT }}$ L Flag $^{\text {c }}$ |

NOTES:

1. Assumes $\overline{B U S Y_{L}}={\overline{B U S Y_{R}}}_{R}=\mathrm{H}$.
2. If $\overline{B U S Y}_{L}=L$, then $N C$.
3. If $\overline{B U S Y_{R}}=L$, then $N C$.
4. $H=H I G H, L=L O W, X=$ DON'T CARE, $N C=$ NO CHANGE

TABLE III-ARBITRATION ${ }^{(2)}$

| LEFT PORT |  | RIGHT PORT |  | FLAGS (1) |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $A_{0 L}-A_{\text {gL }}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | $A_{0 R}-A_{9 R}$ | $\overline{B U S Y}^{\text {L }}$ | $\overline{B U S Y}_{\text {R }}$ |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\not \equiv A_{0 R}-A_{9 R}$ | L | \# AOL - Agl | H | H | No Contention |
| ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| $\overline{\mathrm{CE}}$ ARBITRATION WITH ADDRESS MATCH BEFORE $\overline{\mathrm{CE}}$ |  |  |  |  |  |  |
| LL5R | $=A_{O R}-A_{S R}$ | LL5R | $=A_{0 L}-A_{\text {gL }}$ | H | L | L-Port Wins |
| RL5L | $=A_{O R}-A_{9 R}$ | RL5L | = $A_{\text {OL }}-A_{\text {gl }}$ | L | H | R-Port Wins |
| LW5R | $=A_{O R}-A_{9 R}$ | LW5R | $=A_{O L}-A_{9 L}$ | H | L | Arbitration Resolved |
| LW5R | $=A_{O R}-A_{9 R}$ | LW5R | $=A_{O L}-A_{9 L}$ | L | H | Arbitration Resolved |

## NOTE:

1. $\overline{\mathrm{NT}}$ Flags Don't Care.
2. $X=$ DON'T CARE, $L=$ LOW, $H=$ HIGH

LV5R $=$ Left Address Valid $\geq 5$ ns before right address.
RV5L $=$ Right Address Valid $\geq 5$ ns before left address.

Same $=$ Left and Right Addresses match within 5 ns of each other.
LL5R $=$ Left $\overline{C E}=L O W \geq 5 n s$ before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5 n s$ before Left $\overline{C E}$.
LW5R $=$ Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B

Plastic DIP
Sidebraze DIP
Plastic Leaded Chip Carrier 48-Pin Leadless Chip Carrier 52-Pin Leadless Chip Carrier Flatpack

Commercial Only
Commercial Only Commercial Only
Military Only $\quad\{$ Speed in Nanoseconds

Low Power
Standard Power
8 K ( $1 \mathrm{~K} \times 8$-Bit) MASTER Dual-Port RAM
8 K ( $1 \mathrm{~K} \times 8$ - Bit ) SLAVE Dual-Port RAM

## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT7010/70104S

Active: ---mW(typ.)
Standby: --mW(typ.)

- IDT7010/70104L

Active: ---mW(typ.)
Standby: ---mW(typ.)

- Fully asynchronous operation from either port
- Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit.
- MASTER IDT7010 easily expands data bus width to 18 bits or more using SLAVE IDT70104 chip
- On-chip port arbitration logic (IDT7010 only)
- $\overline{B U S Y}$ output flag on Master; $\overline{B U S Y}$ input on Slave
- Battery backup operation-2V data retention
- TTL compatible, signal 5V ( $\pm 10 \%$ ) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7010/IDT70104 are high-speed 1K X 9 dual port static RAMs. The IDT7010 is designed to be used as a stand-alone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70104 "SLAVE" dual-port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18 bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

The devices utilize a 9-bit wide data path to allow for control/ data and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS ${ }^{\text {m }}$ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 25 ns. Low-power (L) versions offer battery backup data retention capability with each port typically consuming --- $\mu \mathrm{W}$ from a 2 V battery
The IDT7010/70104 devices are packaged in 48-pin sidebrazed or plastic DIPs, 48 - or 52 -pin LCCs and 52 -pin PLCCs. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, method 5004.

## FUNCTIONAL BLOCK DIAGRAM



NOTE:

1. 7010 (MASTER): BUSY is open drain output and requires pullup resistor.

70104(SLAVE): BUSY is input.

CEMOS is a trademark of Integrated Device Technology, Inc.

## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT70101/70105S

Active: ---mW(typ.)
Standby: --mW(typ.)

- IDT70101/70105L

Active: ---mW(typ.)
Standby: ---mW(typ.)

- Fully asychronous operation from either port
- Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit.
- MASTER IDT70101 easily expands data bus width to 18 bits or more using SLAVE IDT70105 chip
- On-chip port arbitration logic (IDT70101 only)
- $\overline{B U S Y}$ output flag on Master; $\overline{B U S Y}$ input on Slave
- INT (INTERRUPT) flag for port-to-port communication
- Battery backup operation - 2 V data retention
- TLL compatible, signal 5V ( $\pm 10 \%$ ) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT70101/IDT70105 are high-speed 1K x 9 dual-port static RAMs. The IDT70101 is designed to be used as a stand-alone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70105 "SLAVE" dual-port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18 bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

The devices utilize a 9-bit wide data path to allow for data/control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 25 ns. Low-power (L) versions offer battery backup data retention capability with each port typically consuming $---\mu \mathrm{W}$ from a 2 V battery.

The IDT70101/70105 devices are packaged in 52-pin LCCs and 52-pin PLCCs. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, method 5004.

## FUNCTIONAL BLOCK DIAGRAM

## NOTES:



1. 70101 (MASTER): $\overline{B U S Y}$ is open drain output and requires pullup resistor. 70105(SLAVE): $\overline{\text { BUSY }}$ is input.
2. $\mathbb{N N T}^{\text {i }}$ is open drain output and requires pullup resistor.
3. Arbitration Logic is for IDT70101 (master).

## FEATURES:

- High-speed access
- Military: 45/55/70/90/100/120ns (max.)
- Commercial: 25/30/35/45/55/70/90/100ns (max.)
- Low-power operation
- IDT7132/42SA

Active: 325 mW (typ.)
Standby: 5mW (typ.)

- IDT7132/42LA

Active: 325 mW (typ.)
Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16-or-more bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- $\overline{\text { BUSY output flag on IDT7132; } \overline{B U S Y} \text { input on IDT7142 }}$
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87002


## DESCRIPTION:

The IDT7132/IDT7142 are high-speed 2K $\times 8$ dual-port static RAMs. The IDT7132 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7142 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 35 ns. Low-power (LA) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIP, 48 - or 52 -pin LCC, 52 -pin PLCC, and a 48 -lead flatpack.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## NOTES:

1. IDT7 132 (MASTER): BUSY is open drain output and requires pullup resistor. IDT7142 (SLAVE): BUSY is input.

CEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS



RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7132SAIDT7142SAMIN. $\quad$ MAX. |  | IDT7132LA IDT7142LA MIN. MAX |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 l_{\text {L }} \mid$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{ll}_{\mathrm{LO}}$ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ ) | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $V_{\text {OL }}$ | Open Drain Output Low Voltage (BUSY) | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | $V$ |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}\left(V_{c c}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION | $\begin{aligned} & 7132 \times 25^{(2)} \\ & 7142 \times 25^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 30^{(2)} \\ & 7142 \times 30^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 35^{(2)} \\ & 7142 \times 35^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 45 \\ & 7142 \times 45 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. |  |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{(4)} \end{aligned}$ | MIL. SA | - | - |  | \% - |  | - | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | 230 <br> 185 |  |
|  |  |  | COM'L. LA | 75 75 | $\begin{aligned} & 250 \\ & 180 \\ & \hline \end{aligned}$ | 75 <br> 75 | $1240 \%$ .170 | 75 75 | $\begin{array}{r} 195 \\ 155 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 145 \\ & \hline \end{aligned}$ | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}^{(4)} \end{aligned}$ | MIL. SA | - | - |  | $\stackrel{\text { \% }}{ }$ | - | - | 25 25 | 65 55 | mA |
|  |  |  | COM'L. SA | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | 25. | $\begin{array}{r}* \\ \times 45 \\ \hline\end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | 65 45 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA | - | - | ※ | - | - | - | 40 40 | 135 <br> 110 <br> 10 | mA |
|  |  |  | COM'L. SA | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 . \end{aligned}$ | $\begin{aligned} & 46 \\ & 46 \\ & \hline \end{aligned}$ | $\begin{array}{r} 155 \\ 110 \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} 130 \\ 95 \\ \hline \end{gathered}$ | 40 40 | $\begin{aligned} & 120 \\ & 85 \\ & \hline \end{aligned}$ | mA |
| $\mathrm{I}_{\text {se3 }}$ | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports CE $_{L}$ and $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $V_{\text {IN }} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | MIL. SA | - | , \% |  | - | - | - | 1.0 0.2 | 30 10 | mA |
|  |  |  | COM'L. SA | $\begin{aligned} & 1.2 \\ & 0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 45 \% \\ & 5 \% \\ & 5 \% \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 0.4 \\ & \hline \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | 1.0 0.2 | 15 4 |  |
| $\mathrm{I}_{\text {SB4 }}$ | Full Standby Current (One Port-All CMOS Level Inputs, $f=0^{(5)}$ ) | One Port $\overline{C E}_{L}$ or $\overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ $V_{I N} \geq V_{C C}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA | - |  |  | - | - | - | 40 35 | $\begin{aligned} & 125 \\ & 95 \end{aligned}$ | mA |
|  |  |  | COM'L. LA | 告0, | $\begin{aligned} & 150 \\ & 115 \end{aligned}$ | 45 42 | $\begin{aligned} & 137 \\ & 105 \end{aligned}$ | 40 35 | $\begin{aligned} & 115 \\ & 90 \end{aligned}$ | 40 35 | $\begin{aligned} & 105 \\ & 80 \end{aligned}$ |  |

## NOTES:

1. $x$ in part numbers indicates power rating ( $S A$ or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=f_{\text {MAx }}$. address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / t_{\text {RC }}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITION | VERSION | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 70 \\ & 7142 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 90 \\ & 7142 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 100 \\ & 7142 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 120^{(3)} \\ & 7142 \times 120^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. |  |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(4)} \end{aligned}$ | MIL. SA | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 230 \\ & 185 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 225 \\ & 180 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 155 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 155 \\ & \hline \end{aligned}$ |  |
|  |  |  | COM'L. SA | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{array}{r} 180 \\ 140 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{array}{r} 180 \\ 135 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{array}{r} 180 \\ 130 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 180 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{array}{r} 180 \\ 130 \\ \hline \end{array}$ |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports -TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R} \geq V_{H H} \\ & f=f_{M A X}{ }^{(4)} \end{aligned}$ | MIL. SA | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | 65 <br> 45 |  |
|  |  |  | COM'L. LA | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 55 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 55 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 55 \\ & 35 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{array}{r} 125 \\ 100 \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | 125 100 |  |
|  |  |  | COM'L. SA | $\begin{array}{r} 40 \\ \hline 40 \\ \hline 40 \end{array}$ | $\begin{gathered} 115 \\ 85 \end{gathered}$ | $\begin{array}{r} 40 \\ \hline 40 \\ \hline 40 \\ \hline \end{array}$ | $\begin{array}{r} 10 \\ 110 \\ 85 \\ \hline \end{array}$ | 40 40 | $\begin{aligned} & 110 \\ & 75 \\ & \hline \end{aligned}$ | 40 40 | $\begin{aligned} & 100 \\ & \hline 15 \\ & \hline \end{aligned}$ | 40 40 | $\begin{gathered} 100 \\ 75 \\ \hline \end{gathered}$ | mA |
| ${ }^{\text {S }}$ S3 | Full Standby Current <br> (Both Ports - All <br> CMOS Level Inputs) | Both Ports $\overline{C E}_{L}$ and$\begin{aligned} & \overline{C E}_{R} \geq V_{C C}-0.2 \mathrm{~V} \\ & V_{I N} \geq V_{C C}-0.2 \mathrm{~V} \text { or } \\ & V_{I N} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)} \end{aligned}$ | MIL. SA | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ |  |
|  |  |  | COM'L. SA | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 <br> 4 | 1.0 0.2 | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ |  |
| $\mathrm{I}_{\text {SB4 }}$ | Full Standby Current (One Port-All CMOS Level Inputs,$f=0(5)$ | One Port $\overline{C E}_{L}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ $V_{I N} \geq V_{C C}-0.2 V$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 120 \\ 90 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 115 \\ 85 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 110 \\ & 80 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 110 \\ & 80 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ |  |
|  |  |  | COM'L. LA | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ | 40 35 | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ | 40 35 | $95$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 95 \\ & 70 \end{aligned}$ | 40 35 | $\begin{aligned} & 95 \\ & 70 \end{aligned}$ |  |

## NOTES:

1. $x$ in part numbers indicates power rating (SA or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=f_{\text {MAX }}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / t_{\text {Rc, }}$ and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

DATA RETENTION CHARACTERISTICS (LA Version Only)

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT7132LA/IDT7142LA |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MII |  | MAX. |  |
| $V_{\text {DR }}$ | $V_{C C}$ for Data Retention | $\begin{aligned} & V_{\mathrm{CC}}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | - | V |
|  | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | СОM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |

## NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1.2 \& 3 |



Figure 1. Output Load

* Including scope and jig.


Figure 3. $\overline{B U S Y}$ Output Load (IDT7132 only)


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )


Figure 4. $\overline{\mathrm{BUSY}}$ Output Load (for 25ns and 30ns versions)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$


## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$ (Continued)

| SYMBOL | PARAMETER | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 70 \\ & 7142 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 90 \\ & 7142 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 100 \\ & 7142 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 120^{(3)} \\ & 7142 \times 120^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| $t_{\text {A }}$ | Address Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $t_{\text {ACE }}$ | Chip Enable Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $t_{\text {AOE }}$ | Output Enable Access Time | - | 35 | - | 40 | - | 40 | - | 40 | - | 60 | ns |
| ${ }^{\text {t }}$ OH | Output Hold From Address Change | 0 | - | 0 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{LZ}}$ | Output Low Z Time (1.4) | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\mathrm{Hz}}$ | Output High Z Time (1, 4) | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| $t_{\text {Pu }}$ | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $\mathrm{R} \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{l L}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{L}$

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$| SYMBOL | PARAMETER | $\begin{aligned} & 7132 \times 25^{(2)} \\ & 7142 \times 25^{(2)} \end{aligned}$ | $\begin{aligned} & 7132 \times 30^{(2)} \\ & 7142 \times 30^{(2)} \end{aligned}$ | $\begin{aligned} & 7132 \times 35^{(2)} \\ & 7142 \times 35^{(2)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 45 \\ & 7142 \times 45 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ c | Write Cycle Time ${ }^{(5)}$ | 25 - | 30 - | 35 | - | 45 | - | ns |
| ${ }_{\text {t }}^{\text {EW }}$ | Chip Enable to End of Write | 20 - | $25 \sim$ | 30 | - | 35 | - | ns |
| ${ }^{\text {t }}$ AW | Address Valid to End of Write | 20 - | 25 \% $\square_{-}^{*}$ | 30 | - | 35 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | 0 \% \% ${ }^{\text {\% }}$ | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width ${ }^{(6)}$ | 20 - | 25\%\% \% ${ }^{\text {\% }}$ - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 | \% 0 \% ${ }^{\text {\% }}$ | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Valid to End of Write | $12 \sim$ | \% 15 | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Output High Z Time ${ }^{(1,4)}$ | - * ${ }^{\text {a }}$ 10. | - 12 | - | 15 | - | 20 | ns |
| $t_{\text {dH }}$ | Data Hold Tme | 0 , \% \% ${ }_{\text {\% }}$ | 0 - | 0 | - | 0 | - | ns |
| $t_{\text {wz }}$ | Write Enabled to Output in High Z ${ }^{(1,4)}$ | \% \% \% 10 | - 12 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\text {ow }}$ | Output Active From End of Write (1, 4) | 0 - | 0 - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, $t_{W C}=t_{B A A}+t_{W P}$.
6. Specified for $\overline{O E}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7)
7. " $x$ " in part numbers indicates power rating ( S or L ).

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$

| SYMBOL | PARAMETER | $\begin{gathered} 7132 \times 55 \\ 7142 \times 55 \\ \text { MIN. MAX. } \\ \hline \end{gathered}$ |  | $\begin{array}{r} 7132 \times 70 \\ 7142 \times 70 \\ \text { MIN. } \quad \text { MAX. } \end{array}$ |  | $\begin{aligned} & 7132 \times 90 \\ & 7142 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 100 \\ & 7142 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 120^{(3)} \\ & 7142 \times 120^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | MAX. |  |  |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wo }}$ | Write Cycle Time ${ }^{(5)}$ | 55 | - |  |  | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| $\mathrm{t}_{\text {EW }}$ | Chip Enable to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| ${ }^{\text {taw }}$ | Address Valid to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time . . | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {w }}$ ( ${ }_{\text {P }}$ | Write Pulse Width | 40 | - | 50 | - | 55 | - | 55 | - | 65 | - | ns |
| ${ }^{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Valid to End of Write | 20 | - | 30 | - | 40 | - | 40 | - | 40 | - | ns |
| $t_{\text {Hz }}$ | Output High Z Time ${ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Tme | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {wz }}$ | Write Enabled to Output in High $\mathbf{Z}^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 50 | ns |
| $\mathrm{t}_{\text {ow }}$ | Output Active From End of Write( 1,4 ) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, $t_{W C}=t_{B A A}+t_{\text {WF }}$
6. Specified for $\overline{O E}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7)
7. " $x$ " in part numbers indicates power rating ( S or L ).

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I}}=\mathrm{OV}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 11 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , (R/W CONTROLLED TIMING) ${ }^{(1,2,3, n}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathcal{W}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{E W}$ or $t_{W P}$ ) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. $t_{W R}$ is measured from the earlier of CE or $R / W$ going high to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a R/ $\bar{W}$ controlled write cycle, the write pulse width must be the larger of $t_{W P}$ or ( $t_{W Z}+t_{D W}$ ) to allow the $l / O$ drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {WP }}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| SYMBOL | PARAMETER | $\begin{aligned} & 7132 \times 25^{(1)} \\ & 7142 \times 25^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 30^{(1)} \\ & 7142 \times 30^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 35^{(1)} \\ & 7142 \times 35^{(1)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 45 \\ & 7142 \times 45 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| BUSY TIMING (FOR MASTER IDT7132 ONLY) |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BAA }}$ | BUSY Access Time to Address | - | 25 | - | 30 | - | 35 | - | 35 | ns |
| $\mathrm{t}_{\text {BDA }}$ | BUSY Disable Time to Address | - | 20 | - | \%. 25. | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\text {bAC }}$ | BUSY Access Time to Chip Enable | - | 20 | - | , 2.25 | - | 30 | - | 30 | ns |
| $t_{\text {b }}$ | BUSY Disable Time to Chip Enable | - | 20 | - | * 25 | - | 25 | - | 25 | ns |
| ${ }^{\text {w }}$ ( ${ }^{\text {d }}$ | Write Pulse to Data Delay (3) | - | 50 |  | 55 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\text {DDD }}$ | Write Data Valid to Read Data Delay ${ }^{(3)}$ | - | 30 | , | 30 | - | 35 | - | 45 | ns |
| $t_{\text {APS }}$ | Arbitration Priority Set-up Time ${ }^{(4)}$ | 5 | - | , 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {BDD }}$ | BUSY Disable to Valid Data ${ }^{(5)}$ | - | Notes 6 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| BUSY INPUT TIMING (FOR SLAVE IDT7142 ONLY) |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {w8 }}$ | Write to BUSY Input ${ }^{(6)}$ |  |  | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {twh }}$ | Write Hold After BUSY ${ }^{(3)}$ |  |  | 20 | - | 20 | - | 20 | - | ns |
| ${ }^{\text {w }}$ WD | Write Pulse to Data Delay ${ }^{(9)}$ | \%\% | 50 | - | 55 | - | 60 | - | 70 | ns |
| ${ }^{\text {t }}$ DDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | $\stackrel{\square}{*}$ | 30 | - | 30 | - | 35 | - | 45 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| SYMBOL | PARAMETER | $\begin{array}{r} 7132 \times 55 \\ 7142 \times 55 \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{aligned} & 7132 \times 70 \\ & 7142 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 90 \\ & 7142 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 100 \\ & 7142 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 120^{(2)} \\ & 7142 \times 120^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUSY TIMING (FOR MASTER IDT7132 ONLY) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{B A A}$ | BUSY Access Time to Address | - | 45 |  | 45 | - | 45 | - | 50. | - | 60 | ns |
| $\mathrm{t}_{\mathrm{BDA}}$ | BUSY Disable Time to Address | - | 40 | - | 40 | - | 45 | - | 50 | - | 60 | ns |
| $t_{\text {bAC }}$ | BUSY Access Time to Chip Enable | - | 35 | - | 35 | - | 45 | - | 50 | - | 60 | ns |
| $t_{B C C}$ | BUSY Disable Time to Chip Enable | - | 30 | - | 30 | - | 45 | - | 50 | - | 60 | ns |
| ${ }^{\text {w }}$ WDD | Write Pulse to Data Delay ${ }^{(3)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Delay ${ }^{(3)}$ | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| ${ }^{\text {tapS }}$ | Arbitration Priority Set-up Time ${ }^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {BDD }}$ | BUSY Disable to Valid Data ${ }^{(5)}$ | - | Note 5 |  | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| BUSY INPUT TIMING (FOR SLAVE IDT7142 ONLY) |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {twB }}$ | Write to BUSY Input ${ }^{(6)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {twH }}$ | Write Hold After BUSY ${ }^{(7)}$ | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| ${ }^{\text {w }}$ WD | Write Pulse to Data Delay ${ }^{(9)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| ${ }^{\text {D }}$ DD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7132 only)".
4. To ensure that the earlier of the two ports wins.
5. $t_{B D D}$ is a calculated parameter and is the greater of $0, t_{\text {WDD }}{ }^{-} \mathrm{t}_{\mathrm{WP}}$ (actual or $\mathrm{t}_{D D D}-\mathrm{t}_{\mathrm{WP}}$ (actual)
6. To ensure that the write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
8. " $x$ " in part numbers indicates power rating (S or L).
9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7142 Only)".

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}{ }^{(1,2,3)}$ (FOR MASTER IDT7132 ONLY)


1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continously enabled for both ports.
4. $\overline{O E}$ at $L O$ for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT7142 ONLY)


NOTES:

1. Assume $\bar{B} U S Y$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7142 ONLY)


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{C E}$ ARBITRATION
$\overline{C E}_{\mathrm{L}}$ VALID FIRST:

$\overline{C E}_{\mathrm{R}}$ VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}$

LEFT ADDRESS VALID FIRST:


RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{C E}_{\mathrm{L}}=\overline{C E}_{\mathrm{R}}=\mathrm{v}_{\mathrm{L}}$

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



## NOTE:

1. No arbitration in IDT7142 (SLAVE). BUSY-iÑ inhibits write in IDT7142 (SLAVE).

## FUNCTIONAL DESCRIPTION:

The IDT7132/42 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The $\overline{\text { BUSY }}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when $\overline{B U S Y}$ goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{C E}$, onchip control logic arbitrates between $\mathrm{CE}_{\mathrm{L}}$ and $\mathrm{CE}_{\mathrm{R}}$ for access; or (2)
if the CEs are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III. In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dualport RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{B U S Y_{L}}$ while another activates its $\overline{B U S Y}_{A}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

TABLE I-NON-CONTENTION
READ/WRITE CONTROL

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{C E}$ | $\overline{O E}$ | $\mathrm{D}_{0-7}$ |  |
| X | H | X | Z | Port Disabled and in Power Down Mode, $I_{\text {SB2 }}$ or $I_{\text {SB4 }}$ |
| X | H | X | Z | $\overline{\mathrm{C}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{H}$, Power Down Mode, $\mathrm{I}_{\mathrm{SB} 1}$ or $\mathrm{I}_{\mathrm{SB} 3}$ |
| L | L | X | DATA $_{\text {IN }}$ | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATA ${ }_{\text {OUT }}$ | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | $z$ | High Impedance Outputs |

NOTES:

1. $A_{O L}-A_{10 L} \neq A_{O R}-A_{10 R}$
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see $t_{\text {WDD }}$ and $t_{B D D}$ timing.
$H=H I G H, L=L O W, X=$ DON'T CARE, $Z=H I G H$ IMPEDANCE

TABLE II-ARBITRATION ${ }^{(2)}$

| LEFT PORT |  | RIGHT PORT |  | FLAGS (1) |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}_{L}$ | $\mathrm{A}_{01}-\mathrm{A}_{102}$ | $\overline{C E}_{\text {R }}$ | $A_{0 R}-A_{10 R}$ | $\overline{\text { BuS }}_{\text {L }}$ | $\overline{\text { BUSY }}_{\text {H }}$ |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\neq A_{0 R}-A_{10 R}$ | L | $\neq A_{0 L}-A_{10 L}$ | H | H | No Contention |
| ADDRESS ARBITRATION WITH $\overline{\text { CE }}$ LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| $\overline{\text { CE ARBITRATION WITH ADDRESS MATCH BEFORE CE }}$ |  |  |  |  |  |  |
| LL5R | $=A_{\text {OR }}-A_{10 R}$ | LL5R | $=A_{0 L}-A_{10 L}$ | H | L | L-Port Wins |
| RL5L | $=A_{\text {OR }}-A_{10 R}$ | RL5L | $=A_{0 L}-A_{10 L}$ | L | H | R-Port Wins |
| LW5R | $=A_{\text {OR }}-A_{10 R}$ | LW5R | $=A_{0 L}-\mathrm{A}_{10 \mathrm{~L}}$ | H | L | Arbitration Resolved |
| LW5R | $=A_{O R}-A_{10 R}$ | LW5R | $=A_{0 L}-A_{10 L}$ | L | H | Arbitration Resolved |

## NOTES:

1. $X=$ DON'T CARE, $L=$ LOW, $H=H I G H$
2. LV5R $=$ Left Address Valid $\geq 5$ ns before right address.

RV5L $=$ Right Address Valid $\geq 5$ ns before left address.
Same $=$ Left and Right Addresses match within 5 ns of each other.
LL5R $=$ Left $\overline{C E}=L O W \geq 5 n s$ before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5 n s$ before Left $\overline{C E}$.
LW5R $=$ Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883. Class B
Plastic DIP
Sidebraze DIP ( 600 mil )
Plastic Leaded Chip Carrier
Leadless Chip Carrier-indicate 48- or 52-pin Flatpack
$\left.\begin{array}{l}\text { Commercial Only } \\ \text { Military Only }\end{array}\right\}$ Speed in Nanoseconds
Low Power
Standard Power
16 K (2K $\times 8$-Bit) MASTER Dual-Port RAM 16 K ( $2 \mathrm{~K} \times 8$-Bit) SLAVE Dual-Port RAM

## FEATURES:

- High-speed access
- Military: 45/55/70ns (max.)
- Commercial: 25/30/35/45/55ns (max.)
- Low-power operation
- IDT71321/421SA

Active: 325 mW (typ.)
Standby: 5mW (typ.)

- IDT71321/421LA

Active: 325 mW (typ.)
Standby: 1mW (typ.)

- Two $\overline{\mathrm{NT}}$ flags for port-to-port communications
- MASTER IDT71321 easily expands data bus width to 16-or-more-bits using SLAVE IDT71421
- On-chip port arbitration logic (IDT71321 only)
- $\overline{\text { BUSY output flag on IDT71321; } \overline{\text { BUSY }} \text { input on IDT71421 }}$
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71321/IDT71421 are high-speed 2K $\times 8$ dual-port static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM, together with the IDT7 1421 "SLAVE" dual-port, in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16 -or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and $\mathrm{I} / \mathrm{O}$ pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 25 ns . Low-power (LA) versions offer battery backup data retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT71321/71421 devices are packaged in 52-pin LCCs and PLCCs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. IDT71321 (MASTER): $\overline{B U S Y}$ is open drain output and requires pullup resistor. IDT71421 (SLAVE): $\overline{\text { BUSY }}$ is input.
2. Open drain output: requires pullup resistor.

## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{\text {( })}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| l $_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT71321SA IDT71421SA MIN. MAX. | $\begin{aligned} & \text { IDT71321LA } \\ & \text { IDT71421LA } \\ & \text { MIN. MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1{ }_{1}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 10 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\mathrm{LO}}$ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }} \cdot \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$. | 10 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ ) | $\mathrm{IOL}=4 \mathrm{~mA}$ | 0.4 | 0.4 | V |
| $V_{\text {OL }}$ | Open Drain Output Low Voltage ( $\overline{\mathrm{BUSY}} / \overline{\mathrm{NT}}$ ) | $\mathrm{I}_{\mathrm{CL}}=16 \mathrm{~mA}$ | - 0.5 | - 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 - | 2.4 - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}\left({ }_{C C C}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | VERSION | $\begin{aligned} & 71321 \times 25 / 30 \\ & 71421 \times 25 / 30 \end{aligned}$ | $\begin{array}{\|l\|} \hline 71321 \times 35^{(2)} \\ 71421 \times 35^{(2)} \\ \hline \end{array}$ | $\begin{aligned} & 71321 \times 45 \\ & 71421 \times 45 \end{aligned}$ | $\begin{aligned} & 71321 \times 55 \\ & 71421 \times 55 \end{aligned}$ | $\begin{aligned} & 71321 \times 70^{(3)} \\ & 71421 \times 70^{(3)} \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP. MAX. | TYP. MAX. | TYP. MAX | TYP. MAX. | TYP. MAX. |  |
| Icc | Dynamic Operating Current (Both Ports Active | $\begin{aligned} & \overline{C E}=V_{\text {IL }} \\ & \text { Outpots } \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(4)} \\ & \hline \end{aligned}$ | MIL. ${ }_{\text {LA }}^{\text {LA }}$ | - \% ${ }_{\text {- }}^{\text {- }}$ | - | 75 230 <br> 75 185 | $\begin{array}{ll} \hline 65 & 230 \\ 65 & 185 \\ \hline \end{array}$ | 65 225 <br> 65 180 | mA |
|  |  |  | COM'L. SA | 75/70 $780 / 240$ | $\begin{array}{ll} \hline 75 & 195 \\ 75 & 155 \\ \hline \end{array}$ | 75 190 <br> 75 145 | 65 180 <br> 65 140 | - |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports-TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R}>V_{i H} \\ & f=f_{\text {MAX }}{ }^{(4)} \end{aligned}$ | MIL. SA | - | - | 25 65 <br> 25 55 | $\begin{array}{ll} 25 & 65 \\ 25 & 55 \\ \hline \end{array}$ | 25 65 <br> 25 55 | mA |
|  |  |  | COM'L. ${ }_{\text {LA }}$ | 25/25:65/65 | 25 65 <br> 25 45 | 25 65 <br> 25 45 | $\begin{array}{ll} 25 & 65 \\ 25 & 45 \\ \hline \end{array}$ | - - |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Curreit (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open, $f={ }_{\text {max }}{ }^{(4)}$ | MIL. SA | - \% \% | - - | $\begin{array}{ll} \hline 40 & 135 \\ 40 & 110 \\ \hline \end{array}$ | 40 135 <br> 40 110 | $\begin{array}{ll} \hline 40 & 135 \\ 40 & 110 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. LA | $\begin{aligned} & 50 / 46 \text {, 170/155 } \\ & 50 / 46,120 / 110 \\ & \hline \end{aligned}$ | $\begin{array}{ll} \hline 40 & 130 \\ 40 & 95 \\ \hline \end{array}$ | 40 120 <br> 40 85 | $\begin{array}{rr} 40 & 115 \\ 40 & 85 \\ \hline \end{array}$ | - |  |
| $\mathrm{I}_{\text {SB3 }}$ | Full Standby Current (Both Ports-CMOS Leve! Inputs) | Both Ports $\overline{\mathrm{CE}}_{\mathrm{R}}$ and$\begin{aligned} & \overline{C E}_{L}>V \quad-0.2 V \\ & V_{\mathbb{N}} \geq V_{C C}-0.2 V \text { or } \\ & V_{\mathbb{N}} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)} \end{aligned}$ | MIL. SA | \%\%\%\% - | - - | $\begin{array}{ll} 1.0 & 30 \\ 0.2 & 10 \end{array}$ | $\begin{array}{ll} 1.0 & 30 \\ 0.2 & 10 \end{array}$ | 1.0 30 <br> 0.2 10 | mA |
|  |  |  | COM'L. ${ }_{\text {LA }}$ | $\begin{aligned} & 1.21 .2 .25 / 15 \\ & 0.4 / 0.4 \% 5 / 5 \end{aligned}$ | $\begin{array}{ll} 1.0 & 15 \\ 0.2 & 4.0 \end{array}$ | $\begin{array}{ll} 1.0 & 15 \\ 0.2 & 4.0 \end{array}$ | $\begin{array}{ll} 1.0 & 15 \\ 0.2 & 4.0 \end{array}$ | - - |  |
| $\mathrm{I}_{\text {SB4 }}$ | Full Standby Current (One Port-CMOS Level Inputs $\mathrm{f}=0 \mathrm{O}^{(5)}$ | One Port $\overline{C E}_{L}$ or $\overline{\mathrm{CE}}_{\mathrm{R}}>\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ $V_{I N} \geq V_{C C}-0.2 V$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. SA |  | - - | $\begin{array}{ll} 40 & 125 \\ 35 & 95 \end{array}$ | $\begin{array}{ll} 40 & 120 \\ 35 & 90 \end{array}$ | $\begin{array}{ll} 40 & 110 \\ 35 & 80 \end{array}$ | mA |
|  |  |  | COM'L. ${ }_{\text {LA }}^{\text {SA }}$ |  | $\begin{array}{ll} 40 & 115 \\ 35 & 90 \end{array}$ | $\begin{array}{ll} 40 & 115 \\ 35 & 80 \end{array}$ | $\begin{array}{ll} 40 & 100 \\ 35 & 75 \end{array}$ | - - |  |

NOTES:

1. " $x$ " in part numbers indicates power rating (SA or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $\dagger=f_{\text {MAX }}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / t_{\mathrm{RO}}$ and using "AC Test Conditions" of input levels of GND to $3:$ ".
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

DATA RETENTION CHARACTERISTICS (LVersion Only)

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT71321LA/IDT71421LA |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $V_{\text {CC }}$ for Data Retention | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ |  | 2.0 | - | - | V |
| $l_{\text {CCDR }}$ | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}^{(3)}}$ | Chip Deselect to Data Retention Time | $V_{\mathbb{N}} \geq V_{C C}-0.2 \mathrm{~V}$ or $V_{\mathbb{N}} \leq 0.2 \mathrm{~V}$ |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1,2 \& 3$ |



Figure 1. Output Load


Figure 3. $\overline{\text { BUSY }}$ and $\overline{\text { INT }}$
Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )


Figure 4. $\overline{\text { BUSY }}$ and $\overline{\mathrm{INT}}$
Output Load (for 25ns and 30ns versions)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & 71321 \times 25 / 30^{(2)} \\ & 71421 \times 25 / 30^{(2)} \end{aligned}$ | $\begin{aligned} & \hline 71321 \times 35^{(2)} \\ & 71421 \times 35^{(2)} \end{aligned}$ |  | $\begin{aligned} & 71321 \times 45 \\ & 71421 \times 45 \end{aligned}$ |  | $\begin{aligned} & \hline 71321 \times 55 \\ & 71421 \times 55 \end{aligned}$ |  | $\begin{aligned} & 71321 \times 70^{(3)} \\ & 71421 \times 70^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. |  | MIN. | MAX. | MIN. | MAX. | MIN. |  |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25/30 \% | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| ${ }^{\text {t }}$ A | Address Access Time | - 25/30 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Access Time | - 2\%/30 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\text {t }}$ AOE | Output Enable Access Time | - $\quad$, 12/15 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold From Address Change | 0/0 \% \% - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{12}$ | Output Low Z Time ${ }^{(1,4)}$ | 0/0 ${ }^{\circ}$, ${ }^{\circ}$ \% - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Output High Z Time ${ }^{(1,4)}$ | -\% \% \% 10/12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Enable to Power Up Time ${ }^{(4)}$ | 0\%0, ${ }^{\text {\% }}$ - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{P D}$ | Chip Disable to Power Down Time ${ }^{(4)}$ | - . 50/50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
3. Addresses valid prior to, or coincident with, $\overline{C E}$ transition low.
4. $\overline{O E}=V_{\mathrm{IL}}$

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & 71321 \times 25 / 30(2) \\ & 71421 \times 25 / 30^{(2)} \end{aligned}$ | $\begin{aligned} & 71321 \times 35^{(2)} \\ & 71421 \times 35^{(2)} \end{aligned}$ |  | $\begin{array}{r} 71321 \times 45 \\ 71421 \times 45 \\ \hline \end{array}$ |  | $71321 \times 55$$71421 \times 55$ |  | $\begin{aligned} & 71321 \times 70^{(3)} \\ & 71421 \times 70^{(3)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. $\cdots$ MAX. | MIN. | MAX. | MIN. | MAX. |  | MAX. | MIN. |  |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ c | Write Cycle Time ${ }^{(5)}$ | 25/30 \% - - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $\mathrm{t}_{\mathrm{EW}}$ W | Chip Enable to End of Write | 20/25 \% \% - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20/25 | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0/0 . . . ${ }^{\text {a }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 20/25\% \% . | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| ${ }^{\text {wr }}$ | Write Recovery Time | 0/0\% \% \% . . | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 12/15, \% . . ${ }^{-}$ | 20 | - | 20 | - | 20 | - | 30 | - | ns |
| $t_{\text {HZ }}$ | Output High Z Time ${ }^{(1,4)}$ | -\%... $0 / 12$ | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0\%\% W. . ${ }_{\text {\% }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {twz }}$ | Write Enabled to Output in High $\mathbf{Z}^{(1,4)}$ |  | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| ${ }^{\text {tow }}$ | Output Active From End of Write ${ }^{(1,4)}$ | 0/0 ${ }^{\circ}$ - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high voltage with load (Figures 1,2 and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, $t_{W C}=t_{B A A}+t_{\text {wP }}$.
6. " $x$ " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING ${ }^{(1,2,3,5)}$


## NOTES:

1. WE must be high during all address transitions.
2. A write occurs during the overlap ( $t_{E W}$ or $t_{W P}$ ) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. $t_{\text {WR }}$ is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ going high to the end of write cycle.
4. During this period, the $/ / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse must be the larger of $t_{W P}$ or ( $t_{W Z}+t_{D W}$ ) to allow the $l / O$ drivers to turn off data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{W P}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & \hline 71321 \times 25 / 30^{(1)} \\ & 71421 \times 25 / 30^{(1)} \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{aligned} & \hline 71321 \times 355^{(1)} \\ & 71421 \times 35^{(1)} \end{aligned}$ |  | $\begin{aligned} & 71321 \times 45 \\ & 71421 \times 45 \end{aligned}$ |  | $\begin{aligned} & 71321 \times 55 \\ & 71421 \times 55 \end{aligned}$ |  | $\begin{aligned} & 71321 \times 70^{(2)} \\ & 71421 \times 70^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. |  | MIN. | MAX. | MIN. | MAX. | MIN. |  |  |
| BUSY TIMING (For Master IDT71321 only) |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BAA }}$ | BUSY Access Time to Address | - 25/30 | - | 35 | - | 35 | - | 45 | - | 45 | ns |
| $\mathrm{t}_{\text {BDA }}$ | BUSY Disable Time to Address | - 20/25 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| $\mathrm{t}_{\text {BAC }}$ | BUSY Access Time to Chip Enable | - 20/25 | - | 30 | - | 30 | - | 35 | - | 35 | ns |
| $\mathrm{t}_{\mathrm{BCD}}$ | $\overline{\text { BUSY }}$ Disable Time to Chip Enable | - 『\% 20/25 | - | 25 | - | 25 | - | 30 | - | 30 | ns |
| $t_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(3)}$ | - \% 50/55 | - | 60 | - | 70 | - | 80 | - | 90 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Delay (3) | - \% \% O/30 | - | 35 |  | 45 | - | 55 | - | 70 |  |
| ${ }^{\text {APS }}$ | Arbitration Priority Set-up Time ${ }^{(4)}$ |  | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {BDD }}$ |  | -\% Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| BUSY TIMING (For Slave IDT71421 only) |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ws }}$ | Write to BUSY input ${ }^{(6)}$ | 0\%0, - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {wH }}$ | Write Hold After $\overline{\text { BUSY }}^{(7)}$ | 15\%20\% - | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(9)}$ | \% \% \% 50/55 | - | 60 | - | 70 | - | 80 | 90 | - | ns |
| ${ }^{\text {t }}$ DD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | ॠ» $\quad 30 / 30$ | - | 35 |  | 45 | - | 55 | - | 70 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (For Master IDT71321 only)"
4. To ensure that the earlier of the two ports wins.
5. $t_{B D D}$ is a calculated parameter and is the greater of $0, t_{W D D}-t_{W P}$ (actual) or $t_{D D D}-t_{D W}$ (actual).
6. To ensure that the write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
8. " $x$ " in part numbers indicates power rating ( S or L ).
9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read with Port-to-port delay (For Slave IDT71421 only)" ${ }^{\text {. }}$

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}^{(1,2,3)}$ (FOR MASTER IDT71321)


NOTES:

1. To ensure that the earlier of the two port wins.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{O E}$ at $L o$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT71421 ONLY)


NOTES:
NOTES.

1. Assume $\overline{B U S Y}$ input at HI for the writing port, and $\overline{O E}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT71421)


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text { CE }}$ ARBITRATION (FOR MASTER IDT71321 ONLY) $\overline{\mathrm{CE}}_{\mathrm{L}}$ VALID FIRST:

$\overline{C E}_{\mathrm{R}}$ VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER IDT71321 ONLY) ${ }^{(1)}$

LEFT ADDRESS VALID FIRST:


## RIGHT ADDRESS VALID FIRST:



1. $\overline{C E}_{L}=\overline{C E}_{\mathrm{R}}=V_{L}$

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & 71321 \text { SA/LA25/30(1) } \\ & 71421 \mathrm{SA} / \mathrm{LA25/30} 0^{(1)} \\ & \text { MIN. MAX. } \end{aligned}$ | 71321SA/LA35 ${ }^{(1)}$ 71421SA/LA35 ${ }^{(1)}$ MIN. MAX. | 71321SA/LA45 71421SA/LA45 MIN. MAX. | 71321SA/LA55 <br> 71421SA/LA55 <br> MIN. MAX. | $\begin{aligned} & \text { 71321SA/LA7O(2) } \\ & 71421 \mathrm{SA} / \mathrm{LA} 0^{(2)} \\ & \text { MIN. MAX } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERRUPT TIMING |  |  |  |  |  |  |  |
| $t_{\text {AS }}$ | Address Set-up Time | 0 而 | 0 | 0 | 0 | 0 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 \% ${ }^{\text {\% }}$ | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {INS }}$ | Interrupt Set Time | *. ${ }^{\text {\% }}$, 25/30 | 35 | 40 | 45 | 50 | ns |
| ${ }_{\text {I }}$ INR | Interrupt Reset Time | \% $+\quad 25 / 30$ | 35 | 40 | 45 | 50 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$
LEFT SIDE SETS $\overline{\operatorname{INT}}_{\mathrm{R}}$ :


RIGHT SIDE CLEARS INT $_{\text {R }}$ :


NOTES:

1. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{L}}$
2. ${\overline{\mathrm{N}} \mathrm{T}_{\mathrm{L}}}$ and ${\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{R}}}$ are reset to $\mathrm{V}_{\mathrm{OH}}$ during power up.

## TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$

RIGHT SIDE SETS $\overline{\operatorname{INT}} \mathrm{L}$ :


LEFT SIDE CLEARS $\overline{\operatorname{INT}}_{\mathrm{L}}$ :


NOTES:

1. $\mathrm{CE}_{\mathrm{L}}=\mathrm{CE}_{\mathrm{R}}=\mathrm{V}_{\mathrm{L}}$
2. $\mathbb{N} T_{R}$ and $\mathbb{N} T_{L}$ are reset (high) during power up.

16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS


NOTE:

1. No arbitration in IDT1421 (SLAVE). $\overline{\text { BUSY-IN }}$ inhibits write in IDT71421 (SLAVE).

## FUNCTIONAL DESCRIPTION:

The IDT71321/421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag $\left(\overline{N T}_{R}\right)$ is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag $\left(\overline{\mathrm{N} T_{R}}\right)$, the right port must read the memory location 7FF. The message ( 8 bits) at 7FE or 7FF is userdefined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The $\overline{B U S Y}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{B U S Y}$ flag. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{C E}$, onchip control logic arbitrates between $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ for access; or (2) if the CEs are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dualport RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its L BUSY while another activates its R BUSP signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{B U S Y}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

## TABLE I-NON-CONTENTION READ/WRITE CONTROL ${ }^{(4)}$

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | $\mathrm{D}_{0-7}$ |  |
| X | H | X | Z | Port Disabled and in Power Down Mode, $I_{\text {SB2 }}$ or $I_{\text {SB } 4}$ |
| X | H | X | Z | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{H}, \text { Power Down } \\ & \text { Mode, }{ }_{\text {SB1 }} \text { or I ISB3 } \end{aligned}$ |
| L | L | X | DATA $_{\text {IN }}$ | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATA out | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

## NOTES:

1. $A_{O L}-A_{1 O L} \neq A_{O R}-A_{1 O R}$
2. If $\overline{B U S Y}=\mathrm{L}$, data is not written.

If $\overline{B U S Y}=L$, data may not be valid, see $t_{\text {WDD }}$ and $t_{B D D}$ timing.
$H=H I G H, L=L O W, X=$ DON'T CARE, $Z=$ HIGH IMPEDANCE

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| ${ }^{(1)}$ | CONDITIONS | MAX. | UNITS |  |
| $\mathrm{C}_{\text {OUT }}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 11 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.

TABLE II- INTERRUPT FLAG ${ }^{(1,4)}$

| LEFT PORT |  |  |  |  | RIGHT PORT |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \bar{W}_{L}$ | $\overline{\mathrm{CE}} \mathrm{L}_{\mathrm{L}}$ | $\overline{\mathrm{O}}_{\mathrm{L}}$ | $A_{0 L}-A_{10 L}$ | $\overline{\text { INT }}_{\text {L }}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | $A_{0 L}-A_{10 R}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ |  |
| L | L | X | 7FF | X | X | X | X | X | $L^{(2)}$ | Set Right $\overline{\mathrm{NT}}_{\text {P }}$ Flag |
| X | X | X | X | X | X | L | L | 7FF | $H^{(3)}$ | Reset Right $\overline{N T N T}^{\text {F }}$ Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 7FE | X | Set Left INTL Flag |
| X | L | L | 7FE | $H^{(2)}$ | X | X | X | X | X | Reset Left $\overline{N T}{ }_{\text {L }}$ Flag |

## NOTES:

1. Assumes $\overline{B U S Y}_{L}={\overline{B U S Y_{R}}}_{R}=H$.
2. If $\overline{B U S Y}_{L}=L$, then $N C$.
3. If $\overline{B U S Y_{R}}=L$, then $N C$.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ DON'T CARE, $\mathrm{NC}=$ NO CHANGE

TABLE III-ARBITRATION ${ }^{(2)}$

| LEFT PORT |  | RIGHT PORT |  | FLAGS (1) |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $A_{0 L}-A_{10 L}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | $A_{0 L}-A_{10 R}$ | $\overline{\mathrm{BUSY}} \mathrm{L}^{\text {L }}$ | $\overline{\text { BUSY }}_{\text {R }}$ |  |
| H | X | H | $x$ | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\neq A_{\text {OR }}-A_{10 R}$ | L | \# $\mathrm{AOL}_{\text {- }}$ - ${ }_{10 \mathrm{~L}}$ | H | H | No Contention |
| ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| CE ARBITRATION WITH ADDRESS MATCH BEFORE CE |  |  |  |  |  |  |
| LL5R | $=A_{O R}-A_{\text {AOR }}$ | LL5R | $=A_{0 L}-A_{10 L}$ | H | L | L-Port Wins |
| RL5L | $=A_{\text {OR }}-A_{10 R}$ | RL5L | $=A_{0 L}-\mathrm{A}_{10 \mathrm{~L}}$ | L | H | R-Port Wins |
| LW5R | $=A_{O R}-A_{1 O R}$ | LW5R | = AOL-A1OL | H | L | Arbitration Resolved |
| LW5R | $=A_{O P}-A_{10 R}$ | LW5R | $=A_{0 L}-A_{10 L}$ | L | H | Arbitration Resolved |

## NOTES:

1. $\overline{\text { INT }}$ Flags Don't Care.
2. $\mathrm{X}=$ DON'T CARE, $\mathrm{L}=$ LOW, $\mathrm{H}=\mathrm{HIGH}$

LV5R $=$ Left Address Valid $\geq 5$ ns before right address.
RV5L $=$ Right Address Valid $\geq 5$ ns before left address.
Same $=$ Left and Right Addresses match within 5 ns of each other.
$L L 5 R=$ Left $C E=L O W \geqslant 5$ ns before Right $C E$.
RL5L $=$ Right $C E=L O W \geq 5 n s$ before Left CE.
LW5R $=$ Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

## ORDERING INFORMATION



| Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) |
| :---: |
| Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) Compliant to MIL-STD-883, Class B |
|  |  |
|  |
|  |
| Speed in Nanoseconds |
|  |  |
|  |  |
|  |
|  |
| Standard Power |
| 16K (2K $\times 8$-Bit) MASTER Dual-Port RAM w/ Interrupt <br> 16 K ( $2 \mathrm{~K} \times 8$-Bit) SLAVE Dual-Port RAM w/ Interrupt |
|  |  |
|  |  |
|  |  |

## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT7012S

Active: ---mW(typ.)
Standby: --mW(typ.)

- IDT7012L

Active: ---mW(typ.)
Standby: ---mW(typ.)

- Fully asychronous operation from either port
- Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit.
- Battery backup operation-2V data retention
- TTL compatible, signal 5 V ( $\pm 10 \%$ ) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7012 is an extremely high-speed $2 \mathrm{~K} \times 9$ dual port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simunitaneously access the same dual-port location.

The IDT7012 provides two independent ports with separate control, address and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature controlled by CE permits the onchip circuitry of each port to enter a very low standby power mode.

The IDT7012 utilizes a 9-bit wide data path to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ : high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 25 ns. Low-power (L) versions offer battery backup data retention capability with each port typically consuming $---\mu \mathrm{W}$ from a 2 V battery.

The IDT7012 is packaged in 48-pin sidebrazed or plastic DIPs, 48 - or 52 -pin LCCs and 52 -pin PLCCs. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, method 5004.

## FUNCTIONAL BLOCK DIAGRAM




## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT70121/70125S

Active: ---mW(typ.)
Standby: --mW(typ.)

- IDT70121/70125L

Active: --mW(typ.)
Standby: ---mW(typ.)

- Fully asychronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- $\overline{\text { BUSY }}$ output flag on Master; $\overline{B U S Y}$ Input on Slave
- $\overline{\operatorname{NT}}$ flag for port-to-port communication
- Battery backup operation-2V data retention
- TTL compatible, signal 5 V ( $\pm 10 \%$ ) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, class B


## DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K x 9 dual port static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70125 "SLAVE" dual-port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18 bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121 utilizes a 9-bit wide data path to allow for Data/ Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as $25 n$. Low-power (L) versions offer battery backup data retention capability with each port typically consuming ---mW from a 2V battery.

The IDT70121/70125 devices are packaged in 52-pin LCCs and 52-pin PLCCs. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, method 5004.


NOTE:

1. 70121 (MASTER): BUSY is open drain output and requires pullup resistor. 70125 (SLAVE): BUSY is input.
2. $\mathbb{N T}$ is open drain output and requires pullup resistor.

CEMOS is a trademark of Integrated Device Technology, Inc.

## FEATURES:

- High-speed access
- Military: 45/55/70ns (max.)
- Commercial: 35/45/55/70ns (max.)
- Low-power operation
- IDT71322S

Active: 500 mW (typ.)
Standby: 5mW (typ.)

- IDT71322L

Active: 500 mW (typ.)
Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in a variety of plastic and hermetic packages for both through hole and surface mount applications
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7 1322 is an extremely high-speed $2 \mathrm{~K} \times 8$ dual-port static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71322 provides two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time: An automatic power down feature, controlled by CE and SEM, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, this device typically operates on only 500 mW of power at maximum access times as fast as 35 ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT71322 is packaged in a 48-pin sidebraze or plastic DIP or 52-pin LCC and PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




LCC/PLCC
TOP VIEW

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| C $^{(1)}$ | CONDITIONS | MAX. | UNIT |  |
| C $_{\text {OUT }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 11 | pF |

## NOTE:

1. This parameter is determined by device characteristics, but is not production tested.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IIN. | $\begin{aligned} & 22 \mathrm{~S} \\ & \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | L MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 lu | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $1 \mathrm{l}_{\mathrm{LO}}$ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.5 | - | 0.5 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}\left(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION | IDT71322×35 COM'L ONLY TYP. ${ }^{(2)}$ MAX. | IDT7 TYP. | $\begin{aligned} & 322 \times 45 \\ & \text { MAX. } \end{aligned}$ | IDT7 TYP. | $\begin{aligned} & 2 \times 55 \\ & 1 \mathrm{AX} . \end{aligned}$ | IDT7 TYP. | $\begin{aligned} & 2 \times 70 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\mathrm{IL}} \\ & \text { Outputs Open } \\ & \overline{\mathrm{SEM}}=\text { Don't Care } \\ & \mathrm{f}=\mathrm{f}_{\text {max }}{ }^{(3)} \end{aligned}$ |   <br> MIL. S | $\begin{array}{ll} - & \text { \#. } \\ - \\ \hline \end{array}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 230 \\ & 180 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | 230 180 | mA |
|  |  |  | COM'L. S | $\begin{aligned} & =\quad 220 \\ & =\quad 180 \% \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 200 \\ & \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 200 \\ & 160 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 200 \\ & 160 \end{aligned}$ |  |
| 1 lci | Dynamic Operating <br> Current <br> (Semaphores <br> Both Sides) | $\begin{aligned} & \overline{\mathrm{CE}}=V_{\text {IH }} \\ & \mathrm{SEM}=V_{\text {VL }} \\ & \text { Outputs } \mathrm{Ppen} \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}(3) \end{aligned}$ | MIL. | - $\quad$ - | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 110 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 110 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | 130 <br> 110 | mA |
|  |  |  | COM'L ${ }_{\text {L }}$ |  | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { or } \overline{C E}_{R} \geq V_{H} \\ & \overline{S E M}_{\mathrm{H}}=\overline{S E M}^{2} \geq V_{\mathrm{iH}} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}^{(3)}} \end{aligned}$ | MIL. |  | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | 70 <br> 50 | mA |
|  |  |  | COM'L. L |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | 70 40 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{H}}$ Active Port Outputs Open, $f=\hat{f}_{\text {MAX }}{ }^{(3)}$ $\overline{S E M}_{\mathrm{R}}=\overline{S E M}_{\mathrm{L}}=\mathrm{V}_{\mathrm{H}}$ | MIL. $\quad \mathrm{S}$ | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | mA |
|  |  |  | COM'L. ${ }_{\text {L }}$ | - \% \% 140 | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | 130 100 |  |
| $\mathrm{I}_{\text {SB3 }}$ | Full Standby Current (Both Ports-All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and <br> $\overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $V_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$, <br> $\overline{\operatorname{SEM}}_{\mathrm{R}}=\overline{\operatorname{SEM}}_{\mathrm{L}}=$ <br> $V_{C C}-0.2 \mathrm{~V}, \mathrm{f}=0^{(3)}$ | MIL.S | $\underset{\sim}{\text { anden }}$ - | 1 0.2 | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | 1 0.2 | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | 1 0.2 | 30 10 | mA |
|  |  |  | СОM'L. ${ }^{\text {L }}$ |  | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | ${ }^{1} 1$ | 15 4 |  |
| $\mathrm{I}_{\text {SB4 }}$ | Full Standby Current (One Port-All CMOS Level Inputs) | One Port $\overline{C E}_{\mathrm{L}}$ or $\overline{C E}_{\mathrm{H}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$. <br> Active Port Outputs Open, $f=f_{\mathrm{max}^{(3)}}$ | $\begin{array}{ll}\text { MIL. } & \mathrm{S} \\ \mathrm{L}\end{array}$ |  | 50 45 | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | 50 45 | $\begin{aligned} & 120 \\ & 90 \end{aligned}$ | $\begin{aligned} & 50 \\ & 45 \end{aligned}$ | 120 90 | mA |
|  |  |  | COM'L. L |  | 45 | $\begin{aligned} & 110 \\ & 90 \end{aligned}$ | 50 45 | $\begin{aligned} & 110 \\ & 90 \end{aligned}$ | 50 45 | 110 90 |  |

## NOTES:

1. $x$ in part numbers indicates power rating ( $S$ or L ).
2. $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
3. $f_{\text {MAX }}=1 / t_{\text {RC }}=$ All inputs cycling atf $=1 / t_{\text {RC }}$ (except Output Enable). $f=0$ means no address or control lines change. Applies only to inputs at CMOSlevel standby, ISB3.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{1}$ ) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 2.0 V | 2.0V |  |
| $V_{\text {DR }}$ | VCC for Data Retention | - |  |  | 2.0 | - | : - | V |
| l CCDR | Data Retention Current |  | $\begin{array}{l\|l\|} \mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V} & \text { MIL. } \\ \hline \mathrm{CS} \geq \mathrm{V}_{\mathrm{HC}} & \text { COM'L. } \\ \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{H C} \text { or } \leq \mathrm{V}_{\mathrm{LC}} & \end{array}$ | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 100 | 1500 |  |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $t_{R C}{ }^{(2)}$ | - | - | ns |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW VCC DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Figure 1. Output Load


Figure 2. Output Load (for $\left.t_{L Z}, t_{H Z}, t_{W Z}, t_{O W}\right)$

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | IDT71322S35 <br> IDT71322L35 | $\begin{aligned} & \text { IDT71322S45 } \\ & \text { IDT71322L45 } \end{aligned}$ |  | IDT71322S55 IDT71322L.55 |  | $\begin{aligned} & \text { IDT71322S70 } \\ & \text { IDT71322L70 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 - | 45 | - | 55 | - | 70 | - | ns |
| ${ }^{\text {t }}$ A | Address Access Time | - $\quad 35 \%$ | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\text {A }}$ ACE | Chip Enable Access Time ${ }^{(3)}$ | 35. | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {AOE }}$ | Output Enable Access Time | - 20 | - | 25 | - | 30 | - | 40 | ns |
| ${ }^{\text {t }}{ }^{\text {OH}}$ | Output Hold From Address Change | 5 \%\%. | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Lz}}$ | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1.2)}$ | 5 - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output High Z Time ${ }^{(1,2)}$ | - \% \% 20 | - | 25 | - | 30 | - | 40 | ns |
| $t_{\text {PU }}$ | Chip Enable to Power Up Time ${ }^{(2)}$ | $0 \%$ - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(2)}$ | -\%\% 50 | - | 50 | - | 50 | - | 50 | ns |
| $\mathrm{t}_{\text {SOP }}$ | Sem Fig update Pulse ( $\overline{O E}$ or $\overline{\text { SEM }}$ ) | 15\% - | 15 | - | 20 | - | 20 | - | ns |
| ${ }^{\text {t }}$ WDD | Write Pulse to Data Delay ${ }^{(4)}$ |  | - | 80 | - | 90 | - | 60 | ns |
| ${ }^{\text {DODD }}$ | Write Data Valid to Read Data Delay ${ }^{(4)}$ | $\bigcirc 35$ | - | 45 | - | 55 | - | 70 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$.
4. Port to Port delay through RAM cells from writing port to Reading port.

TIMING WAVEFORM OF READ CYCLE NO. 1 , EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $\mathrm{R} \overline{\mathrm{N}}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{L}}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{1 L}$
5. To access RAM, $\overline{C E}=V_{L L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{\text { SEM }}=V_{L L}$.

## TIMING WAVEFORM OF READ WITH DELAY



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | IDT71322S35 IDT71322L35 COM'L ONLY MIN. MAX. | IDT71322S45 |  | IDT71322S55 IDT71322L55 |  | $\begin{aligned} & \text { IDT71322S70 } \\ & \text { IDT71322L70 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 35 而 | 45 | - | 55 | - | 70 | - | ns |
| $\mathrm{t}_{\mathrm{EW}}$ | Chip Enable to End of Write ${ }^{(3)}$ | $30 \%$ | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 30 \% ${ }_{\text {\% }}$ | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 \% | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {wp }}$ | Write Pulse Width | 30 \% | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {wr }}$ | Write Recovery Time | 0 - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Valid to End of Write | 20 \% | 20 | - | 25 | - | 30 | - | ns. |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output High Z Time (1,2) | - \%\% $\sim_{0} 20$ | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Data Hold Time ${ }^{(4)}$ | 3 \% ${ }^{\text {\% }}$ - | 3 | - | 3 | - | 3 | - | ns |
| ${ }^{\text {t }}$ wz | Write Enabled to Output in High Z (1,2) | $\text { - Min } 20$ | - | 20 | - | 25 | - | 30 | ns |
| $t_{\text {ow }}$ | Output Active From End of Write ${ }^{(1,2,4)}$ | 3\%...\% - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {SWRD }}$ | SEM Flag Write to Read Time | 10. ${ }_{\text {\% }}$ - | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {SPS }}$ | SEM Flag Contention Window | 10:\% - | 10 | - | 10 | - | 10 | - | ns |

## NOTES

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{H}, \overline{S E M}=V_{I L}$. Either condition must be valid for the entiret $t_{E W}$ time.
4. The specification for $t_{D H}$ must be met by the device supplying write data to the RAM under all operating conditions. Although $t_{D H}$ and $t_{O W}$ values will vary over voltage and temperature, the actual $t_{\mathrm{DH}}$ will always be smaller than the actual tow.

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} / \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,2,3,4,6,7,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,2,3,5,8)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{E W}$ or $t_{W P}$ ) of a low $C E$ or $\operatorname{SEM}$ and a low $R \bar{W}$.
3. $t_{W R}$ is measured from the earlier of CE or R/W (or SEM or $R / W$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{N}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz $+t_{D W}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $t_{D w}$. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.
8. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$. Either condition must be valid for the entire $t_{E W}$ time.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{C E}=V_{I H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D_{O R}=D_{O L}=V_{I L}, \overline{C E}_{\mathrm{R}}=\overline{C E}_{\mathrm{L}}=\mathrm{V}_{\mathrm{IH}}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. Either side " $A$ " = left and side " $B$ " = right, or side " $A$ " = right and side " $B$ " $=$ left.
3. This parameter is measured from the point where $R \bar{W}_{A}$ or $\overline{S E M}_{A}$ goes high until $R \bar{W}_{B}$ or $\overline{S E M}_{B}$ goes high.
4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag

## FUNCTIONAL DESCRIPTION

The IDT71322 is an extremely fast dual-port $2 \mathrm{~K} \times 8$ CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the nonsemaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the dual-port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table I where $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ are both high.

Systems which can best use the IDT71322 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71322's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71322 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71322 in a
separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $A_{0}-A_{2}$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin $D_{0}$ is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\text { SEM }}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{S E M}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphoreflag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

TABLE I-NON-CONTENTION READ/WRITE CONTROL

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{C E}$ | SEM | $\overline{O E}$ | D0-7 |  |
| X | H | H | X | z | Port Disabled and in Power Down Mode |
| H | H | L | L | DATA ${ }_{\text {out }}$ | Data in Semaphore Flag Output on Port |
| x | X | x | H | Z | Output Disabled |
| $\pm$ | H | L | X | DATA ${ }_{\text {IN }}$ | Port Data Bit $D_{0}$ Written Into Semaphore Flag |
| H | L | H | L | DATA out | Data In Memory Output on Port |
| L | L. | H | X | DATA $_{\text {IN }}$ | Data On Port Written Into Memory |
| X | L | L | X | - | Not Allowed |

NOTE:

1. $A_{O L}-A_{1 O L} \neq A_{O R}-A_{1 O R}$
$H=H I G H, L=L O W, X=$ DON'T CARE, $Z=$ HIGH IMPEDANCE
$\mathcal{I}^{-}=$Low-to-High transition

TABLE II-EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| FUNCTION | $D_{0}-D_{7}$ LEFT | $D_{0}-D_{7}$ RIGHT | STATUS |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free. |
| Left Port Writes " 0 " to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write <br> access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write <br> access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes " 0 " to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes " 0 " to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT71322.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71322's dual-port RAM. Say the $2 \mathrm{~K} \times 8$ RAM was to be divided into two $1 \mathrm{~K} \times 8$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 1K of dual-port RAM, the processor on the left port could write and then read a zero into Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 1K. Meanwhile, the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 1 K section by writing, then read-
ing a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 1K blocks of dual-port RAM with each other.
The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.
Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.
Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


FIGURE 3. IDT71322 Semaphore Logic

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B

Plastic DIP
Sidebraze DIP
Plastic Leaded Chip Carrier
Leadless Chip Carrier
Commercial Only $\}$ Speed in Nanoseconds
Low Power
Standard Power
16K (2K $\times 8$-Bit) Dual-Port RAM w/Semaphore


## PRELIMINARY IDT 7133S/L IDT 7143S/L

## FEATURES:

- High-speed access
- Military: 55/70/90ns (max.)
- Commercial: 45/55/70/90ns (max.)
- Low-power operation
- IDT7133/43S

Active: 375mW (typ.)
Standby: 5mW (typ.)

- IDT7133/43L

Active: 375mW (typ.)
Standby: 1 mW (typ.)

- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- $\overline{\text { BUSY }}$ output flag on IDT7133; $\overline{\mathrm{BUSY}}$ input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 68-pin ceramic or plastic PGA, DIP ( $600 \mathrm{mil}, 70 \mathrm{mil}$ centers), LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7133/7143 are high-speed $2 \mathrm{~K} \times 16$ dual-port static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ nigh-performance technology, these devices typically operate on only 375 mW of power at maximum access times as fast as 45 nns . Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 1 mW from a 2 V battery.

The IDT7133/7143 devices have identical pinouts. Each is packaged in a 68 -pin ceramic or plastic PGA, 68 -pin LCC, 68 -pin PLCC, and 70 mil center DIPs.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## NOTES:

PGA TOP VIEW (Ceramic or Plastic)

1. Both $\mathrm{V}_{\mathrm{CC}}$ pins must be connected to the supply to assure reliable operation.
2. Both GND pins must be connected to the supply to assure reliable operation.
3. $\mathrm{UB}=$ Upper Byte, $\mathrm{LB}=$ Lower Byte.


LCC/PLCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 2.0 | 2.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{l}}($ min. $)=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7133S IDT7143S |  | IDT7133L IDT7143L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILLI | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{iN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\mathrm{L}} \mathrm{I}$ | Output Leakage Current | $\overline{C E}=V_{\text {IH }}, V_{\text {OUT }}=O V$ to $V_{C C}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $/ / \mathrm{O}_{0}-1 / \mathrm{O}_{15}$ ) | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Open Drain Output Low Voltage (BUSY) | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}\left(V_{c c}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION |  | $\begin{aligned} & \text { IDT7133×45 } \\ & \text { IDT7143×45 } \end{aligned}$ | $\begin{aligned} & \text { IDT7133×55 } \\ & \text { IDT7143×55 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133x70 } \\ & \text { IDT7143x70 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133x90 } \\ & \text { IDT7143x90 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | TYP. ${ }^{(2)}$ MAX. | TYP. ${ }^{(2)}$ | MAX. | TYP. ${ }^{(2)}$ | MAX. | TYP. ${ }^{(2)}$ | MAX. |  |
| lce | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{C E}=V_{1 L} \\ & \text { Outputs } \\ & \mathfrak{f}=\mathrm{f}_{\text {MAX }}(4) \end{aligned}$ | MIL. | S | - ${ }^{-}$ | - | 280 260 | 75 75 | $\begin{array}{r} 260 \\ 240 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{array}{r} 260 \\ 240 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. | S | - $\quad 260$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 240 \\ & 220 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{array}{r} 240 \\ 220 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 235 \\ & 215 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{\mathrm{F}} \geq \mathrm{V}_{\mathrm{i}} \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(4)} \end{aligned}$ | MIL. | L | - | - | 80 70 | 25 25 | 75 65 | 25 25 | 75 65 | mA |
|  |  |  | COM'L. | S | - $\quad 8.85$ | 25 25 | $\begin{aligned} & 70 \\ & 60 \\ & 60 \end{aligned}$ | 25 25 | $\begin{aligned} & 70 \\ & 60 \\ & \hline \end{aligned}$ | 25 25 | $\begin{array}{r} 65 \\ \hline 55 \\ \hline \end{array}$ |  |
| $1_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{f}} \geq \mathrm{V}_{\mathrm{H}}$$\mathrm{f}=\mathrm{MAXA}$ActiveOpen Port Outputs | MIL. | S | - \% \% | - | 180 160 | 50 50 | $\begin{aligned} & 170 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 150 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. | L | - $\quad 1760$ | 50 50 | $\begin{aligned} & \begin{array}{l} 150 \\ 130 \end{array} \end{aligned}$ | 50 50 | $\begin{aligned} & 150 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 145 \\ & 125 \\ & \hline \end{aligned}$ |  |
| ${ }_{\text {ISB3 }}$ | Full Standby Current (Both Ports - CMOS Level Inputs) |  | MIL. | S | - \% \% \% ${ }_{\text {- }}$ | - | 30 10 | ${ }^{1}$ | 30 10 | 1 0.2 | 30 10 | mA |
|  |  |  | COM'L. | $\begin{array}{\|l} \hline \mathrm{S} \\ \mathrm{~L} \end{array}$ |  | $0_{0.2}^{1}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ |  |
| ${ }^{\text {s }}$ S 4 | Full Standby Current (One Port-All CMOS Level Inputs, $f=0^{(5)}$ | One Port $\overline{C E}_{L}$ or $\overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}$ or <br> $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=f_{\text {MAX }}{ }^{(4)}$ | MIL. | S |  |  | 170 150 |  | 160 140 |  | $\begin{aligned} & 155 \\ & 135 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. | S |  | 45 40 | 140 120 | 45 40 | 140 120 | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | $\begin{aligned} & 135 \\ & 115 \end{aligned}$ |  |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
3. " $x$ " in part numbers indicates power rating ( S or L ).
4. At $f=f_{\text {MAX. }}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / t_{\mathrm{RC}}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES ${ }^{(1)}$
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | IDT7 <br> MIN. | 43S/L MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $V_{\text {CC }}$ for Data Retention | $\begin{array}{l\|l} \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V} & \mathrm{MIL} . \\ \hline \mathrm{CE} \geq \mathrm{V}_{\mathrm{HC}} & \mathrm{COM} \mathrm{~L} \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} & \end{array}$ |  | 2.0 | - | V |
| $\mathrm{I}_{\text {ccor }}$ | Data Retention Current |  |  | - | 4000 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | ns |
| $t_{\text {R }}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | ns |
| $\mathrm{l}^{(3)}$ | Input Leakage Current |  |  | - | 2 | $\mu \mathrm{A}$ |

NOTES:

1. $V_{C C}=2 V, T_{A}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW $\mathrm{V}_{\mathrm{Cc}}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2, \& 3 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{WZ}}, \mathrm{t}_{\mathrm{OW}}$ )


Figure 3. $\overline{B U S Y}$ Output
Load
(IDT7133 only)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT7133S/L45(2) } \\ & \text { IDT7143S/L45(2) } \\ & \text { COM'L ONLY } \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT7133S/L55 } \\ & \text { IDT7143S/L55 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT7133S/L70 } \\ & \text { IDT7143S/L70 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT7133S/L90 } \\ & \text { IDT7143S/L90 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | $45 \quad-\%$ | 55 | - | 70 | - | 90 | - | ns |
| $t_{\text {A }}$ | Address Access Time | - 45. | - | 55 | - | 70 | - | 90 | ns |
| $t_{\text {ACE }}$ | Chip Enable Access Time | - $\quad 4{ }^{\circ}$ | - | 55 | - | 70 | - | 90 | ns |
| $t_{\text {AOE }}$ | Output Enable Access Time | - $\quad 30$ | - | 35 | - | 40 | - | 40 | ns |
| ${ }^{\text {t }}{ }^{\text {H }}$ | Output Hold From Address Change | 0 \% | 0 | - | 0 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{Lz}}$ | Output Low Z Time ${ }^{(1,3)}$ | 5\% - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Output High $\mathbf{Z ~ T i m e ~}{ }^{(1,3)}$ | \%... 20 | - | 20 | - | 25 | - | 25 | ns |
| $t_{\text {PU }}$ | Chip Enable to Power Up Time ${ }^{(3)}$ | 0.\% - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(3)}$ | - 50 | - | 50 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (see Figures 1,2 \& 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1 , EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{L}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{L L}$

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| SYMBOL | PARAMETER | IDT7133S/L45 ${ }^{(2)}$ IDT7143S/L45 ${ }^{(2)}$ MIN. MAX. | IDT7133S/L55 IDT7143S/L55 MIN. MAX. | IDT7133S/L70 IDT7143S/L70 <br> MIN. MAX. | $\begin{aligned} & \text { IDT7133S/L90 } \\ & \text { IDT7143S/L90 } \\ & \text { MIN. MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |
| ${ }^{\text {w }}$ c | Write Cycle Time ${ }^{(4)}$ | $45 \quad-{ }^{*}$ | 55 | 70 - | 90 | ns |
| $\mathrm{t}_{\text {EW }}$ | Chip Enable to End of Write | 30 \% | 40 | 50 | 85 | ns |
| ${ }^{\text {t }}$ AW | Address Valid to End of Write | 30 - - - | 40 | 50 | 85 | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 - | 0 | 0 | 0 | ns |
| $t_{\text {WP }}$ | Write Pulse Width ${ }^{(6)}$ | 30 \% \% | 40 | 50 | 55 | ns |
| ${ }^{\text {wr }}$ | Write Recovery Time | 0 \% | 0 | 0 | 0 | ns |
| $t_{\text {bw }}$ | Data Valid to End of Write | 15 \%. $\times$ - | 20 | 25 | 30 | ns |
| $t_{\text {HZ }}$ | Output High Z Time ${ }^{(1,3)}$ | -\%\% 20 | - 20 | - 25 | - 25 | ns |
| ${ }^{\mathrm{t}_{\mathrm{OH}}}$ | Data Hold Time ${ }^{(5)}$ | 5\% \% - | 5 | 5 - | 5 | ns |
| $t_{\text {wz }}$ | Write Enable to Output in High $\mathbf{Z}^{(1,3)}$ | \% 20 | - 20 | - 25 | - 25 | ns |
| tow | Output Active From End of Write (1,3,5) | \% ${ }^{5}$ \% - | 5 - | 5 | 5 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (see Figures 1,2 \& 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. For MASTER/SLAVE combination, $t_{W C}=t_{B A A}+t_{W R}+t_{W P}$.
5. The specification for $t_{D H}$ must be met by the device supplying write data to the RAM under all operating conditions. Although $t_{D H}$ and $t_{O W}$ values will vary over voltage and temperature, the actual $\mathrm{t}_{\mathrm{DH}}$ will always be smaller than the actual tow.
6. Specified for $\overline{\mathrm{OE}}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7).

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


WRITE CYCLE NO. 2 ( $\overline{\text { CE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $R \bar{W}$ or $\overline{C E}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{E W}$ or $t_{\text {WP }}$ ) of a low $\overline{C E}$ and a low $R \bar{W}$.
3. $t_{W R}$ is measured from the earlier of CE or $R / \bar{W}$ going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or ( $t_{W Z}+t_{D W}$ ) to allow the l/O drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.
8. $\mathrm{R} \overline{\mathcal{W}}$ for either upper or lower byte.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT7133S/L45(1) } \\ & \text { IDT7143S/L45 } \\ & \text { MIN. MAX. } \end{aligned}$ | 1DT7133S/L55 IDT7143S/L55 MIN. MAX. | $\begin{aligned} & \text { 1DT7133S/L70 } \\ & \text { IDT7143S/L70 } \\ & \text { MIN. MAX. } \end{aligned}$ | IDT7133S/L90 IDT7143S/L90 MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUSY TIMING (For MASTER IDT7133) |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BAA }}$ | BUSY Access Time to Address | - 45 | 50 | 55 | 55 | ns |
| $\mathrm{t}_{\mathrm{BDA}}$ | $\overline{\text { BUSY }}$ Disable Time to Address | - 40 | 40 | - 45 | - 45 | ns |
| $\mathrm{t}_{\mathrm{BAC}}$ | BUSY Access Time to Chip Enable | - $\quad 30$ | 35 | 35 | 45 | ns |
| $t_{B C C}$ | BUSY Disable Time to Chip Enable | - \% 25 | 30 | 30 | 45 | ns |
| $\mathrm{t}_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(2)}$ | - \% \% 80 | 80 | 90 | 100 | ns |
| ${ }^{\text {t }}$ DOD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | -\%\%\% 55 | 55 | 70 | 90 | ns |
| $t_{B D D}$ | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - \% Note 4 | Note 4 | Note 4 | Note 4 | ns |
| $\mathrm{t}_{\text {APS }}$ | Arbitration Priority Set Up Time ${ }^{(4)}$ | 5\%.... | 5 - | 5 | 10 - | ns |
| BUSY INPUT TIMING (For SLAVE IDT7143) |  |  |  |  |  |  |
| $t_{\text {WB }}$ | Write to $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 0, \% - - | 0 | 0 | 0 | ns |
| ${ }^{\text {twh }}$ | Write Hold After $\overline{\text { BUSY }}{ }^{(6)}$ | 30\% - | 30 | 30 | $30 \quad-$ | ns |
| $t_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(7)}$ | \%... 80 | - 80 | 90 | 100 | ns |
| ${ }^{\text {t }}$ DDD | Write Data Valid to Read Data Delay (7) | $\stackrel{55}{4}$ | - 55 | - 70 | 90 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)"
3. $t_{B D D}$ is calculated parameter and is greater of $0, t_{W D D}-t_{W P}$ (actual) or $t_{D D D}-t_{D W}$ (actual).
4. To ensure that the earlier of the two ports wins.
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)"

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}{ }^{(1,2,3)}$ (For MASTER IDT7133)

2. Write cycle parameters should be adhered to for ensuring proper writing.
3. Device is continously enabled for both ports.
4. OE at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (For SLAVE IDT7143)


1. Assume $\overline{B U S Y}$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port..
2. Write cycle parameters should be adhered to for ensuring proper writing.
3. Device is continously enabled for both ports.

## TIMING WAVEFORM OF WRITE WITH BUSY INPUT (For SLAVE IDT7143)



TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{C E}$ ARBITRATION
$\overline{C E}_{\mathrm{L}}$ VALID FIRST:

$\overline{\mathbf{C E}}_{\mathbf{R}}$ VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}$ LEFT ADDRESS VALID FIRST:


RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{C E}_{\mathrm{L}}=C E_{\mathrm{R}}=\mathrm{V}_{\mathrm{L}}$

## FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automaticpower down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{O E}$ ). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READNRRITE conditions are illustrated in Table I.

## ARBITRATION LOGIC,

## FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{B U S Y}$ flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{C E}$, onchip control logic arbitrates between $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ for access; or (2) if the $\overline{\mathrm{CE}}$ are low before an address match, on-chip control logic
arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{B U S Y_{L}}$ while another activates its $\overline{B U S Y_{R}}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.
To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.
When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{B U S Y}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{B U S Y}$ from the MASTER.

TABLE I-NON-CONTENTION READ/WRITE CONTROL ${ }^{(4)}$

| LEFT OR RIGHT PORT (1) |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}_{\text {LB }}$ | R/ $\bar{W}_{\text {UB }}$ | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | $1 / \mathrm{O}_{0-7}$ | $1 / \mathrm{O}_{8-15}$ |  |
| X | X | H | $\times$ | Z | Z | Port Disabled and in Power Down mode, $\mathrm{I}_{\text {SB2 }}$ or $\mathrm{I}_{\text {SB4 }}$ |
| X | X | H | x | $z$ | z | $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{H}$. Power Down Mode, $\mathrm{I}_{\text {SB } 1}$ or $\mathrm{I}_{\text {SB } 3}$ |
| L | L | L. | X | DATA $_{\text {IN }}$ | DATA $_{\text {IN }}$ | Data on Lower Byte and Upper Byte Written into Memory ${ }^{(2)}$ |
| L | H | L | L | DATA $_{\text {IN }}$ | DATA ${ }_{\text {Out }}$ | Data on Lower Byte Written into Memory. ${ }^{(2)}$ Data in Memory Output on Upper Byte ${ }^{(3)}$ |
| H | L | L | L | DATA OUT | DATA $_{\text {IN }}$ | Data in Memory Output on Lower Byte, ${ }^{(3)}$ Data on Upper Byte Written into Memory ${ }^{(2)}$ |
| L | H | L | H | DATA $_{\text {IN }}$ | Z | Data on Lower Byte Written into Memory ${ }^{(2)}$ |
| H | L | L | H | 2 | DATA $_{\text {IN }}$ | Data on Upper Byte Written into Memory ${ }^{(2)}$ |
| H | H | L | L | DATAOUT | DATAOUT | Data in Memory Output on Lower Byte and Upper Byte ${ }^{(3)}$ |
| H | H | L | H | Z | Z | High Impedance Outputs |

## NOTES:

1. $A_{O L}-A_{1 O L} \neq A_{O R}-A_{1 O R}$
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=\mathrm{L}$, data may not be valid, see $\mathrm{t}_{\text {WDD }}$ and $\mathrm{t}_{\text {DDD }}$ timing.
4. $H=$ High, $L=$ Low, $X=$ Don't Care, $Z=$ High Impedance, LB $=$ Lower Byte, UB $=$ Upper Byte

TABLE II-ARBITRATION

| LEFT PORT |  | RIGHT PORT |  | FLAGS ${ }^{(1)}$ |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{E}^{\text {L }}$ | $\mathrm{A}_{0 L}-\mathrm{A}_{10 \mathrm{~L}}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | $\mathrm{A}_{\text {OR }}-\mathrm{A}_{10 \mathrm{R}}$ | $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\text { BUSY }}_{\text {H }}$ |  |
| H | X | H | X | H | H | No Contention |
| $L$ | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | * AOR-A ${ }_{\text {10R }}$ | L | $\pm$ Aol - $\mathrm{A}_{10 \mathrm{~L}}$ | H | H | No Contention |
| ADDRESS ARBITRATION WITH $\overline{\text { CE }}$ LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| $\overline{\text { CE ARBITRATION WITH ADDRESS MATCH BEFORE }}$ CE |  |  |  |  |  |  |
| LL5R | $=A_{\text {OR }}-A_{10 R}$ | LL5R | $=A_{0 L}-A_{10 L}$ | H | L | L-Port Wins |
| RL5L | $=A_{\text {OR }}-A_{10 R}$ | RL5L | $=A_{0 L}-A_{10 L}$ | L | H | R-Port Wins |
| LW5R | $=A_{\text {OR }}-A_{10 R}$ | LW5R | $=A_{0 L}-A_{10 L}$ | H | L | Arbitration Resolved |
| LW5R | $=A_{O R}-A_{10 R}$ | LW5R | $=A_{O L}-A_{10 L}$ | L | H | Arbitration Resolved |

## NOTE:

1. $\mathrm{X}=$ Don't Care, $\mathrm{L}=$ Low, $\mathrm{H}=$ High

LV5R $=$ Left Address Valid $\geq 5$ ns before right address
RV5L $=$ Right Address Valid $\geq 5$ ns before left address
Same $=$ Left and Right Address match within 5 ns of each other

LL5R $=$ Left $\overline{C E}=$ LOW $\geq 5$ ns before Right $\overline{C E}$
RL5L $=$ Right $\overline{C E}=L O W \geq 5$ ns before Left $C E$
LW5R $=$ Left and Right $\overline{C E}=$ LOW within 5 ns of each other

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Input/Output <br> Capacitance | $\mathrm{V}_{1 / \mathrm{O}}=\mathrm{OV}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT7143 (SLAVE). $\overline{\text { BUSY-IN inhibits write in IDT7143 (SLAVE). }}$

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Sidebraze Strink-DIP
Plastic Leaded Chip Carrier
Leadless Chip Carrier
Ceramic Pin Grid Array
Plastic Pin Grid Array
Commercial Only
Speed in Nanoseconds

Low Power
Standard Power
32K ( $2 \mathrm{~K} \times 16$-Bit) MASTER Dual-Port RAM 32 K (2K $\times 16$-Bit) SLAVE Dual-Port RAM

## FEATURES:

- High-speed access
- Military: 45/55/70ns (max.)
- Commercial: 45/55/70ns (max.)
- Commercial: 35ns (max.) Preliminary
- Low-power operation
- IDT7134S

Active: 500 mW (typ.)
Standby: 5mW (typ.)

- IDT7134L

Active: 500 mW (typ.)
Standby: 1 mW (typ.)

- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible; single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in several popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7134 is an extremely high-speed $4 \mathrm{~K} \times 8$ dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port RAM location.

The IDT7134 provides two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {™ }}$ high-performance technology, these dual-ports typically operate on only 500 mW of power at maximum access times as fast as 35 ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7134 is packaged in either a sidebraze or plastic 48-pin DIP, 48 -pin or 52 -pin LCC, and 52 -pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BiAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 1.5 | 1.5 | W |
| lout | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.
21222324252627282930313233
$\qquad$
 9O9OzZOQOQQOQ


RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V cc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{lL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE ( $\mathrm{VCC}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7134S |  | IDT7134L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $1 \mathrm{IL}^{\prime}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {LO }}$ | Output Leakage Current | $\overline{C E}=V_{\text {IH }}, \mathrm{V}_{\text {OUT }}=O V$ to $V_{\text {CC }}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.5 | - | 0.5 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}\left({ }^{(1)}\left({ }_{C C}=5.0 \mathrm{~V} \pm 10 \%\right)\right.$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION | $\begin{aligned} & \text { IDT7134×35(4) } \\ & \text { TYP. }{ }^{(2)} \text { MAX. } \end{aligned}$ | IDT7134×45 |  | IDT7134×55 |  | IDT7134x70 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | TYP. | MAX. | TYP. ${ }^{(2)}$ | MAX. | TYP. ${ }^{(2)}$ | MAX. |  |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{C E}=V_{\mathrm{IL}} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }}{ }^{(3)} \end{aligned}$ | MIL. S <br> L  | - ${ }^{-}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 240 \\ 200 \\ \hline \end{array}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 230 \\ 180 \\ \hline \end{array}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 230 \\ 180 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. ${ }_{\text {L }}$ | $\begin{array}{r}1 \\ \hline\end{array}$ | 100 100 | $\begin{aligned} & 200 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{array}{r} 100 \\ 100 \\ \hline \end{array}$ | $\begin{aligned} & 200 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{array}{r} 100 \\ 100 \\ \hline \end{array}$ | $\begin{array}{r} 200 \\ 160 \\ \hline \end{array}$ |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports -TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R} \geq V_{i H} \\ & f=f_{\text {max }}{ }^{(3)} \end{aligned}$ | MIL.S | - $\quad$ - | 25 25 | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | 25 25 | 70 50 | 25 25 | 70 50 | mA |
|  |  |  | COM'L. ${ }_{\text {L }}$ | $\begin{array}{r}\text { - } \\ = \\ \hline\end{array}$ | 25 25 | $\begin{aligned} & 70 \\ & 40 \\ & \hline \end{aligned}$ | 25 25 | $\begin{array}{r} 70 \\ 70 \\ \hline \end{array}$ | 25 25 | $\begin{array}{r} 70 \\ 70 \\ 40 \end{array}$ |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{HH}}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(3)}$ | MIL.S | - \%. \% - | 50 50 | 160 130 | 50 50 | $\begin{array}{r} 150 \\ 120 \\ \hline \end{array}$ | 50 50 | 150 120 | mA |
|  |  |  | COM'L. L | $\begin{array}{r} 140 \\ -\quad 110 \\ \hline \end{array}$ | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 50 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & 130 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB3 }}$ | Full Standby Current (Both Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports } \overline{C E}_{L} \text { and } \\ & \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(3)} \\ & \hline \end{aligned}$ | MIL.S <br>  | -®... $\quad$ - | 1.0 0.2 | 30 10 | 1.0 0.2 | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 30 10 | mA |
|  |  |  | COM'L. ${ }^{\text {S }}$ | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ |  |
| $\mathrm{l}_{\text {SB4 }}$ | Full Standby Current (One Port-All CMOS Level Inputs) | One Port $\overline{C E}_{L}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ $V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $V_{\mathbb{N}} \leq 0.2 \mathrm{~V}$, Active Port Outputs Open, $f=\mathbf{f}_{\text {MAX }}{ }^{(3)}$ | MIL.S |  | 50 45 | 130 100 | 50 45 | $\begin{aligned} & 120 \\ & 90 \end{aligned}$ | 50 45 | 120 90 | mA |
|  |  |  | COM'L. ${ }_{\text {S }}^{\text {L }}$ |  | 45 45 | $\begin{aligned} & 110 \\ & 90 \end{aligned}$ | 45 | $\begin{aligned} & 110 \\ & 90 \end{aligned}$ | 45 | $\begin{gathered} 110 \\ 90 \end{gathered}$ |  |

## NOTES:

1. " $x$ " in part number indicates power rating ( S or L ).
2. $V_{C C}=5 V, T_{A}=+25^{\circ} \mathrm{C}$
3. $f_{\text {MAX }}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except Output Enable). $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standy Isb3.
4. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES ${ }^{(1)}$
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $\mathrm{V}_{\text {CC }}$ for Data Retention | $V_{C C}=2 \mathrm{~V}$  <br> $C E$  <br> $V_{\mathrm{IN}} \geq V_{H C}$ MIL. <br>   |  | 2.0 | - | - | V |
| ${ }^{\text {c CCDR }}$ | Data Retention Current |  |  | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 100 | 1500 |  |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{Rc}}{ }^{(2)}$ | - | - | ns |

## NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{R C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW VCc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Figure 1. Output Load


Figure 2. Output Load (for $\left.t_{L Z}, t_{H Z}, t_{W Z}, t_{o w}\right)$

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| SYMBOL | PARAMETER | IDT7134S35 (3) 1DT7134L35 (3) MIN. MAX. | IDT7134S45 IDT7134L45 |  | IDT7134S55IDT7134L55 |  | IDT7134S70 IDT7134L70 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | $35 \sim 2$ | 45 | - | 55 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | 35. | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACE }}$ | Chip Enable Access Time | * 35 | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable Access Time | - $\quad 20$ | - | 25 | - | 30 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold From Address Change | 5 \% - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Lz}}$ | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 5\% - - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Output High Z Time ${ }^{(1,2)}$ | -\%\% 20 | - | 25 | - | 30 | - | 40 | ns |
| $t_{\text {PU }}$ | Chip Enable to Power Up Time ${ }^{(2)}$ | 0. | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(2)}$ | $\cdots 50$ | - | 50 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1 , EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $\mathrm{R} \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{l L}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{\mathrm{LL}}$

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| SYMBOL | PARAMETER | IDT7134S35 (5) IDT7134L35 ${ }^{(5)}$ MIN. MAX | IDT7134S45IDT7134L45 |  | $\begin{aligned} & \text { IDT7134S55 } \\ & \text { IDT7134L55 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT7134S70 } \\ & \text { IDT7134L70 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {twc }}$ | Write Cycle Time | 35 \% | 45 | - | 55 | - | 70 | - | ns |
| ${ }_{\text {tew }}$ | Chip Enable to End of Write | $30 \%$ - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 30 \%\% | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 冗\%. | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 30 \% \% | 40 | - | 50 | - | 60 | - | ns |
| ${ }_{\text {twn }}$ | Write Recovery Time | 0 \%... | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {dw }}$ | Data Valid to End of Write | 20 \% | 20 | - | 25 | - | 30 | - | ns |
| $t_{\text {Hz }}$ | Output High Z Time ${ }^{(1,2)}$ | - «\%. ${ }^{\text {a }}$ 20 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {d }}$ H | Data Hold Time ${ }^{(3)}$ | $3 \xrightarrow{*}-$ | 3 | - | 3 | - | 3 | - | ns |
| $t_{w z}$ | Write Enabled to Output in High Z ${ }^{(1,2)}$ | $-\% 20$ |  | 20 |  | 25 | - | 30 | ns |
| tow | Output Active From End of Write ${ }^{(1,2,3)}$ | 3\% ${ }_{\text {\% }}$ | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(4)}$ | \% 60 | - | 70 | - | 80 | - | 90 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Delay (4) | 35 | - | 45 | - | 55 | - | 70 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. The specification for $t_{D H}$ must be met by the device supplying write data to the $R A M$ under all operating conditions. Although $t_{D H}$ and $t_{o w}$ values will vary over voltage and temperature, the actual $t_{D H}$ will always be smaller than the actual $t_{O w}$.
4. Port-to-Port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY"
5. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range only.
6. Specified for $\overline{O E}$ at high (Refer to "TIMING WAVEFORM OF WRITE CYCLE", Note 7).

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{\left({ }^{(1)}\right.}$


NOTE:

1. Write cycle parameters should be adhered to for ensuring proper writing.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING $(1,2,3,4,6,7)$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING $(1,2,3,5)$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{E W}$ or $t_{W P}$ ) of a low $\overline{C E}$ and a low $R \bar{W}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of $t_{w p}$ or ( $t_{W Z}+t_{D W}$ ) to allow the I/O drivers to turn off data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {WP }}$.

## FUNCTIONAL DESCRIPTION:

The IDT7134 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Plastic DIP
Sidebraze DIP
PLCC
LCC
LCC
Commercial Only $\}$ Speed in Nanoseconds
Low Power
Standard Power
32K (4K x 8-Bit) Dual-Port RAM


## FEATURES:

- High-speed access
- Military: 45/55/70ns (max.)
- Commercial: 35/45/55/70ns (max.)
- Low-power operation
- IDT71342S

Active: 500 mW (typ.)
Standby: 5 mW (typ.)

- IDT71342L

Active: 500 mW (typ.)
Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation-2V data retention
- TTL-compatible; single $+5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71342 is an extremely high-speed $4 \mathrm{~K} \times 8$ dual-port static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$ and SEM, permits the on-chip circuitry of each port to enter a very low standby power mode (both $\overline{\text { CE }}$ and $\overline{\text { SEM }}$ high).

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology this device typically operates on only 500 mW of power at maximum access times as fast as 35ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery. The device is packaged in either a hermetic 52-pin leadless chip carrier or a 52-pin PLCC.

The IDT71342 military devices are manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



LCC/PLCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS ${ }^{\text {(1) }}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.5 | 1.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 11 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Miiftary | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{LL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $N_{C C}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER . | TEST CONDITIONS |  | 2S |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}_{1}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{L}}$ | Output Leakage Current | $\overline{C E}=V_{\text {IH }}, V_{\text {OUT }}=0 V$ to $V_{C C}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | $\square$ | 0.5 | - | 0.5 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}\left({ }^{(1)}\right.$ CC $\left.=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION |  | IDT $71342 \times 35^{(4)}$ | IDT71342x45 |  | IDT71342x55 |  | IDT71342x70 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | TYP ${ }^{(2)}$ MAX. | TYP. ${ }^{(2)}$ | MAX. | TYP. ${ }^{(2)}$ | MAX. | TYP. ${ }^{(2)}$ | MAX. |  |
| ${ }^{\text {lce }}$ | Dynamic Operating Current (Both Ports Active) | $\overline{C E}=V_{1 L}$ <br> Outputs Open | MIL. | S | - $\square^{-}$ | $\begin{array}{r} 100 \\ 100 \\ \hline \end{array}$ | $\begin{aligned} & 240 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 230 \\ & 180 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 230 \\ 180 \\ \hline \end{array}$ | mA |
|  |  | $\begin{aligned} & \text { SEM = Don't Care } \\ & f=f_{\text {MAX }}{ }^{(3)} \end{aligned}$ | COM'L. | $\begin{aligned} & \hline \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{array}{rr} 100 \quad 220 \\ 100 \quad 180 \\ \hline \end{array}$ | $\begin{array}{r} 100 \\ 100 \\ \hline \end{array}$ | $\begin{aligned} & 200 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 200 \\ 160 \\ \hline \end{array}$ |  |
| $\mathrm{lccl}^{\text {c }}$ | Dynamic Operating Current (Semaphores Both Sides) | $\begin{aligned} & \overline{C E}=V_{H H} \\ & \overline{S E M}=V_{I L} \\ & \text { Outputs } \\ & f=f_{\text {MAX }}(3) \end{aligned}$ | MIL. | S | - ${ }_{-}^{\sim}$ | 85 <br> 85 | $\begin{aligned} & 130 \\ & 110 \\ & \hline \end{aligned}$ | 85 <br> 85 | $\begin{array}{r} 130 \\ 110 \\ \hline \end{array}$ | 85 <br> 85 | $\begin{array}{r} 130 \\ 110 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | ${ }_{85}^{85}$ \% M 415 | $\begin{aligned} & 85 \\ & 85 \\ & \hline \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 130 \\ & 10 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \\ & \hline \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports -TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L}=\overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{H}} \\ & \overline{S E M}_{\mathrm{L}}=\overline{S E M}_{\mathrm{S}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{(3)} \end{aligned}$ | MLL. | S | - M.\#F | 25 25 | 70 50 | 25 | 70 50 | 25 | 70 50 | mA |
|  |  |  | COM'L. | S |  | 25 25 | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | 25 25 | 70 40 | 25 | 70 40 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq V_{\mathrm{IH}}$ Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(3)}$ $\overline{\operatorname{SEM}}_{\mathrm{L}}=\overline{\operatorname{SEM}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{H}}$ | MIL. | S |  | 50 50 | 160 130 | 50 50 | 150 120 | 50 50 | 150 120 | mA |
|  |  |  | COM'L. | $\mathrm{S}$ |  | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB3 }}$ | Full Standby Current (Both PortsAll CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{C E}_{R} \geq V_{C C}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ <br> $\overline{\operatorname{SEM}}_{\mathrm{L}}=\overline{\operatorname{SEM}}_{\mathrm{R}} \geq$ <br> $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=\mathrm{o}^{(3)}$ | MIL. | $\mathrm{S}$ |  | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | 1.0 | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  | COM'L | $S_{L}$ |  | 1.0 0.2 | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ |  |
| $\mathrm{I}_{\text {S } 4}$ | Full Standby Current (One Port-All CMOS Level Inputs) | One Port $\overline{C E}_{L}$ or $\overline{C E}_{R} \geq V_{C C}-0.2 \mathrm{~V}$ $V_{\text {IN }} \geq V_{C C}-0.2 V$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$. <br> Active Port Outputs Open, $f=f_{\text {MAX }}{ }^{(3)}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | \%\% | 50 45 | $\begin{aligned} & 130 \\ & 100 \end{aligned}$ | 50 45 | $\begin{aligned} & 120 \\ & 90 \end{aligned}$ | $\begin{aligned} & 50 \\ & 45 \end{aligned}$ | $\begin{aligned} & 120 \\ & 90 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\mathrm{S}$ | 45\%\% 120 | 45 | $\begin{aligned} & 110 \\ & 90 \end{aligned}$ | 45 | $\begin{aligned} & 110 \\ & 90 \end{aligned}$ | 45 | $\begin{aligned} & 110 \\ & 90 \end{aligned}$ |  |

## NOTES:

1. " $x$ " in part numbers indicates power rating ( $S$ or $L$ ).
2. $V_{C C}=5 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$
3. $f_{\text {MAX }}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except Output Enable). $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby, $\mathrm{I}_{\mathrm{SB} 3}$.
4. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES ${ }^{(1)}$
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $V_{C C}$ for Data Retention | - |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & V_{\mathrm{CC}}=2 V \\ & \mathrm{CS} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{N}} \geq V_{\mathrm{HC}} \text { or } \leq V_{\mathrm{LC}} \end{aligned}$ | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| $\mathrm{t}_{\mathrm{CDR}^{(3)}}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V $\mathrm{V}_{\mathrm{C}}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Figure 1. Output Load


Figure 2. Output Load (for $\left.t_{L Z}, t_{H Z}, t_{W Z}, t_{o w}\right)$

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT71342S35(5) } \\ & \text { IDT71342L35 } \\ & \text { (5) } \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2 S 45 \\ & \text { L45 } \\ & \text { MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { S55 } \\ & \text { L55 } \\ & \text { MAX. } \end{aligned}$ | IDT7 IDT7 <br> MIN. | $\begin{aligned} & \text { SS70 } \\ & \text { LL70 } \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  | " |  |  |  | $\rightarrow$ | 70 |  | ns |
| ${ }^{\text {R }}$ C | Read Cycle Time | 35 | 45 | - | 55 |  |  | - |  |
| $t_{A A}$ | Address Access Time | \%35\% | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACE }}$ | Chip Enable Access Time ${ }^{(3)}$ | - $\quad 35^{\circ}$ | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable Access Time | + 20 | - | 25 | - | 30 | - | 40 | ns |
| ${ }^{\text {t }}$ | Output Hold From Address Change | 5 \% | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {LZ }}$ | Output Low Z Time ${ }^{(1,2)}$ | 5 ) | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Output High Z Time ${ }^{(1,2)}$ | - \% \% 20 | - | 25 | - | 30 | - | 40 | ns |
| $t_{\text {PU }}$ | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 \% $\times$ \% | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(2)}$ | - $\%$ \% 50 | - | 50 | - | 50 | - | 50 | ns |
| ${ }^{\text {t }}$ SOP | SEM Flag update Pulse ( $\overline{O E}$ or SEM) | $15 \%$ \% | 15. | - | 20 | - | 20 | - | ns |
| $t_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(4)}$ |  | - | 70 | - | 80 | - | 90 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - 35 | - | 45 | - | 55 | - | 70 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\mathrm{CE}}=V_{I L}, \overline{\mathrm{SEM}}=V_{I H}$. To access semaphore, $\overline{\mathrm{CE}}=V_{I H}, \overline{\mathrm{SEM}}=V_{I L}$.
4. Port to Port delay through RAM cells from writing port to a reading port.
5. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1 , EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{\mathrm{L}}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{\mathrm{IL}}$
5. To access RAM, $\overline{C E}=V_{I L}, \overline{\operatorname{SEM}}=V_{I H}$. To access semaphore, $\overline{C E}=V_{H}, \overline{S E M}=V_{I L}$.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2)}$


NOTES:

1. Write Cycle parameters should be adhered to, to ensure the proper writing.
2. Device is continously enabled for both ports.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT71342S35(5) } \\ & \text { IDT71342L35(5) } \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ | IDT71342S45 IDT71342L45 <br> MIN. MAX. |  | IDT71342S55 IDT71342L55 MIN. MAX. |  | $\begin{aligned} & \text { IDT71342S70 } \\ & \text { IDT71342L70 } \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {wc }}$ | Write Cycle Time | 35 \% | 45 | - | 55 | - | 70 | - | ns |
| $\mathrm{t}_{\mathrm{EW}}$ | Chip Enable to End of Write ${ }^{(3)}$ | 30 \% | 40 |  | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 30 \% | 40 |  | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 \% | 0 |  | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 30 \% | 40 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {w }}$ \% | Write Recovery Time. | 0 \% | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {bw }}$ | Data Valid to End of Write | 20.\%.\% | 20 | - | 25 | - | 30 | - | ns |
| $t_{\text {Hz }}$ | Output High $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | - \% \% 20 | - | 20 | - | 25 | - | 30 | ns |
| $t_{\text {DH }}$ | Data Hold Time ${ }^{(4)}$ | $3^{\text {\% \% \% }}$ \% - | 3 | - | 3 | - | 3 | - | ns |
| ${ }^{\text {twz }}$ | Write Enable to Output in High $\mathbf{Z}^{(1,2)}$ | $-\ddot{W} 20$ |  | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {ow }}$ | Output Active From End of Write ( ${ }^{(1,2,4)}$ | 3\% $\%$ - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {SWR }}$ | SEM Flag Write to Read Time | 10... ${ }^{\text {a }}$ | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {t }}$ SPS | SEM Flag Contention Window | 10. ${ }^{\text {\% }}$ - | 10 | - | 10 | - | 10 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{H}, \overline{S E M}=V_{I L}$. This condition must be valid for entire $t_{E W}$ time.
4. The specification for $\mathrm{t}_{\mathrm{DH}}$ must be met by the device supplying write data to the RAM under all operating conditions. Although $\mathrm{t}_{\mathrm{DH}}$ and $\mathrm{t}_{\mathrm{DH}}$ values will vary over voltage and temperature, the actual $\mathrm{t}_{\mathrm{DH}}$ will always be smaller than the actual $\mathrm{t}_{\mathrm{ow}}$.
5. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,2,3,7}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,2,3,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{EW}}$ or $\mathrm{t}_{\mathrm{WP}}$ ) of a low CE or SEM and a low $\mathrm{R} / \mathrm{W}$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $C E$ or $\mathrm{R} / \bar{W}$ (or SEM or $\mathrm{R} / \overline{\text { W }}$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{N}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $\mathrm{R} \overline{\mathcal{W}}$ controlled write cycle, the write pulse width must be the larger of twP or ( $\mathrm{twz}+\mathrm{tow}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{DW}}$. If $\overline{\mathrm{E}}$ is high during an $\mathrm{R} / \mathbb{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $\mathrm{t}_{\text {wp }}$.
8. To access RAM, $\overline{C E}=V_{L L}, \overline{\operatorname{SEM}}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$. Either condition must be valid for the entire $t_{E w}$ time.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE (1)


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathbb{H}}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$


## NOTES:

1. $\mathrm{D}_{\mathrm{OR}}=\mathrm{D}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{C E}_{\mathrm{L}}=\mathrm{V}_{\mathrm{H}}$, semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. Either side " $A$ " = left and side " $B$ " $=$ right, or side " $A$ " $=$ right and side " $B$ " $=$ left.
3. This parameter is measured from the point where $R \bar{W}_{A}$ or $\overline{\operatorname{SEM}}_{A}$ goes high until $R \bar{W}_{B}$ or $\overline{\operatorname{SEM}}_{B}$ goes high.
4. If $\mathrm{t}_{\mathrm{SPS}}$ is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## FUNCTIONAL DESCRIPTION

The IDT71342 is an extremely fast dual-port $4 \mathrm{~K} \times 8$ CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAMs and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the nonsemaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by CE, the dual-port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table I where CE and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{OE}}$, and $\mathrm{R} / \overline{\mathrm{W}}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $A_{0}-A_{2}$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin $D_{0}$ is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and writecycles.

It is important to note that failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

TABLE I-NON-CONTENTION READ/WRITE CONTROL

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{\mathrm{CE}}$ | SEM | $\overline{\mathrm{OE}}$ | D0.7 |  |
| X | H | H | X | Z | Port Disabled and in Power Down Mode |
| H | H | L | L | DATA ${ }_{\text {out }}$ | Data in Semaphore Flag Output on Port |
| X | X | x | H | Z | Output Disabled |
| 5 | H | L | X | DATA ${ }_{\text {IN }}$ | Port Data Bit $D_{0}$ Written Into Semaphore Flag |
| H | L | H | L | DATA out | Data In Memory Output on Port |
| $L$ | L | H | X | DATA $_{\text {IN }}$ | Data On Port Written Into Memory |
| X | L | L | X | - | Not Allowed |

NOTE:

1. $A_{O L}-A_{1 O L} \neq A_{O R}-A_{1 O R}$

H = HIGH, L = LOW, $X=$ DON'T CARE, $Z=$ HIGH IMPEDANCE
$\mathrm{J}^{-}=$Low-to-High transition

## TABLE II-EXAMPLE SEMAPHORE PROCUREMENT SEQUENCE

| FUNCTION | $\mathrm{D}_{0}-\mathrm{D}_{7}$ LEFT | $\mathrm{D}_{0}-\mathrm{D}_{7}$ RIGHT | STATUS |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes " 0 " to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write <br> access to semaphore |
| Left Port Writes " 1 " to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes " 0 " to Semaphore | 1 | 0 | No change. Left port has no write <br> access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes " 1 " to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes " 0 " to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes " 1 " to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes " 0 " to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes " 1 " to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT/1342.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES - Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's dual-port RAM. Say the $4 \mathrm{~K} \times 8$ RAM was to be divided into two $2 \mathrm{~K} \times 8$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2 K of dual-port RAM, the processor on the left port could write and then read a zero into Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile, the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second $2 K$ section by writing, then read-
ing a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap $2 K$ blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


FIGURE 3. IDT71342 Semaphore Logic

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B

PLCC
LCC
Commercial Only $\}$ Speed in Nanoseconds
Low Power
Standard Power

32K (4K $\times 8$-Bit) Dual-Port RAM w/Semaphore

## ADVANCE INFORMATION IDT 7024

## FEATURES:

- High-speed access
- Military: 45/55/70/90ns (max.)
- Commercial: 30/35/45/55/70/90ns (max.)
- Low-power operation
- IDT7024S

Active: ---mW (typ.)
Standby: --mW (typ.)

- IDT7024L

Active: ---mW (typ.)
Standby: ---mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility.
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave chip select when cascading more than one device
- On-chip port arbitration logic
- Versatile pin-select for Master or Slave:
$M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- $\overline{N T}$ flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Fully asychronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in $84-$ pin PGA


## DESCRIPTION:

The IDT7024 is a high-speed $4 \mathrm{~K} \times 16$ dual-port static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit dual-port RAM or as a combination MASTER/SLAVE dual-port RAM for 32-bit-or-more word width systems. Using the IDT MASTER/ SLAVE dual-port RAM approach in 32 bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 30 ns . Low-power ( L ) versions offer battery backup data retention capability with each port typically consuming $---\mu \mathrm{W}$ from a 2 V battery.

The IDT7024 is packaged in plastic as well as ceramic 84-pin PGA and 84-pin quad flatpack. The military devices are processed 100\% in compliance to the test methods of MIL-STD-883, method 5004.

## FUNCTIONAL BLOCK DIAGRAM



## PIN NAMES

| LEFT PORT | RIGHT PORT | NAMES |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}^{\text {L }}$ | $\overline{\mathrm{CE}} \mathrm{B}^{\text {b }}$ | Chip Enable |
| R/W ${ }_{\text {L }}$ | $\mathrm{R} / \mathrm{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\mathrm{O}} \mathrm{L}$ | $\mathrm{OE}_{\mathrm{R}}$ | Output Enable |
| AOL-11L | AOR-11R | Address |
| $1 / \mathrm{O}_{\text {OL- } 15 \mathrm{~L}}$ | $1 / \mathrm{O}_{\text {OR-15R }}$ | Data Input/Output |
| SEM $_{L}$ | $\mathrm{SEM}_{\mathrm{R}}$ | Semaphore Enable |
| $\mathrm{UB}_{\mathrm{L}}$ | $\mathrm{UB}_{\text {R }}$ | Upper Bit Select |
| $\overline{E B}_{L}$ | $\mathrm{LB}_{\mathrm{R}}$ | Lower Bit Select |
| \|NT | $\mathrm{NT}_{\mathrm{h}}$ | Interrupt Flag |
| $\overline{B U S Y}_{L}$ | $\mathrm{BUSY}_{\text {R }}$ | Busy Flag |
| $V_{C C}$ |  | Power |
| GND |  | Ground |
| M/ $\bar{S}$ |  | Master or Slave Select |


| INPUTS |  |  |  |  |  | OUTPUTS |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R/叫 | $\overline{\mathrm{OE}}$ | $\overline{\text { UB }}$ | LB | SEM | $1 / O_{8}-1 / O_{15}$ | $1 / O_{0}-1 / O_{7}$ |  |
| H | X | X | X | X | H | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Deselected: Power Down |
| X | X | X | H | H | H | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Deselected: Power Down |
| L | L | X | L | H | H | DATA ${ }_{\text {IN }}$ | Hi-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | Hi-z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATA $_{\text {IN }}$ | DATA $_{\text {IN }}$ | Write to Both Bytes |
| L | H | L | L | H | H | DATA OUt | Hi-Z | Read Upper Byte Only |
| L | H | L | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATA out | Read Lower Byte Only |
| L | H | L | L | L | H | DATA ${ }_{\text {OUT }}$ | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Outputs Disabled |
| H | H | L | X | X | L | DATA ${ }_{\text {OUT }}$ | DATA out | Read Data in Sema. Flag |
| X | H | L | H | H | L | DATA ${ }_{\text {Out }}$ | DATA ${ }_{\text {OUT }}$ | Read Data in Sema. Flag |
| H | F | X | X | X | L | DATA ${ }_{\text {IN }}$ | DATAIN | Write Divo into Sema. Flag |
| X | 5 | X | H | H | L | DATA ${ }_{\text {IN }}$ | DATAIN | Write Dino into Sema. Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | 1 | - | - | Not Allowed |

Note:

1. $A_{O L}-A_{13 R} \neq A_{O R}-A_{13 R}$

TRUTH TABLE: ARBITRATION OPTIONS

| OPTIONS | INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { CE }}$ | UB | $\overline{L B}$ | M/S | SEM | BUSY | TNT |
| Busy Logic Master | $\bar{L}$ | $\overline{\mathrm{X}}$ | $\bar{L}$ | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Output Signal | - |
| Busy Logic Slave | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \end{aligned}$ | $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Input <br> Signal | - |
| Interrupt Logic | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & X \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & L \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | - | Output Signal |
| Semaphore Logic* | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\underset{\mathrm{Hi}-\mathrm{Z}}{\mathrm{H}}$ | - |

*Inputs Signals are for Semaphore Flags set and test (Write and Read) operations


Note:

1. All $\mathrm{V}_{\mathrm{cc}}$ pins have to be connected to power supply.
2. All GND pins have to be connected ground supply.

## ORDERING INFORMATION



| Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) |  |
| Compliant to MIL-STD-883, Method 5004, Class B |  |
| 84-pin Plastic PGA 84-pin PGA | Commercial Only |
| $\left.\begin{array}{l}\text { Commercial Only } \\ \text { Commercial Only } \\ \end{array}\right\}$ Speed in Nanoseconds |  |
|  |  |
| Standard Power |  |
| Low Power |  |
| $64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ Dual-Port RAM |  |

## FEATURES:

- High-speed access
- Military: 45/55/70/90/100/120ns (max.)
- Commercial: 35/45/55/70/90/100ns (max.)
- Low-power operation
- IDT7005S

Active: ---mW (typ.)
Standby: ---mW (typ.)

- IDT7005L

Active: ---mW (typ.)
Standby: ---mW (typ.)

- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave chip select when cascading more than one device
- On-chip port arbitration logic
- Versatile pin-select for Master or Slave
$\mathrm{M} / \mathrm{S}=\mathrm{H}$ for BUSY output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- NTT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Fully asychronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 68-pin PGA


## DESCRIPTION:

The IDT7005 is a high-speed $8 \mathrm{~K} \times 8$ dual-port static RAM. The IDT7005 is designed to be used as a stand-alone 64K-bit dual-port RAM or as a combination MASTER/SLAVE dual-port RAM for 16 -bit-or-more word width systems. Using the IDT MASTER/ SLAVE dual-port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 35 ns . Low-power ( L ) versions offer battery backup data retention capability with each port typically consuming $---\mu \mathrm{W}$ from a 2 V battery.

The IDT7005 is packaged in plastic as well as ceramic 68 -pin PGA, 68-pin PLCC, and 68-pin LCC. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, method 5004.

## FUNCTIONAL BLOCK DIAGRAM

## NOTE:



1. (MASTER): BUSY is output.
(SLAVE): BUSY is input.
CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN NAMES

| LEFT PORT | RIGHT PORT | NAMES |
| :---: | :---: | :---: |
| CEL | $\overline{C E}_{\text {R }}$ | Chip Enable |
| $\mathrm{R} / \mathrm{W}_{\mathrm{L}}$ | $\mathrm{R} / \mathrm{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\mathrm{O}} \mathrm{L}_{\text {L }}$ | $\bar{O} E_{R}$ | Output Enable |
| $\mathrm{A}_{0 \mathrm{~L}-12 \mathrm{~L}}$ | $\mathrm{A}_{0 \text { R-12R }}$ | Address |
| $1 / O_{0 L-7 L}$ | $1 / O_{0 R-7 R}$ | Data Input/Output. |
| $\operatorname{SEM}_{\mathrm{L}}$ | $\mathrm{SEM}_{\mathrm{R}}$ | Semaphore Enable |
| $\mathbb{N T}_{L}$ | $\mathrm{NT}_{\text {R }}$ | Interrupt Flag |
| BUSPL | BUSY ${ }_{\text {R }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |

11

10


06


04
03

02

01
TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| INPUTS ${ }^{(1)}$ |  |  |  | OUTPUTS | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CE | R/W | OE | SEM | $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ |  |
| H | X | X | H | Hi-Z | Deselected: Power Down |
| H | H | L | L | DATAout | Read Data in Sema. Flag |
| X | X | H | X | $\mathrm{Hi}-\mathrm{Z}$ | Outputs Disabled |
| H | F | X | L | DATAIN | Write Dino into Sema. Flag |
| L | H | L | H | DATA ${ }_{\text {OUT }}$ | Read Memory |
| L | L | X | H | DATA $_{\text {IN }}$ | Write to Memory |
| L | X | X | L | - | Not Allowed |

Note:

1. $A_{O L}-A_{12 L} \neq A_{O R}-A_{12 R}$

## TRUTH TABLE: ARBITRATION OPTIONS

| OPTIONS | INPUTS |  |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CE | M/S | SEM | BUSY | INT |
| Busy Logic Master | L | H | H | Output <br> Signal | - |
| Busy Logic Slave | L | L | H | Input <br> Signal | - |
| Interrupt Logic | L | X | H | - | Output <br> Signal |
| Semaphore Logic* | H | H |  |  |  |
| H | L | H <br> Li-Z | - |  |  |

[^4]|  | $\begin{array}{r} 51 \\ A_{5 L} \end{array}$ | $\begin{array}{r} 50 \\ A_{4 L} \end{array}$ | $\begin{array}{r} 48 \\ A_{2 L} \end{array}$ | $\begin{array}{\|c} 46 \\ A_{o l} \end{array}$ | BUST | $M{ }^{42}$ | $\mathbb{N T}_{\mathrm{R}}^{40}$ | $A_{1 R}^{38}$ | $\begin{array}{r} 38 \\ A_{3 R} \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} 53 \\ A_{7 L} \end{array}$ | $\begin{gathered} 52 \\ A_{6 L} \end{gathered}$ | $\begin{array}{r} 49 \\ A_{3 L} \end{array}$ | $\begin{array}{r} 47 \\ A_{1 L} \end{array}$ | $\begin{array}{\|c\|} \hline 45 \\ \hline \mathrm{NT}_{\mathrm{L}} \\ \hline \end{array}$ | $\begin{array}{r} 43 \\ \hline \text { GND } \end{array}$ | $\overline{41}$ | $\mathrm{A}_{O R}^{39}$ | $\begin{array}{r} 37 \\ A_{2 R} \end{array}$ | $A_{4 R}^{35}$ | $\begin{array}{r} 34 \\ A_{5 R} \end{array}$ |
| $\begin{array}{r} 55 \\ A_{g L} \end{array}$ | $\begin{gathered} 54 \\ A_{8 L} \end{gathered}$ | $\begin{gathered} 7005 \\ 8 K \times 8 \text { DPR } \\ \text { IN } 68 \text {-PIN PGA } \end{gathered}$ |  |  |  |  |  |  | $\begin{array}{r} 32 \\ A_{7 R} \end{array}$ | $\begin{array}{r} 33 \\ A_{6 R} \end{array}$ |
| $\begin{array}{r} 57 \\ A_{112} \end{array}$ | $\begin{gathered} 58 \\ \mathrm{~A}_{10 \mathrm{~L}} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{array}{r} 30 \\ A_{9 R} \end{array}$ | $\begin{array}{\|c\|} \hline A_{8 R} \end{array}$ |
| $v_{c c}^{59}$ | $\begin{array}{\|c\|} \hline A_{12 L}^{58} \\ \hline \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 28 \\ A_{11 R} \\ \hline \end{array}$ | $\mathrm{A}_{10 \mathrm{Ca}}$ |
| $N C^{61}$ | $\begin{array}{r} 60 \\ N C \end{array}$ |  |  |  |  |  |  |  | $\begin{gathered} 28 \\ \text { GND } \end{gathered}$ | $\begin{gathered} 27 \\ A_{12 R} \end{gathered}$ |
| $\begin{array}{\|c\|} \hline 63 \\ \text { SEM }_{\mathrm{L}} \\ \hline \end{array}$ | $\begin{array}{r\|} \hline 62 \\ C E_{L} \\ \hline \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 24 \\ N C C \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline 25 \\ N C \end{array}$ |
| $\begin{array}{\|c\|} \hline 65 \\ \hline E_{L} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 64 \\ \mathrm{R} / \boldsymbol{N}_{\mathrm{L}} \\ \hline \end{array}$ |  |  |  |  |  |  |  | $\mathrm{SEM}_{\mathrm{P}}$ | $\frac{23}{C E_{R}}$ |
| $\begin{array}{\|r\|} \hline 67 \\ \hline 1 / O_{0 \mathrm{~L}} \\ \hline \end{array}$ | $\begin{array}{r} 66 \\ N C \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{r} 20 \\ \hline E_{R} \end{array}$ | $\begin{array}{\|r\|} \hline 21 \\ \mathrm{R} / \mathcal{W}_{\mathrm{R}} \end{array}$ |
| $\begin{array}{\|c\|} \hline 68 \\ \hline 1 / 0_{12} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 1 \\ 1 / O_{2 L} \\ \hline \end{array}$ | $1 / 0_{4 L}^{3}$ | $\begin{array}{r} 5 \\ \text { GND } \end{array}$ | $\begin{array}{\|c\|} \hline 7 \\ 1 / O_{72} \\ \hline \end{array}$ | GND | $\begin{array}{\|l\|} 11 \\ \hline 1 / O_{1 R} \\ \hline \end{array}$ | $\begin{aligned} & { }^{13} \\ & v_{c c} \end{aligned}$ | $\begin{array}{\|c\|} 15 \\ 1 / O_{4 R} \end{array}$ | $\begin{array}{\|c\|} \hline 18 \\ 1 / O_{7 R} \\ \hline \end{array}$ | $\begin{gathered} 19 \\ N C^{1} \end{gathered}$ |
|  | $\begin{array}{\|c\|} \hline 2 \\ 1 / O_{3 L} \end{array}$ | $1 / 0_{5 L}^{4}$ | $\begin{array}{\|c\|} \hline 6 \\ 1 / O_{6 L} \end{array}$ | $\begin{array}{\|c} 8 \\ v_{c c} \end{array}$ | $\begin{array}{\|r\|} \hline 10 \\ \hline 1 / O_{0 R} \\ \hline \end{array}$ | $1 / \mathrm{O}_{2 \mathrm{LR}}^{12}$ | 1/14 ${ }^{14}$ | $1 / 0_{5 R}^{16}$ | $1 / \mathrm{O}_{68}^{17}$ |  |
| A | B | C | D | E | F | G | H | $J$ | K | L |
|  | 68-PIN PGA TOP VIEW |  |  |  |  |  |  |  |  |  |

## Note:

1. All $V_{c c}$ pins have to be connected to power supply.
2. All GND pins have to be connected to ground supply.

ORDERING INFORMATION


Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Method 5004, Class B
68-pin Plastic PGA Commercial Only 68-pin PGA

Commercial Only

Military Only
Standard Power
Low Power
64K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM

## FEATURES:

- High-speed access
- Military: 45/55/70/90ns (max.)
- Commercial: 30/35/45/55/70/90ns (max.)
- Low-power operation
- IDT7025S

Active: ---mW (typ.)
Standby: --mW (typ.)

- IDT7025L

Active: ---mW (typ.)
Standby: ---mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave chip select when cascading more than one device
- On-chip port arbitration logic
- Versatile Pin-Select for Master or Slave:
$M / \bar{S}=H$ for BUSY output flag on Master
$M / \bar{S}=\mathrm{L}$ for $\overline{\mathrm{BUSY}}$ input on Slave
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Fully asychronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 84-pin PGA


## DESCRIPTION:

The IDT7025 is a high-speed $8 \mathrm{~K} \times 16$ dual-port static RAM. The IDT7025 is designed to be used as a stand-alone 128K-bit dualport RAM or as a combination MASTER/SLAVE dual-port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32 bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 30 ns . Low-power ( L ) versions offer battery backup data retention capability with each port typically consuming --- WW from a 2 V battery.

The IDT7025 is packaged in plastic as well as ceramic 84-pin PGA and 84-pin quad flatpack. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, method 5004.

## FUNCTIONAL BLOCK DIAGRAM



1. (MASTER): $\overline{B U S Y}$ is output, (SLAVE): $\overline{B U S Y}$ is input.
2. $L B=$ Lower Byte. $U B=$ Upper Byte.

CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN NAMES

| LEFT PORT | RIGHT PORT | NAMES |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}^{\text {L }}$ | $\mathrm{CE}_{\text {R }}$ | Chip Enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}^{\prime}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| A0L-12L | $\mathrm{A}_{0 \text { R-12R }}$ | Address |
| $1 / \mathrm{O}_{0 \mathrm{~L}-15 \mathrm{~L}}$ | $1 / O_{\text {OR-15R }}$ | Data Input/Output |
| $\overline{S E M}_{L}$ | $\overline{S E M}_{\text {R }}$ | Semaphore Enable |
| $\mathrm{UB}_{\mathrm{L}}$ | $\mathrm{UB}_{\mathrm{R}}$ | Upper Bit Select |
| $\overline{L B}_{\text {L }}$ | $\overline{L B}_{\text {R }}$ | Lower Bit Select |
| $\mathbb{N T}_{L}$ | $\mathrm{NT}_{\text {R }}$ | Interrupt Flag |
| $\overline{B U S Y}_{L}$ | BUSY $_{\text {R }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| $V_{C C}$ |  | Power |
| GND |  | Ground |

 E ${ }_{84-\mathrm{PIN} \text { PGA }}{ }^{\mathrm{G}}$
TOP VIEW
Note:

1. All $V_{C C}$ pins have to be connected to power supply.
2. All GND pins have to be connected to ground supply.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| INPUTS (1) |  |  |  |  |  | OUTPUTS |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CE }}$ | R/W | $\overline{O E}$ | UE | LB | $\overline{\text { SEM }}$ | $1 / O_{8}-1 / O_{15}$ | $1 / \mathrm{O}_{0}-1 / O_{7}$ |  |
| H | X | X | X | X | H | Hi-Z | Hi-Z | Deselected: Power Down |
| X | X | X | H | H | H | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Deselected: Power Down |
| L | L | X | L | H | H | DATA $_{\text {IN }}$ | $\mathrm{Hi}-\mathrm{Z}$ | Write to Upper Byte Only |
| L | L | X | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAIn | Write to Lower Byte Only |
| L | L | X | L | L | H | DATA $_{\text {IN }}$ | DATA ${ }_{\text {IN }}$ | Write to Both Bytes |
| L | H | L | L | H | H | DATA out | $\mathrm{Hi}-\mathrm{Z}$ | Read Upper Byte Only |
| L | H | L | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATA ${ }_{\text {OUt }}$ | DATA OUT | Read Both Bytes |
| X | X | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Outputs Disabled |
| H | H | L | X | X | L | DATA ${ }_{\text {Out }}$ | DATAOUT | Read Data in Sema. Flag |
| X | H | L | H | H | L | DATA ${ }_{\text {out }}$ | DATA ${ }_{\text {out }}$ | Read Data in Sema. Flag |
| H | $\sim$ | X | X | X | L | DATA ${ }_{\text {IN }}$ | DATAIN | Write Dino into Sema. Flag |
| X | $\underline{T}$ | X | H | H | L | DATAIN | DATAIN | Write Dino into Sema. Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## Note:

1. $A_{O L}-A_{12 L} \neq A_{O R}-A_{12 R}$

TRUTH TABLE: ARBITRATION OPTIONS

| OPTIONS | INPUTS |  |  |  |  |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { CE }}$ | $\overline{U B}$ | $\overline{\text { LB }}$ | M/ $\bar{S}$ | $\overline{\text { SEM }}$ | BUSY | INT |  |
| Busy Logic Master | L | X | L | H | H | Output | - |  |
|  | L | X | L | L | H | Input |  |  |
|  | L | L | X | L | H | Signal | - |  |
| Interrupt Logic | L | X | L | X | H | - | Output |  |
|  | L | L | X | X | H |  | Signal |  |
| Semaphore Logic* | H | X | X | H | L | H |  |  |

[^5]
## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Method 5004, Class B
$\begin{aligned} & \text { 84-pin Plastic PGA Commercial Only } \\ & \text { 84-pin PGA } \\ & \left.\begin{array}{l}\text { Commercial Only } \\ \text { Commercial Only }\end{array}\right\} \text { Speed in Nanoseconds }\end{aligned}$

[^6]
## ADVANCE INFORMATION IDT 7006

## FEATURES:

- High-speed access
- Military: 45/55/70/90/100/120ns (max.)
- Commercial: 35/45/55/70/90/100ns (max.)
- Low-power operation
- IDT7006S

Active: ---mW (typ.)
Standby: ---mW (typ.)

- IDT7006L

Active: ---mW (typ.)
Standby: ---mW (typ.)

- IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave chip select when cascading more than one device
- On-chip port arbitration logic
- Versatile pin-select for Master or Slave:
$M / \bar{S}=\mathrm{H}$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Fully asychronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 68-pin PGA


## DESCRIPTION:

The IDT7006 is a high-speed $16 \mathrm{~K} \times 8$ dual-port static RAM. The IDT7006 is designed to be used as a stand-alone 128 K -bit dualport RAM or as a combination MASTER/SLAVE dual-port RAM for 16-bit-or-more word width systems. Using the IDT MASTER/ SLAVE dual-port RAM approach in 16 bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only ---mW of power at maximum access times as fast as 35 ns . Low-power (L) versions offer battery backup data retention capability with each port typically consuming --- $\mu \mathrm{W}$ from a 2 V battery.

The IDT7006 is packaged in plastic as well as ceramic 68-pin PGA, 68 -pin LCC, and 68 -pin PLCC. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, method 5004.

## FUNCTIONAL BLOCK DIAGRAM



NOTE:

1. (MASTER): BUSY is output.
(SLAVE): BUSY is input.
CEMOS is a trademark of IntegratedDevice Technology, Inc.

## PIN NAMES

| LEFT PORT | RIGHT PORT | NAMES |
| :---: | :---: | :---: |
| $\mathrm{CE}_{\mathrm{L}}$ | $\mathrm{CE}_{\mathrm{R}}$ | Chip Enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \mathrm{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\bar{O} \mathrm{E}_{\mathrm{L}}$ | $\overline{\mathrm{O}} \mathrm{E}_{\mathrm{R}}$ | Output Enable |
| A0L-13L | $\mathrm{A}_{\text {OR-13R }}$ | Address |
| $1 / O_{0 L-7 L}$ | $1 / \mathrm{O}_{\text {OR-7R }}$ | Data Input/Output |
| $\mathrm{SEM}_{L}$ | $\overline{S E M}_{\text {R }}$ | Semaphore Enable |
| $\mathrm{NT}_{\text {L }}$ | $\mathrm{INT}_{\text {R }}$ | Interrupt Flag |
| BUSYL | BUSYR $^{\text {R }}$ | Busy Flag |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |
| M/S |  | Master or Slave Select |

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| InPUTS ${ }^{(1)}$ |  |  |  | OUTPUTS | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CE | R/W | OE | SEM | $1 / O_{0}-1 / O_{7}$ |  |
| H | X | x | H | $\mathrm{Hi}-\mathrm{Z}$ | Deselected: Power Down |
| H | H | L | L | DATAOUT | Read Data in Sema. Flag |
| X | X | H | X | Hi-Z | Outputs Disabled |
| H | $\underline{5}$ | X | L | DATA $_{\text {IN }}$ | Write Dinointo Sema. Flag |
| L | H | L | H | DATA $_{\text {out }}$ | Read Memory |
| L | L | X | H | DATA $_{\text {IN }}$ | Write to Memory |
| L | X | X | L | - | Not Allowed |

Note:

1. $A_{O L}-A_{13 R} \neq A_{O R}-A_{13 R}$

TRUTH TABLE: ARBITRATION OPTIONS

| OPTIONS | INPUTS |  |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CE | M/S | SEM | BUSY | INT |
| Busy Logic Master | L | H | H | Output <br> Signal | - |
| Busy Logic Slave | L | L | H | Input <br> Signal | - |
| Interrupt Logic | L | X | H | - | Output <br> Signal |
| Semaphore Logic* | H <br> H | H <br> L | L | H <br> Hi-Z | - |

*Inputs Signals are for Semaphore Flags set and test (Write and Read) operations

## $\begin{array}{lllllllllll}\text { A } & \text { B } & \text { C } & \text { D } & \text { E } & F & G & H & J & K & L\end{array}$ 68-PIN PGA TOP VIEW

## Note:

1. All $\mathrm{V}_{\mathrm{cc}}$ pins have to be connected to power supply.
2. All GND pins have to be connected to ground supply.

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Method 5004, Class B
68-pin Plastic PGA Commercial Only 68 -pin PGA


Standard Power Low Power

128K (16K x 8) Dual-Port RAM

## FEATURES:

- High-speed access
- Military: 30/35/45ns (max.)
- Commercial: 25/30/35/45ns (max.)
- Low-power operation
- IDT7050S

Active: ---mW (typ.)
Standby: ---mW (typ.)

- IDT7050L

Active: ---mW (typ.)
Standby: ---mW (typ.)

- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{B U S Y}$ input to control write-inhibit for each of the four ports
- Battery backup operation-2V data retention
- TTL-compatible; single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7050 is a high-speed $1 \mathrm{~K} \times 8$ four-port static RAM designed to be used in systems where multiple access in a common RAM is required. This four-port static RAM offers increased system performance in multiprocessed systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7050 is also an extremely high-speed $1 \mathrm{~K} \times 8$ four-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same four-port RAM location.

The IDT7050 provides four independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these four ports typically operate on only ---mW of power at maximum access times as fast as $25 n \mathrm{n}$. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming --- $\mu \mathrm{W}$ from a 2 V battery.

The IDT7050 is packaged in either a ceramic or plastic 108-pin PGA and 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS

| SYMBOL | PIN NAME |
| :---: | :---: |
| A0 P1-A9 P1 | Address Lines - Port 1 |
| A0 P2-A9 P2 | Address Lines - Port 2 |
| A0 P3-A9 P3 | Address Lines - Port 3 |
| A0 P4-A9 P4 | Address Lines - Port 4 |
| I/O0 P1-I/O7 P1 | Data 1/O - Port 1 |
| I/O0 P2 - I/O7 P2 | Data 1/O-Port 2 |
| 1/00 P3-1/07 P3 | Data 1/O-Port 3 |
| I/O0 P4-I/O7 P4 | Data 1/O - Port 4 |
| R/W P1 | Read/Write - Port 1 |
| R/W P2 | Read/Write - Port 2 |
| R/W P3 | Read/Write - Port 3 |
| R/W P4 | Read/Write - Port 4 |
| GND | Ground |
| CE P1 | Chip Enable - Port 1 |
| CE P2 | Chip Enable - Port 2 |
| $\overline{\text { CE P3 }}$ | Chip Enable - Port 3 |
| $\overline{\text { CE P4 }}$ | Chip Enable - Port 4 |
| $\overline{O E P 1}$ | Output Enable - Port 1 |
| $\overline{\mathrm{OE}} \mathrm{P} 2$ | Output Enable - Port 2 |
| OE P3 | Output Enable - Port 3 |
| OE P4 | Output Enable - Port 4 |
| BUSY P1 | Write Disable - Port 1 |
| BUSY P2 | Write Disable - Port 2 |
| BUSY P3 | Write Disable - Port 3 |
| BUSY P4 | Write Disable - Port 4 |
| Vcc | Power |
| GND | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| louT | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

NOTES:

| 81 R/W P2 | $\begin{aligned} & 80 \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \hline 77 \\ & \text { A7 } \\ & \text { P2 } \end{aligned}$ | $\begin{gathered} 74 \\ \text { A5 } \\ \text { P2 } \end{gathered}$ | $\begin{gathered} 72 \\ \text { A3 } \\ \text { P2 } \end{gathered}$ | $\begin{array}{\|c} \hline 69 \\ \text { A0 } \\ \mathrm{P} 2 \end{array}$ | $\begin{gathered} 68 \\ A 0 \\ P 3 \end{gathered}$ | $\begin{gathered} \hline 65 \\ \text { A3 } \\ \text { P3 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 63 \\ \text { A5 } \\ \text { P3 } \end{gathered}$ | $\begin{gathered} \hline 60 \\ \text { A7 } \\ \text { P3 } \end{gathered}$ | $\begin{aligned} & 57 \\ & N C \end{aligned}$ | 54 R/W P3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 84 BUSY P2 | $\frac{83}{O E} \mathrm{P} 2$ | $\begin{gathered} \hline 78 \\ \text { A8 } \\ \text { P2 } \\ \hline \end{gathered}$ | $\begin{array}{\|l} \hline 76 \\ \mathrm{NC} \end{array}$ | $\begin{gathered} \hline 73 \\ \text { A4 } \\ \text { P2 } \\ \hline \end{gathered}$ | $\begin{array}{\|r} \hline 70 \\ \text { A1 } \\ \text { P2 } \\ \hline \end{array}$ | $\begin{gathered} \hline 67 \\ \text { A1 } \\ \text { P3 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 64 \\ \text { A4 } \\ \text { P3 } \\ \hline \end{gathered}$ | ${ }^{61}$ | $\begin{gathered} 59 \\ \text { A8 } \\ \text { P3 } \end{gathered}$ | $\frac{56}{O E P 3}$ | $\begin{array}{\|c\|} \hline 53 \\ \hline \mathrm{BUSY} \\ \mathrm{P} 3 \\ \hline \end{array}$ |
| $\begin{array}{r} 87 \\ \text { A2 } \\ \text { R1 } \end{array}$ | $\begin{array}{\|l\|} \hline 86 \\ \text { A1 } \\ \text { Pit } \\ \hline \end{array}$ | $\frac{82}{C E} \text { P2 }$ | $\begin{gathered} \hline 79 \\ \text { A9 } \\ \text { P2 } \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline 75 \\ \text { A6 } \\ \text { P2 } \\ \hline \end{array}$ | $\begin{array}{r} 71 \\ \text { A2 } \\ \mathrm{P} 2 \\ \hline \end{array}$ | $\begin{gathered} \hline 66 \\ \text { A2 } \\ \text { P3 } \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline 62 \\ \text { A6 } \\ \text { P3 } \\ \hline \end{array}$ | $\begin{array}{r} \hline 58 \\ \text { A9 } \\ \text { P3 } \\ \hline \end{array}$ | $55$ | $\begin{array}{r} 51 \\ \text { A1 } \\ \text { P4 } \\ \hline \end{array}$ | $\begin{array}{r} 50 \\ \mathrm{~A} 2 \\ \mathrm{P} 4 \\ \hline \end{array}$ |
| $\begin{gathered} 90 \\ \text { A5 } \\ \text { P1 } \end{gathered}$ | $\begin{aligned} & 88 \\ & \text { A3 } \\ & \text { P1: } \end{aligned}$ | $\begin{aligned} & 85 \\ & \mathrm{AO} \\ & \text { P1 } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & 52 \\ & \text { AO } \\ & P 4 \end{aligned}$ | $\begin{aligned} & 49 \\ & \text { A3 } \\ & \text { P4 } \end{aligned}$ | $\begin{aligned} & \hline 47 . \\ & \text { A5 } \\ & \text { P4 } \end{aligned}$ |
| $92 \mathrm{NC}$ | $\begin{aligned} & \text { 91, } \\ & \text { A6 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 89 \\ & \mathrm{A4} \\ & \mathrm{P} 1 \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \hline 48 \\ & \mathrm{~A} 4 \\ & \mathrm{P} 4 \end{aligned}$ | $\begin{array}{r} 46 \\ \text { A6 } \\ \hline \text { P4 } \end{array}$ | $\begin{aligned} & 45 \\ & \mathrm{NC} \end{aligned}$ |
| $\begin{array}{\|l\|} \hline \text { A8 } \\ \text { P1 } \end{array}$ | $\begin{array}{r} 94 \\ \text { A7 } \\ \hline \text { P1 } \end{array}$ | $\begin{aligned} & 93 \\ & V_{c c} \end{aligned}$ |  |  | $\begin{array}{r} \text { IDT } \\ 108 \mathrm{~F} \end{array}$ | $\begin{aligned} & 7050 \\ & \text { in PGA } \end{aligned}$ |  |  | $\begin{aligned} & 44 \\ & \text { GND } \end{aligned}$ | $\begin{gathered} 43 \\ A 7 \\ P 4 \end{gathered}$ | $\begin{aligned} & 42 \\ & \mathrm{AB} \\ & \mathrm{P} 4 \end{aligned}$ |
| $\begin{gathered} 96 \text { A9 } \\ \mathrm{PI} \end{gathered}$ | $\begin{aligned} & 97 \\ & \mathrm{NC} \end{aligned}$ | CER1 |  |  | TOP | VIEW |  |  | CEP4 | $\begin{gathered} 40 \\ \mathrm{NC} \end{gathered}$ | $\begin{array}{r} 41 \\ \text { A9 } \\ \text { P4 } \end{array}$ |
| 99 R/W P1. | $\begin{array}{\|c} 100 \\ \text { OE } \\ \text { P1 } \end{array}$ | $\begin{aligned} & 102 \\ & 1 / 00 \\ & \text { P1 } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & 35 \\ & \mathrm{~V}_{\mathrm{ss}} \end{aligned}$ | OEP4 | 38 R/W P4 |
| $\left\lvert\, \begin{array}{\|l\|} \hline 101 \\ \hline \text { BUSY } \\ \hline \end{array}\right.$ P1 | $\begin{aligned} & 103 \\ & \text { I/O1 } \\ & \text { P1 } \end{aligned}$ | $\begin{aligned} & 106 \\ & \text { GND } \end{aligned}$ |  |  |  |  |  |  | $31$ GND | $\begin{gathered} 34 \\ 1 / \mathrm{O} 7 \\ \mathrm{P} 4 \end{gathered}$ | $\begin{gathered} 36 \\ \text { BUSY } \\ \text { P4 } \end{gathered}$ |
| $\begin{aligned} & 104 \\ & 1 / 02 \\ & \mathrm{Pi} \end{aligned}$ | $\begin{array}{\|c\|} 105 \\ 1 / 03 \\ \mathrm{P} 1 \end{array}$ | $\begin{aligned} & 1 / 06 \\ & \mathrm{Py} \end{aligned}$ | $\frac{4}{V_{c c}}$ | 8 GND | $12$ | $\begin{gathered} 17 \\ V_{\mathrm{cc}} \end{gathered}$ | $\begin{aligned} & 21 \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 25 \\ & V_{c c} \end{aligned}$ | $\begin{aligned} & 28 \\ & 1 / 02 \\ & \mathrm{P4} 4 \end{aligned}$ | $\begin{gathered} 32 \\ \mathrm{P} / \mathrm{O} 5 \end{gathered}$ | $\begin{aligned} & 33 \\ & 1 / 06 \\ & \mathrm{P4} \end{aligned}$ |
| $\begin{array}{\|l\|} \hline 107 \\ 1 / 04 \\ \mathrm{P} 1 \end{array}$ | 2 1/07 P1 | $\begin{aligned} & \hline 5 \\ & \text { I/OO } \\ & \text { P2 } \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 7 \\ \mathrm{l} / \mathrm{O} 2 \\ \mathrm{P} 2 \\ \hline \end{array}$ | $\begin{aligned} & 10 \\ & \mathrm{l} / \mathrm{O} 4 \\ & \mathrm{P} 2 \\ & \hline \end{aligned}$ | $\begin{gathered} 13 \\ \text { I/O6 } \\ \text { P2 } \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline 16 \\ \mathrm{I} / \mathrm{O} 1 \\ \mathrm{P} 3 \\ \hline \end{array}$ | $\begin{aligned} & \hline 19 \\ & \text { l/O3 } \\ & \text { P3 } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 22 \\ \text { l/O5 } \\ \text { P3 } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 24 \\ & \text { 1/O7 } \\ & \text { P3 } \\ & \hline \end{aligned}$ | $\begin{gathered} 29 \\ 1 / \mathrm{O} 3 \\ \mathrm{P4} \end{gathered}$ | $\begin{aligned} & 30 \\ & 1 / 04 \\ & \mathrm{P4} \end{aligned}$ |
| $\begin{gathered} 108 \\ \mathrm{P}, \mathrm{O} \end{gathered}$ | $\begin{array}{\|l} \hline 3 \\ \mathrm{NC} \end{array}$ | $\begin{aligned} & \hline 6 \\ & \mathrm{I} / \mathrm{O} 1 \\ & \mathrm{P} 2 \end{aligned}$ | $\begin{aligned} & \hline 9 \\ & 1 / \mathrm{O3} \\ & \mathrm{P} 2 \end{aligned}$ | $\begin{aligned} & \text { 11 } \\ & \text { 1/O5 } \\ & \text { P2 } \end{aligned}$ | $\begin{array}{\|c} \hline 14 \\ \mathrm{I} / \mathrm{O} 7 \\ \mathrm{P} 2 \end{array}$ | $\begin{aligned} & 15 \\ & 1 / O 0 \\ & \text { P3 } \end{aligned}$ | $\begin{aligned} & \hline 18 \\ & 1 / \mathrm{O} 2 \\ & \mathrm{P} 3 \end{aligned}$ | $\begin{aligned} & \hline 20 \\ & 1 / \mathrm{O4} \\ & \mathrm{P} 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 23 \\ & \text { 1/O6 } \\ & \text { P3 } \end{aligned}$ | $\begin{aligned} & 26 \\ & 1 / 00 \\ & \mathrm{P} 4 \end{aligned}$ | $\begin{aligned} & 27 \\ & 1 / 01 \\ & \mathrm{P4} \end{aligned}$ |

1. All $V_{C C}$ pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.

## CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 11 | PF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 11 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {Cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{LL}}$ (min.) $=-3.0 \mathrm{~V}$ for puise width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7050S |  | IDT7050L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\\|_{1}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\mathrm{L}} \mathrm{l}$ | Output Leakage Current | $\overline{C E}=V_{1 H} \cdot V_{\text {OUT }}=O V$ to $V_{C C}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,2)}\left(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION |  | IDT7050x25 ${ }^{(3)}$ |  | IDT7050x30 |  | IDT7050x35 |  | IDT7050x45 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MAX. | TYP | MAX. | TYP | MAX. | TYP. | MAX. |  |
| $\mathrm{lcCl}_{1}$ | Operating Power Supply Current (All Ports Active) | $\begin{aligned} & \overline{C E}=V_{i L} \\ & \text { Outputs Open } \\ & f=0^{(4)} \end{aligned}$ | MIL. | L | - | - | - | $\begin{aligned} & 360 \\ & 300 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | - | $\begin{array}{r} 360 \\ 300 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. | L | - | $\begin{array}{r} \hline 300 \\ 250 \\ \hline \end{array}$ | - | 300 250 | - | 300 250 | - | $\begin{array}{r} 300 \\ 250 \\ \hline \end{array}$ |  |
| $\mathrm{l}_{\mathrm{c} 2}$ | Dynamic Operating Current (All Ports Active) | $\begin{aligned} & \overline{C E}=V_{l L} \\ & \text { Outputs Open } \\ & f=f_{\text {MAX }}{ }^{(5)} \end{aligned}$ | MIL. | S | - | - | - | $400$ | - | $395$ | - | $390$ | mA |
|  |  |  | COM'L. | S | - | $\begin{array}{r} 350 \\ 295 \\ \hline \end{array}$ | - | $\begin{aligned} & 340 \\ & 385 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 335 \\ & 380 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 330 \\ & 375 \\ & 275 \end{aligned}$ |  |
| $1_{\text {se }}$ | Standby Current (All Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E} \geq V_{I H} \\ & f=f_{\text {MAX }}{ }^{(5)} \end{aligned}$ | MIL. | L | - | - | - | $\begin{gathered} 115 \\ 85 \\ \hline \end{gathered}$ | - | $\begin{array}{r} 110 \\ 80 \\ \hline \end{array}$ | - | $\begin{aligned} & 105 \\ & 75 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. | L | - | $\begin{aligned} & 85 \\ & 70 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 80 \\ 65 \\ \hline \end{array}$ | - | $\begin{array}{r} 75 \\ -60 \\ \hline \end{array}$ | - | 70 55 |  |
| ${ }_{\text {SB1 }}$ | Full Standby Current (Both Ports - All CMOS Level Inputs) | All Ports$\begin{aligned} & \overline{C E} \geq V_{C C}-0.2 V \\ & V_{I N} \geq V_{C C}-0.2 V \text { or } \\ & V_{I N} \leq 0.2 V, f=0^{(4)} \end{aligned}$ | MIL. | S | - | - | - | $\begin{aligned} & 15 \\ & 4.5 \end{aligned}$ | - | $\begin{array}{r} 15 \\ 4.5 \\ \hline \end{array}$ | - | $\begin{array}{r} 15 \\ 4.5 \\ \hline \end{array}$ | mA |
|  |  |  | COM’L. | S | - | $\begin{gathered} 5 \\ 1.5 \end{gathered}$ | - | $\begin{gathered} 5 \\ 1.5 \end{gathered}$ | - | $\begin{gathered} 5 \\ 1.5 \end{gathered}$ | - | 5 <br> 1.5 |  |

## NOTES:

1. " $x$ " in part number indicates power rating ( S or L ).
2. $V_{C C}=5 V, T_{A}=+25^{\circ} \mathrm{C}$ for TYP.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
4. $\mathbf{f}=0$ means no address or control lines change.
5. At $f=f_{\text {MAX }}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 /$ tBC' and using "AC Test Conditions" of input levels of GND to 3 V .

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES ${ }^{(1)}$
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{1}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $V_{\text {cc }}$ for Data Retention | $\begin{aligned} & V_{C C}=2 V \\ & \overline{C E} \geq V_{H C} \\ & V_{I N} \geq V_{H C} \text { or } \leq V_{L C} \end{aligned}$ |  | 2.0 | - | - | $V$ |
| $I_{\text {cCDR }}$ | Data Retention Current |  | MIL. | - | - | 1800 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | - | 600 |  |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $t^{\mathrm{C}^{(2)}}$ | - | - | ns |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{\mathrm{RC}}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW $\mathrm{V}_{\mathrm{Cc}}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{WZ}}, \mathrm{t}_{\mathrm{ow}}$ )
*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| SYMBOL | .. PARAMETER | $\begin{aligned} & \text { IDT7 } \\ & \text { IDT7 } \\ & \text { Nand } \end{aligned}$ | $\begin{aligned} & 5(3,3) \\ & 5(1,3) \\ & \text { MAX. } \end{aligned}$ | $\begin{aligned} \text { IDT } \\ \text { IDT } \\ \text { MIN. } \end{aligned}$ | $\begin{aligned} & \text { S30 } \\ & \text { L30 } \\ & \text { MAX. } \end{aligned}$ | $\begin{array}{r} \text { ID7 } \\ \text { ID1 } \\ \text { MIN. } \end{array}$ | $\begin{aligned} & 335 \\ & .35 \\ & \text { MAX. } \end{aligned}$ | $\begin{gathered} \text { ID } \\ \text { ID } \\ \text { MIN. } \end{gathered}$ | $\begin{aligned} & 45 \\ & 45 \\ & \text { MXX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {toH }}$ | Output Hold From Address Change | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{Lz}}$ | Output Low Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| $t_{\text {Hz }}$ | Output High $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| $t_{\text {PU }}$ | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 30 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1 , EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{L L}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{L L}$

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT7050S25(7) } \\ & \text { IDT7050L25(7) } \end{aligned}$ | $\begin{aligned} & \text { IDT7050S30 } \\ & \text { IDT7050L30 } \end{aligned}$ | $\begin{aligned} & \text { IDT7050S35 } \\ & \text { IDT7050L35 } \end{aligned}$ | IDT7050S45 IDT7050L45 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. | MIN. MAX. | MIN. MAX. | MIN. MAX. |  |


| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {wc }}$ | Write Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| $\mathrm{t}_{\mathrm{EW}}$ | Chip Enable to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width ${ }^{(3)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {W }}$ WR | Write Recovery Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {dw }}$ | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\mathrm{HZ}}$ | Output High $\mathbf{Z}$ Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}$ WZ | Write Enabled to Output in High Z(1,2) | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\text {ow }}$ | Output Active From End of Write ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WDD }}$ | Write Pulse to Data Delay ${ }^{(4)}$ | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Delay(4) | - | 30 | - | 35 | - | 40 | - | 45 | ns |


| $t_{\text {WB }}$ - | Write to Busy ${ }^{(5)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {WHH }}$ | Write Hold After $\overline{\text { Busy }}{ }^{(6)}$ | 15 | - | 20 | - | 20 | - | 20 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. Specified for $\overline{O E}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,2,3, \eta}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING $(1,2,3,5)$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{E W}$ or $t_{w P}$ ) of a low $C E$ and a low $R \bar{W}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of $t_{w P}$ or ( $t_{w z}+t_{D w}$ ) to allow the $I / O$ drivers to turn off data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {WP }}$.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$


NOTES:

1. Assume $\overline{B U S Y}$ input at HI and $\overline{\mathrm{CE}}$ at LO for the writing port.
2. Write cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its $\overline{\mathrm{OE}}$ at LO.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT


## FUNCTIONAL DESCRIPTION:

The IDT7050 provides four ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{C E}$. The $\overline{C E}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (CEhigh). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}}$ ). In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I-READ/WRITE CONTROL

| ANY PORT ${ }^{(1)}$ |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{C E}$ | $\overline{O E}$ | $\mathrm{D}_{0-7}$ |  |
| X | H | X | Z | Port Disabled and in Power Down Mode |
| X | H | X | Z | $\begin{aligned} & \overline{C E} E_{P 1}=\overline{C E} E_{P 2}=\overline{C E} E_{P 3}=\overline{C E_{P 4}}=H \\ & \text { Power Down Mode, } I_{S B 1} \text { or } I_{S B} \end{aligned}$ |
| L | L | X | DATA $_{\text {IN }}$ | Data on Port Written Into Memory ${ }^{(2,3)}$ |
| H | L | L | DATA out | Data in Memory Output on Port |
| X | X | H | Z | High Impedance Outputs |

## NOTES:

1. $H=H I G H, L=L O W, X=$ DON'T CARE, $Z=H I G H$ IMPEDANCE
2. If BUSY $=$ LOW, data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.


## FEATURES:

- High-speed access
- Military: 30/35/45ns (max.)
- Commercial: 25/30/35/45ns (max.)
- Low-power operation
- IDT7052S

Active: ---mW (typ.)
Standby: ---mW (typ.)

- IDT7052L

Active: ---mW (typ.)
Standby: ---mW (typ.)

- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{B U S Y}$ input to control write-inhibit for each of the four ports
- Battery backup operation-2V data retention
- TTL-compatible; single 5V ( $\pm 10 \%$ ) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface-mount
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7052 is a high-speed $2 \mathrm{~K} \times 8$ four-port static RAM designed to be used in systems where multiple access to a common RAM is required. This four-port static RAM offers increased system performance in multiprocessed systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also an extremely high-speed $2 \mathrm{~K} \times 8$ four-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same four-port RAM location.

The IDT7052 provides four independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, this four port RAM typically operates on only ---mW of power at maximum access times as fast as $25 n \mathrm{~ns}$. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $---\mu \mathrm{W}$ from a 2 V battery.

The IDT7052 is packaged in either a ceramic or plastic 108-pin PGA and 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS

| SYMBOL | PIN NAME |
| :---: | :---: |
| A0 P1-A10 P1 | Address Lines - Port 1 |
| A0 P2-A10 P2 | Address Lines - Port 2 |
| A0 P3-A10 P3 | Address Lines - Port 3 |
| A0 P4-A10 P4 | Address Lines - Port 4 |
| 1/O0 P1-1/07 P1 | Data I/O-Port 1. |
| 1/OO P2-1/O7 P2 | Data 1/O- Port 2 |
| 1/O0 P3-1/O7 P3 | Data 1/O - Port 3 |
| 1/O0 P4-1/O7 P4 | Data 1/O - Port 4 |
| R/W P1 | Read/Write - Port 1 |
| R/W P2 | Read/Write - Port 2 |
| R/W P3 | Read/Write - Port 3 |
| R/W P4 | Read/Write - Port 4 |
| GND | Ground |
| CE P1 | Chip Enable - Port 1 |
| CE P2 | Chip Enable - Port 2 |
| CE P3 | Chip Enable - Port 3 |
| CE P4 | Chip Enable - Port 4 |
| OE P1 | Output Enable - Port 1 |
| OE P2 | Output Enable - Port 2 |
| OE P3 | Output Enable - Port 3 |
| OEP4 | Output Enable - Port 4 |
| BUSY P1 | Write Disable - Port 1 |
| BUSY P2 | Write Disable - Port 2 |
| BUSY P3 | Write Disable - Port 3 |
| BUSY P4 | Write Disable - Port 4 |
| VCc | Power |
| GND | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

| 81 R/W P2 | ${ }^{80}$ NC | $\begin{aligned} & \hline 77 \\ & \text { A7 } \\ & \text { P2 } \end{aligned}$ | $\begin{aligned} & \hline 74 \\ & \text { A5 } \\ & \text { P2 } \end{aligned}$ | $\begin{aligned} & 72 \\ & \text { A3 } \\ & \text { P2 } \end{aligned}$ | $\begin{array}{r} 69 \\ \text { AO } \\ \text { P2 } \end{array}$ | $\begin{gathered} 68 \\ A 0 \\ P 3 \end{gathered}$ | $\begin{gathered} \hline 65 \\ \text { A3 } \\ \text { P3 } \end{gathered}$ | $\begin{array}{\|c} \hline 63 \\ \text { A5 } \\ \text { P3 } \end{array}$ | $\begin{gathered} \hline 60 \\ \text { A7 } \\ \text { P3 } \end{gathered}$ | $\begin{gathered} 57 \\ \mathrm{NC} \end{gathered}$ | $\begin{aligned} & 54 \\ & \text { R/W } \\ & \text { P3 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline 84 \\ B U S Y \\ \hline \end{array}$ P2 | $\frac{83}{O E P 2}$ | $\begin{gathered} \hline 78 \\ \text { A8 } \\ \text { P2 } \end{gathered}$ | $\begin{aligned} & \hline 76 \\ & \text { A10 } \\ & \text { P2 } \end{aligned}$ | $\begin{gathered} 73 \\ \text { A4 } \\ \text { P2 } \end{gathered}$ | $\begin{array}{\|l} \hline 70 \\ \text { A1 } \\ \text { P2 } \end{array}$ | $\begin{array}{\|c} \hline 67 \\ \text { A1 } \\ \text { P3 } \end{array}$ | $\begin{array}{\|c\|} \hline 64 \\ \text { A4 } \\ \text { P3 } \end{array}$ | $\begin{aligned} & 61 \\ & \text { A10 } \\ & \text { P3 } \end{aligned}$ | $\begin{gathered} \hline 59 \\ \text { A8 } \\ \text { P3 } \end{gathered}$ | $\begin{array}{\|l\|} \hline 56 \\ \hline 5 E \\ \hline \end{array}$ | $\begin{gathered} 53 \\ \frac{5 U S P}{P 3} \end{gathered}$ |
| $\begin{array}{r} 87 \mathrm{AR} \\ \mathrm{RA} \end{array}$ | $\begin{gathered} 86 \\ A 1 \\ P 1 \end{gathered}$ | $\frac{82}{C E} \text { P2 }$ | $\begin{gathered} \hline 79 \\ \text { A9 } \\ \text { P2 } \\ \hline \end{gathered}$ | $\begin{array}{r} 75 \\ \text { A6 } \\ \text { P2 } \end{array}$ | $\begin{array}{r} 71 \\ \text { A2 } \\ \text { P2 } \\ \hline \end{array}$ | $\begin{gathered} \hline 66 \\ \text { A2 } \\ P 3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 62 \\ \text { A6 } \\ \text { P3 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 58 \\ \text { A9 } \\ \text { P3 } \end{gathered}$ | CE P3 | $\begin{aligned} & 51 \\ & A 1 \\ & \text { P4 } \end{aligned}$ | $\begin{array}{r} 50 \\ A 2 \\ P 4 \end{array}$ |
| $\begin{gathered} \hline 90 \\ \text { A5 } \\ \text { P1 } \end{gathered}$ | $\begin{gathered} 88 \\ \mathrm{A3} \\ \mathrm{P} 1 \end{gathered}$ | $\begin{aligned} & 85 \\ & \text { AO } \\ & \text { P1 } \end{aligned}$ | IDT7052 108-Pin PGA <br> TOP VIEW |  |  |  |  |  | $\begin{aligned} & 52 . \\ & \text { AO } \\ & \text { P4 } \end{aligned}$ | $\begin{aligned} & 49 \\ & \text { A3 } \\ & \text { P4 } \end{aligned}$ | $\begin{gathered} 47 \mathrm{A5} \\ \mathrm{P4} \end{gathered}$ |
| 92 A10 P1 | $\begin{aligned} & 91 \\ & \text { A6 } \end{aligned}$ | $\begin{aligned} & 89 \\ & \text { A4 } \\ & \text { P1 } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \hline 48 \\ & \text { A4 } \\ & \text { P4 } \end{aligned}$ | $\begin{aligned} & 46 \\ & A 6 \\ & P 4 \end{aligned}$ | $\begin{gathered} 45 \\ \text { A10 } \\ \text { P4 } \end{gathered}$ |
| $\begin{array}{\|c} 95 \\ \mathrm{AB} \\ \mathrm{P} 1 \end{array}$ | $\begin{array}{r} 947 \\ \text { P1 } \end{array}$ | $\begin{aligned} & 93 \\ & V_{c c} \end{aligned}$ |  |  |  |  |  |  | 44 GND | $\begin{gathered} 43 \\ \text { A7 } \\ \text { P4 } \end{gathered}$ | $\begin{array}{r} 42 \\ \mathrm{AB} \\ \mathrm{P} 4 \end{array}$ |
| $\begin{aligned} & 96 \text { A9 } \\ & \mathrm{P} 1 \end{aligned}$ | $\begin{aligned} & 97 \\ & N C \end{aligned}$ | CEP1 |  |  |  |  |  |  | CEP4 | $\begin{gathered} 40 \\ N C \end{gathered}$ | $\begin{array}{r} 41 \\ \text { A9 } \\ \text { P4 } \end{array}$ |
| 99 R/W P1 | $\begin{aligned} & 100 \\ & \mathrm{OE} \\ & \mathrm{P1} \end{aligned}$ | $\begin{aligned} & 102 \\ & 1 / \mathrm{OO} \\ & \mathrm{P} 1 \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & 35 \\ & \text { GND } \end{aligned}$ | $\begin{aligned} & 37 \\ & \hline 0 E P 4 \\ & \hline \end{aligned}$ | 38 R/W P4 |
| 101 BUSY P1 | $\begin{aligned} & 103 \\ & 1 / 01 \\ & \mathrm{P} 1 \end{aligned}$ | $\begin{aligned} & 106 \\ & \text { GND } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & 31 \\ & \text { GND } \end{aligned}$ | $\begin{gathered} 34 \\ \text { UO7 } \\ \mathrm{P4} \\ \hline \end{gathered}$ | BUSY $\mathrm{P4}$ |
| $\begin{aligned} & 104 \\ & \mathrm{MO} \\ & \mathrm{P} 1 \end{aligned}$ | $\begin{aligned} & 105 \\ & 1 / \mathrm{O} 3 \\ & \mathrm{P} 1 \end{aligned}$ | $\begin{aligned} & 1 / 066 \\ & P 1 \end{aligned}$ | $\stackrel{4}{4}^{\text {cc }}$ | 8 GND | $12$ | $\begin{aligned} & 17 \\ & v_{c c} \end{aligned}$ | $\begin{aligned} & 21 \\ & \text { GND } \end{aligned}$ | $\stackrel{25}{v_{c c}}$ | $\begin{aligned} & 28 \\ & 1 / 02 \\ & \mathrm{P} 4 \end{aligned}$ | $\begin{aligned} & 32 \\ & 1 / 05 \\ & \text { P4 } \end{aligned}$ | $\begin{aligned} & 33 \\ & 1 / 06 \\ & \text { P4 } \end{aligned}$ |
| $\begin{aligned} & 107 \\ & \mathrm{~B} / \mathrm{O4} \\ & \mathrm{P} 1 \end{aligned}$ | $\begin{aligned} & 207 \\ & 107 \\ & \hline{ }^{2} 1 \end{aligned}$ | $\begin{aligned} & \hline 5 \\ & \text { //O0 } \\ & \text { P2 } \end{aligned}$ | 7 <br> $1 / \mathrm{O} 2$ <br> P 2 | 10 $1 / 04$ P2 | 13 1/O6 P2 | $\begin{aligned} & 16 \\ & \text { //O1 } \\ & \text { P3 } \end{aligned}$ | $\begin{aligned} & \hline 19 \\ & 1 / \mathrm{O} 3 \\ & \mathrm{P3} \end{aligned}$ | $\begin{array}{\|c\|} \hline 22 \\ \text { l/O5 } \\ \text { P3 } \end{array}$ | $\begin{gathered} 24 \\ \text { I/O7 } \\ \text { P3 } \end{gathered}$ | $\begin{gathered} 29 \\ \text { I/O3 } \\ \text { P4 } \end{gathered}$ | $\begin{aligned} & 30 \\ & 1 / 04 \\ & \text { P4 } \end{aligned}$ |
| $\begin{aligned} & 108 \\ & 1 / 05 \end{aligned}$ | ${ }^{3} \mathrm{NC}$ | 6 <br> I/O1 <br> P2 | $\begin{array}{\|c\|} \hline 9 \\ \mathrm{I} / \mathrm{O} 3 \\ \mathrm{P} 2 \end{array}$ | $\begin{aligned} & 11 \\ & \text { //O5 } \\ & \mathrm{P} 2 \end{aligned}$ | $\begin{array}{\|c\|} \hline 14 \\ \text { I/O7 } \\ \text { P2 } \end{array}$ | $\begin{aligned} & 15 \\ & \text { 1/OO } \\ & \text { P3 } \end{aligned}$ | $\begin{aligned} & 18 \\ & 1 / \mathrm{O} 2 \\ & \mathrm{P3} \end{aligned}$ | $\begin{aligned} & \hline 20 \\ & 1 / \mathrm{O} 4 \\ & \mathrm{P3} \end{aligned}$ | $\begin{aligned} & 23 \\ & \text { 1/O6 } \\ & \text { P3 } \end{aligned}$ | $\begin{aligned} & 26 \\ & 1 / 00 \\ & 144 \end{aligned}$ | $\begin{aligned} & 27 \\ & 1 / \mathrm{O} \mid \\ & \mathrm{P4} \end{aligned}$ |
| A | B | C | D | E | F | G | H | J | K | L | M |

NOTES:

1. All $V_{C C}$ pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. NC denotes no-connect pin.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | CONDITIONS | MAX. | UNIT |
| $\mathrm{C}_{\text {OUT }}$ | OUV | 11 | pF |  |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE ( $\mathrm{VCC}^{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7052S |  | IDT7052L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| \|l| | input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{1}$ | Output Leakage Current | $\overline{C E}=V_{\text {IH }}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voitage | $\mathrm{OLL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | v |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,2)}\left(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | VERSION |  | IDT7052x25 ${ }^{(3)}$ |  | IDT7052x30 |  | IDT7052x35 |  | IDT7052x45 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. | TYP. | MAX. |  |
| lccc | Operating Power Supply Current (All Ports Active) | $\begin{aligned} & \overline{C E}=V_{\mathrm{IL}} \\ & \text { Outputs Open } \\ & f=0^{(4)} \end{aligned}$ | MIL. | L | - | - | - | $\begin{array}{r} 360 \\ 300 \\ \hline \end{array}$ | - | $\begin{aligned} & 360 \\ & 300 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 360 \\ & 300 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. | S | - | $\begin{aligned} & 300 \\ & 250 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 300 \\ & 250 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 300 \\ & 250 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 300 \\ & 250 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{CO} 2}$ | Dynamic Operating Current (All Ports Active) | $\begin{aligned} & \overline{C E}=V_{V} \\ & \text { Outputs Open } \\ & f=f_{\text {MAX }}{ }^{(5)} \end{aligned}$ | MIL. | S | - | - | - | $\begin{aligned} & 400 \\ & 335 \end{aligned}$ | - | $\begin{aligned} & 395 \\ & 330 \end{aligned}$ | - | $\begin{aligned} & 390 \\ & 325 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | - | $\begin{array}{r} 350 \\ 295 \\ \hline \end{array}$ | - | $\begin{array}{r} 340 \\ 285 \\ \hline \end{array}$ | - | $\begin{aligned} & 335 \\ & 280 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 330 \\ & 375 \end{aligned}$ |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Current (All Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E} \geq V_{H H} \\ & f=f_{\text {MAX }}{ }^{(5)} \end{aligned}$ | MIL. | S | - | - | - | $\begin{aligned} & 115 \\ & 85 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 110 \\ & 80 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 105 \\ & 75 \end{aligned}$ | mA |
|  |  |  | СОМ'L. | S | - | $\begin{aligned} & 85 \\ & 70 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 80 \\ & 65 \\ & \hline \end{aligned}$ | - | 75 60 | - | 70 55 |  |
| $\mathrm{I}_{\text {S } 1}$ | Full Standby Current (All Ports-All CMOS Level Inputs) | $\begin{aligned} & \text { All Ports CE } \\ & \geq V_{c c}-0.2 \mathrm{~V} \\ & V_{I N} \geq V_{c c}-0.2 \mathrm{~V} \text { or } \\ & V_{I N} \leq 0.2 \mathrm{~V}, \mathrm{f}=0(4) \end{aligned}$ | MIL. | S | - | - | - | $\begin{aligned} & 15 \\ & 4.5 \end{aligned}$ | - | $\begin{aligned} & 15 \\ & 4.5 \end{aligned}$ | - | $\begin{aligned} & 15 \\ & 4.5 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | - | $\begin{gathered} 5 \\ 1.5 \end{gathered}$ | - | 5 1.5 | - | 5 1.5 | - | 5 1.5 |  |

NOTES:

1. " $\mathrm{V}^{\prime}$ in part number indicates power rating ( S or L ).
2. $V_{C C}=5 V, T_{A}=+25^{\circ} \mathrm{C}$ for TYP.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
4. $f=0$ means no address or control lines change.
5. Atf $=f_{\text {MAX }}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / t_{\mathrm{RC}}$, and using "AC Test Conditions" of input levels of GND to 3 V .
6. For the case of one port, just divide the above appropriate current by four.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES ${ }^{(1)}$
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $V_{\text {CC }}$ for Data Retention | $V_{C C}=2 V$ MIL. <br> $\overline{C E} \geq V_{H C}$  <br> $V_{I N} \geq V_{H C}$ or $\leq V_{L C}$  <br>   |  | 2.0 | - | - | V |
| $I_{\text {cCor }}$ | Data Retention Current |  |  | - | - | 1800 | $\mu \mathrm{A}$ |
|  |  |  |  | - | - | 600 |  |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |

NOTES:

1. $V_{C C}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{R C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW V $\mathrm{V}_{\mathrm{Cc}}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Figure 1. Output Load


Figure 2. Output Load (for $\left.t_{L Z}, t_{H Z}, t_{W Z}, t_{o W}\right)$

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT7052S25 (3) } \\ & \text { IDT7052L25 (3) } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7052S30 } \\ & \text { IDT7052L30 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7052S35 } \\ & \text { IDT7052L35 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7052S45 } \\ & \text { IDT7052L45 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {to4 }}$ | Output Hold From Address Change | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {Lz }}$ | Output Low Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| $t_{\text {HZ }}$ | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| $t_{\text {Pu }}$ | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 30 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT ${ }^{(1,3)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{L L}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{\mathrm{IL}}$

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| SYMBOL | PARAMETER | $\begin{aligned} & \hline \text { 1DT7052S25 (7) } \\ & \text { IDT7052L25(7) } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7052S30 } \\ & \text { IDT7052L30 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7052S35 } \\ & \text { IDT7052L35 } \end{aligned}$ |  | IDT7052S45IDT7052L45 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| $t_{\text {Ew }}$ | Chip Enable to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width ${ }^{(3)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {dw }}$ | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {HZ }}$ | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| ${ }^{\text {t }}$ D | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wz }}$ | Write Enabled to Output in High $Z^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tow | Output Active From End of Write ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wDD }}$ | Write Pulse to Data Delay ${ }^{(4)}$ | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\text {DDD }}$ | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| BUSY INPUT TIMING |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wB }}$ | Write to BUS\% ${ }^{(5)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {W }}$ WH | Write Hold After BUSY ${ }^{(6)}$ | 15 | - | 20 | - | 20 | - | 20 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. Specified for $\overline{O E}$ at high (refer to "TIMING WAVEFORM OF WRITE CYCLE", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING $(1,2,3,5)$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{E W}$ or $t_{W P}$ ) of a low $\overline{C E}$ and a low $R \bar{W}$.
3. $t_{W R}$ is measured from the earlier of CE or $R / \bar{W}$ going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of $t_{w P}$ or ( $t_{w z}+t_{D W}$ ) to allow the I/O drivers to turn off data to be placed on the bus for the required $t_{D W}$. If $\overline{O E}$ is high during an $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {WP }}$.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$


NOTES:

1. Assume $\bar{B} U S \bar{S}$ input at HI and $\overline{\mathrm{CE}}$ at LO for the writing port.
2. Write cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its $\overline{O E}$ at LO.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT


## FUNCTIONAL DESCRIPTION:

The IDT7052 provides four ports with separate control, address and $I / O$ pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (CEhigh). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}}$ ). In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

## TABLE I-READ/WRITE CONTROL

| ANY PORT (1) |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}$ | $\mathrm{D}_{0.7}$ |  |
| X | H | X | Z | Port Disabled and in Power Down Mode |
| X | H | X | Z | $\overline{C E}_{P 1}=\mathrm{CE}_{\mathrm{P} 2}=\overline{\mathrm{CE}}_{\mathrm{P} 3}=\overline{\mathrm{CE}} \mathrm{P}_{\mathrm{P} 4}=\mathrm{H}$ Power Down Mode, $I_{\text {SB }}$ or $\mathrm{I}_{\text {SB } 1}$ |
| L | L | X | DATA $^{\text {IN }}$ | Data on Port Written Into Memory ${ }^{(2,3)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port |
| X | x | H | z | High Impedance Outputs |

NOTES:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ DON'T CARE, $\mathrm{Z}=\mathrm{HIGH}$ IMPEDANCE
2. If BUSY $=$ LOW, Data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.
Product Selector and Cross Reference Cuides
Technology/Capabillies
Quality and Reliability
Static RAMs
Multi-Por RAMs
FIFO Memories
Digital Signal Processing (DSP)
Bit-Slice Microprocessor Devices (MICROSLICE ${ }^{\text {MM }}$ ) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Application and Technical Notes
Package Diagram Outines

## FIFO MEMORIES

Integration of IDT's high-speed static RAM technology with internal support logic yields high-performance, high-density FIFO memories. A FIFO is used as a memory buffer between two asynchronous systems with simultaneous read/write access. The data rate between the two systems can be regulated by monitoring the status flags and throttling the read and write accesses. Since these FIFOs are built with an internal RAM pointer architecture, there is no fall-through time between a write to a memory location and a read from that memory location. System performance is significantly improved over the shift register-based architecture of previous FIFO designs which are handicapped with long fall-through times.

IDT offers the widest selection of monolithic FIFOs, ranging from shallow $64 \times 4$ and $64 \times 5$ to the high-density $4 \mathrm{~K} \times 9$. Shallow FIFOs regulate data flow in tightly coupled computational engines. High density FIFOs store large data blocks in networking, telecommunication and data storage systems. The IDT7200 FIFO family ( $256 \times 9$ through the $4 \mathrm{~K} \times 9$ FIFOs) are all pin and function
compatible, making density upgrades simple. All IDT FIFOs can be cascaded to greater word depths and expanded to greater word widths with no external support logic.
A variety of packages are available: standard plastic DIP and CERDIP, surface mount ceramic LCC, PLCC and SOIC and highreliability Flatpack. Increasing board density is the overwhelming goal of the IDT's package development efforts, as demonstrated by the introduction of the 300 mil THINDIP.

The Parallel-Serial FIFO incorporates a serial input and a serial output shifter for serial-to-parallel bus interface. The Parallel-Serial FIFO also offers six status flags for flexible data throttling.

FIFO modules, composed of four LCC devices mounted on a multi-layer co-fired ceramic substrate, increase densities to $16 \mathrm{~K} \times 9$ which are pin-compatible with current monolithic versions.
IDT is committed to offering FIFOs of increasing density and speed and enhanced architectural innovations, such as Flexishift and the BiFIFO, for easier system interface.

## TABLE OF CONTENTS

CONTENTS PAGE
FIFO Memories
IDT 7200IDT 7201AIDT 7202SA/LAIDT 72021IDT 72031IDT 72041IDT 7203IDT 7M203IDT 7204IDT 7M204
IDT 72B04
IDT 72045IDT 72055IDT 7205
IDT 7M205IDT 7206
IDT 7M206
IDT 72103
IDT 72104IDT 72105
$256 \times 9$ FIFO (14-1, 14-251, 14-254, 14-257) ..... S6-1
$512 \times 9$ FIFO (14-1, 14-251, 14-254, 14-257) ..... S6-1
CMOS Parallel First-In/First-Out FIFO $1024 \times 9$-Bit ..... S6-14
CMOS Parallel FIFO with Flags and $\overline{O E}-1 \mathrm{~K} \times 9,2 \mathrm{~K} \times 9,4 \mathrm{~K} \times 9$ ..... S6-27
CMOS Parallel FIFO with Flags and $\overline{O E}-1 K \times 9,2 K \times 9,4 K \times 9$ ..... S6-27
CMOS Parallel FIFO with Flags and $\overline{\mathrm{OE}}-1 \mathrm{~K} \times 9,2 \mathrm{~K} \times 9,4 \mathrm{~K} \times 9$ ..... S6-27
2K x 9 FIFO (14-251, 14-56, 14-68) ..... S6-41
CMOS Parallel In-Out FIFO Module 2K x 9-Blt \& 4K x 9-Bit ..... 13-146
$4 \mathrm{~K} \times 9$ FIFO (14-251, 14-56, 14-68) ..... S6-41
CMOS Parallel In-Out FIFO Module $2 \mathrm{~K} \times 9$-Bit \& $4 \mathrm{~K} \times 9$-Bit ..... 13-146
BiCMOS Parallel First-In/First-Out FIFO 4K x 9-Bit ..... S6-54
CMOS Parallel First-In/First-Out FIFO $4 \mathrm{~K} \times 18$-Bit \& $8 \mathrm{~K} \times 18$-Bit ..... S6-55
CMOS Parallel First-In/First-Out FIFO $4 \mathrm{~K} \times 18$-Bit $\& 8 \mathrm{~K} \times 18$-Bit ..... S6-55
CMOS Parallel First-In/First-Out FIFO $8 \mathrm{~K} \times 9$-Bit \& 16K $\times 9$-Bit ..... S6-56
$8 \mathrm{~K} \times 9$ FIFO Module ..... 13-157
CMOS Parallel First-In/First-Out FIFO 8K x 9-Bit \& 16K x 9-Bit ..... S6-56
16K x 9 FIFO Module ..... 13-157
2K x 9 Parallel-Serial FIFO (14-146) ..... S6-57
4K x 9 Parallel-Serial FIFO (14-146) ..... S6-57
$256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
IDT 72115 $256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFO ..... S6-83
IDT 72125$256 \times 16,512 \times 16,1024 \times 16$ Parallel-to-Serial CMOS FIFOS6-83
IDT 72131 $2048 \times 9$-Bit \& $4096 \times 9$-Bit Parallel-to-Serial CMOS FIFO (14-146) ..... S6-95
IDT 72141 $2048 \times 9$-Bit \& $4096 \times 9$-Bit Parallel-to-Serial CMOS FIFO (14-146) ..... S6-95
IDT 72132 $2048 \times 9$-Bit Serial to Parallel CMOS FIFO (14-146) ..... S6-109
IDT 72142$2048 \times 9$-Bit Serial to Parallel CMOS FIFO (14-146)S6-109
IDT 72215
IDT 72225
$1024 \times 18$-Bit $512 \times 18$-Bit CMOS Synchronous FIFO ..... S6-122
$1024 \times 18$-Bit $512 \times 18$-Bit CMOS Synchronous FIFO ..... S6-122
$64 \times 4$ FIFO with Output Enable ..... S6-123
$64 \times 5$ FIFO with Output Enable ..... S6-123
$64 \times 4$ FIFO with Output Enable ..... S6-123
$64 \times 5$ FIFO with Output Enable ..... S6-123
CMOS Parallel $64 \times 5$ FIFO (with Flags) ..... S6-134
$1 \mathrm{~K} \times 18$-Bit-2K $\times 9$-Bit CMOS BiFIFO ..... S6-145
$1 \mathrm{~K} \times 18$-Bit-2K $\times 9$-Bit CMOS BiFIFO ..... S6-145
$8 \mathrm{~K} \times 36$ FIFO Module ..... S13-76
36 to 9 BiFIFO Module ..... S13-85
1K x 18-Bit CMOS BiFIFO ..... S6-165

|  | CMOS PARALLEL <br> FIRST-IN/FIRST-OUT FIFO <br> $256 \times 9$-BIT \& $512 \times 9-$ BIT | IDT 7200S/L IDT 7201SA/LA |
| :---: | :---: | :---: |

## FEATURES:

- First-In/First-Out dual-port memory
- $256 \times 9$ organization (IDT7200)
- $512 \times 9$ organization (IDT7201A)
- Low power consumption
- Ultra high speed -35 ns cycle time ( 28.5 MHz )
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- IDT7200 and IDT7201A are pin and functionally compatible with Mostek MK4501, but with Half-Full Flag capability in single device mode
- Master/Slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning flags
- Auto retransmit capability
- High-performance CEMOS ${ }^{\text {TM }}$ technology
- Available in plastic DIP, CERDIP, 300 mil THINDIP, LCC, PLCC and Flatpack
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87531 is pending listing on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT7200/7201A are dual-port memories that utilize a special First-In/First-Out algorithm that loads and empties data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write ( $\bar{W}$ ) and Read ( $\overline{\mathrm{R}})$ pins. The devices have a read/write cycle time of $35 \mathrm{~ns}(28.5 \mathrm{MHz})$.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ( $\overline{\mathrm{RT}}$ ) capability that allows for reset of the read pointer to its initial position when RT is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/1A are fabricated using IDT's high-speed CEMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## PIN CONFIGURATIONS

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\mathrm{CC}}$ | Military <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High <br> Voltage Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High <br> Voltage Military | 2.2 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}{ }^{(1)}$ | Input Low <br> Voltage <br> Commercial <br> and Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7200S/L IDT7201SA/LA COMMERCIAL $t_{A}=25,35 n s$ |  |  | IDT7200S/L IDT7201SALA $\mathrm{t}_{\mathrm{A}}=30,4 \mathrm{MIITARS}$ |  |  | IDT7200S/L IDT7201SA/LA COMMERCIAL$\begin{gathered} t_{A}=50,65, \\ 80,120 \mathrm{~ns}, \end{gathered}$ |  |  | IDT7200S/L IDT7201SA/LA MILITARY$t_{A}=50,65,$$\text { 80, } 120 \mathrm{~ns}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN | TYP. | MAX. |  |
| $\mathrm{L}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| $V_{\text {OL }}$ | Output Logic " 0 " Voltage $\mathrm{loL}_{\mathrm{LL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICCl}^{(3)}$ | Active Power Supply Current | - | - | $125^{(4)}$ | - | - | $140^{4}$ | - | 50 | 80 | - | 70 | 100 | mA |
| $\mathrm{ICC2}^{(3)}$ | Average Standby Current $\left(\bar{R}=\bar{W}=\overline{R S}=\overline{F L} / \overline{R T}=V_{\mathbb{I H}}\right.$ | - | - | 15 | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA |
| $\mathrm{ICC3}^{(L)^{(3)}}$ | Power Down Current (All Input $=V_{C C}-0.2 \mathrm{~V}$ ) |  | - | 500 |  | - | 900 | - | - | 500 | - | - | 900 | $\mu \mathrm{A}$ |
| $\mathrm{ICC3}^{(\mathrm{S})^{(3)}}$ | Power Down Current (All Input $=V_{C C}-0.2 \mathrm{~V}$ ) |  | - | 5 |  | - | 9 | - | - | 5 | - | - | 9 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{CC}}$
2. $\bar{R} \geq V_{\text {H }}, 0.4 \leq V_{\text {OUT }} \leq V_{C C}$
3. I CC measurements are made with outputs open.
4. Tested at $\mathrm{f}=20 \mathrm{MHz}$.

AC ELECTRICAL CHARACTERISTICS
(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{aligned} & \text { COM'L. } \\ & 77200 \times 25 \\ & 7201 \times 25 \end{aligned}$ | $\begin{gathered} \text { MIL. } \\ \hline 7200 \times 30 \\ 7201 \times 30 \\ \hline \end{gathered}$ | COM'L. <br> $7200 \times 35$ $7201 \times 35$ <br> $7201 \times 3$ |  | $\begin{gathered} \text { MIL. } \\ \hline 7200 \times 40 \\ 7201 \times 40 \\ \hline \end{gathered}$ |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\begin{array}{\|l\|} \hline 7200 \times 50 \\ 7201 \times 50 \\ \hline \end{array}$ | $\begin{array}{r} 7200 \times 65 \\ 7201 \times 65 \\ \hline \end{array}$ |  | 7201×80 |  | 7201x120 |  |  |
|  |  | MIN. MAX. | MIN. MAX. | MIN. | MAX. |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. |
| $\mathrm{f}_{5}$ | Shift Frequency | - 28.5 | - 25 | - | 22.2 |  | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | $35-$ | 40 - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {A }}$ | Access Time | - 25 | - 30 | - | 35 | - | 40 | - | 50. | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 ).". | 10 - | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width ${ }^{(2)}$ | 25 - | 30. ${ }^{\text {a }}$ - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low Z ${ }^{(3)}$ | 5 - | ${ }^{5} \widetilde{\# 世}^{-}$ | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {wLz }}$ | Write Pulse Low to Data Bus at Low Z(3.4) | 5 \% | ${ }^{5}$ | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tov | Data Valid from Read Pulse High | 5 - | 5.- | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {RHZ }}$ | Read Pulse High to Data Bus at High Z(3) | - \#88 | §. 20 | - | 20 |  | 25 | - | 30 | - | 30 | - | 30 |  | 35 | ns |
| $t_{\text {wc }}$ | Write Cycle Time | 35 | 40\% - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {wpw }}$ | Write Pulse Width ${ }^{(2)}$ | 25 \% | 30.... | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 10 , | 40 | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |

## NOTES:

1. Timings referenced as in $A C$ Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.
5. " $x$ " in part rating indicates power rating (S/SA or L/LA).

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## SIGNAL DESCRIPTIONS <br> INPUTS:

DATA IN ( $D_{0}-D_{8}$ )
Data inputs for 9-bit wide data.

## CONTROLS

## RESET ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read enable ( $\overline{\mathrm{R}}$ ) and Write enable ( $\bar{W}$ ) inputs must be in the high state during the window shown in Figure 2, (i.e., trss before the rising edge of $\overline{\mathrm{RS}}$ ) and should not change until $t_{\text {RSR }}$ after the rising edge of $\overline{\mathrm{RS}}$. Half-Full Flag (HF) will be reset to high after Reset (RS).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{\mathrm{FF}}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write enable $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( HF ) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{F F}$ ) will go high after traf, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of the Read enable $(\overline{\mathrm{A}})$ provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read enable ( $\overline{\mathrm{R}}$ ) goes high, the Data Outputs $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$ will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (EF) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after twer and a valid read can then begin. When the FIFO is empty, the internal read


Figure 1. Output Load
*Includes jig and scope capacitances.
pointer is blocked from $\overline{\mathbf{R}}$ so external changes in $\overline{\mathbf{R}}$ will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT ( $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ )

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion $\ln (\overline{\mathrm{XI}})$.

The IDT7200/7201A can be made to retransmit data when the Retransmit enable control ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read enable ( $\overline{\mathrm{R}})$ and Write enable (W) must be in the high state during retransmit. This feature is useful when less than $256 / 512$ writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{\mathrm{FF}}$ ), depending on the relative locations of the read and write pointers.

## EXPANSION IN ( $\overline{\mathrm{X}}$ )

This input is a dual-purpose pin. Expansion $\ln (\overline{\mathrm{X}})$ is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{\mathrm{XI}}$ ) is connected to Expansion Out $(\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS

## FULL FLAG ( $\overline{F F}$ )

The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full-Flag ( $\overline{\mathrm{FF}}$ ) will go low after 256 writes for the IDT7200 and 512 writes for the IDT7201A.

## EMPTY FLAG (EF)

The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

## EXPANSION OUT/HALF-FULL FLAG ( $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ )

This is a dual-purpose output. In the single device mode, when Expansion $\ln (\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag $(\overline{\mathrm{HF}})$ is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion $\ln (\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a
signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.
DATA OUTPUTS $\left(\mathrm{Q}_{0}-\mathrm{Q}_{8}\right)$

NOTES:

1. $\overrightarrow{E F}, \overline{F F}$ and $\overline{\mathrm{FF}}$ may change status during Reset, but flags will be valid $\mathrm{at}_{\mathrm{RSC}}$.
2. $\overline{\mathrm{W}}$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathbb{H}}$ around the rising edge of RS .

Data outputs for 9 -bit wide data. This data is in a high impedance condition whenever Read ( $\overline{\mathrm{R}}$ ) is in a high state.


Figure 2. Reset


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write


NOTE:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ may change status during Retransmit, but flags will be valid at $\mathrm{t}_{\mathrm{RTC}}$.

Figure 6. Retransmit


Figure 7. Empty Flag Timing


Figure 8. Full Flag Timing


Figure 9. Halt-Full Fiag Timing

W

R

XO


Figure 10. Expansion Out

XI

W
$\overline{\mathrm{A}}$


Figure 11. Expansion In

## OPERATING MODES

## SINGLE DEVICE MODE

A single IDT7200/7201A may be used when the application requirements are for 256/512 words or less. The IDT7200/7201A is in a Single Device Configuration when the Expansion In $(\overline{\mathrm{X}})$ con-
trol input is grounded (see Figure 12). In this mode the Half-Full Flag ( HF$)$, which is an active low output, is shared with Expansion Out (XO).


Figure 12. Block Diagram of Single 512x9 FIFO

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags
( $\overline{E F}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7201As. Any word width can be attained by adding additional IDT7201As.


NOTE:

1. Flag detection is accomplished by monitoring the $\overline{F F}, \overline{E F}$ and the $\overline{H F}$ signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 13. Block Diagram of $512 \times 18$ FIFO Memory Used In Width Expansion Mode

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT7200/7201A can easily be adapted to applications where the requirements are for greater than 256/512 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201As. Any depth can be attained by adding additional IDT7200/7201As. The IDT7200/7201A operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the First Load (FL) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag ( $\overline{E F}$ ). This requires the ORing of all EFs and ORing of all $\overline{F F s}$ (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.
For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201As as shown in Figure 16. Care. must be taken to assure that the appropriate flag is monitored by
each system, (i.e., $\overline{F F}$ is monitored on the device where $\bar{W}$ is used; $\overline{\mathrm{EF}}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flowthrough and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twer $+t_{A}$ )ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a threestate mode after $\mathrm{t}_{\mathrm{RHz}} \mathrm{ns}$. The $\overline{\mathrm{EF}}$ line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that $\overline{\mathrm{R}}$ is low, more words can be written to the FIFO (the subsequent writes after the first write edge will de-assert the Empty Flag); however, the same word (written on the first write edge) presented to the output bus as the read pointer, would not be incremented when $\overline{\mathrm{R}}$ is low. On toggling $\overline{\mathrm{R}}$, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\bar{R}$ line causes the $\overline{F F}$ to be de-asserted but the $\bar{W}$ line, being low, causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{F F}$ is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs."

## TABLE I-RESET AND RETRANSMIT-

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment $(1)$ | Increment $(1)$ | X | X | X |

NOTE:

1. Pointer will Increment if flag is high.

TABLE II-RESET AND FIRST LOAD TRUTH TABLE-
DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | FL | $\overline{\mathrm{x}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\text { FF }}$ |
| Reset First Device | 0 | 0 | (1) | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | (1) | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | (1) | X | X | X | X |

## NOTES:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device. See Figure 14.
$\overline{\mathrm{RS}}=$ Reset Input $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit,,$\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output.


Figure 14. Block Diagram of $1536 \times 9$ FIFO Memory (Depth Expansion)


NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion


Figure 16. Bidirectional FIFO Mode


Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Compliant to MIL-STD-883, Class B

SOIC
Plastic Dip
CERDIP
Sidebraze THINDIP
Plastic Leaded Chip Carrier
Leadless Chip Carrier
Plastic THINDIP
Cerpack

Commercial Only
Military Only
Commercial Only
Military Only
Access Time ( $t_{A}$ ) Speed in Nanoseconds

Standard Power* Low Power*
$256 \times 9$-Bit FIFO $512 \times 9$-Bit FIFO

* "A" to be included for 7201 ordering part number only.


# CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO $1024 \times 9$-BIT 

## FEATURES:

- First-In/First-Out dual-port memory
- $1024 \times 9$ organization
- Low power consumption
- Ultra high speed-35ns cycle time ( 28.5 MHz )
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin compatible with Mostek MK4501, but with Half-Full Flag capability
- Allows for deep word structure (1024) without expansion
- Half-Full Flag capability in single device mode
- Master/Slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning flags
- Auto retransmit capability
- High-performance CEMOS ${ }^{\text {M }}$ technology
- Available in Plastic DIP, CERDIP, 300 mil THINDIP, LCC, PLCC and Flatpack
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7202A is a dual-port memory that utilizes a special First-In/First-Out algorithm that loads and empties data on a first-in/firstout basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the Write $(\bar{W})$ and Read ( $\overline{\mathrm{R}}$ ) pins. The device has a read/write cycle time of $35 \mathrm{~ns}(28.5 \mathrm{MHz})$.

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ( $\overline{\mathrm{RT}}$ ) capability that allows for reset of the read pointer to its initial position when RT is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7202A is fabricated using IDT's high-speed CEMOS technology. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $1024 \times 9$ organization of the IDT7202A allows a 1024 deep word structure without the need for expansion.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Military <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High <br> Voltage Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IH }}$ | Input High <br> Voltage Military | 2.2 | - | - | V |
| $\mathrm{V}_{\text {LL }}{ }^{(1)}$ | Input Low <br> Voltage <br> Commercial <br> and Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for $10 n$ s once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7202SA/LA COMMERCIAL$t_{A}=25,35 \mathrm{~ns}$ |  |  | IDT7202SA/LA MILITARY $\mathrm{t}_{\mathrm{A}}=30,40 \mathrm{~ns}$ |  |  | IDT7202SA/LA COMMERCIAL$\begin{gathered} t_{A}=50,65, \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | $\begin{gathered} \text { IDT7202SA/LA } \\ \text { MILITARY } \\ \text { t }_{\mathrm{A}}=50,65, \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP | MAX. |  |
| $10^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{L}_{\mathrm{LO}}{ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICCl}^{(3)}$ | Active Power Supply Current | - | - | $125^{(4)}$ | - | - | 140(4) | - | 50 | 80 | - | 70 | 100 | mA |
| $\mathrm{lCC2}^{(3)}$ | Average Standby Current $\left(\bar{R}=\mathbb{W}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{RT}=V_{\mathrm{IH}}\right.$ |  | - | 15 | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA |
| $\mathrm{lcc3}^{(L)}{ }^{(3)}$ | Power Down Current (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) |  | - | 500 |  | - | 900 | - | - | 500 |  | - | 900 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC3}}(\mathrm{~S})^{(3)}$ | Power Down Current (All Input $=V_{C C}-0.2 \mathrm{~V}$ ) | - | - | 5 | - | - | 9 | - | - | 5 | - | - | 9 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. $\overline{\mathrm{B}} \geq \mathrm{V}_{\mathrm{H}}, 0.4 \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}$
3. I Ic measurements are made with outputs open.
4. Tested at $\mathrm{f}=20 \mathrm{MHz}$

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\frac{\text { COM'L. }}{7202 \times 25}$ |  | $\begin{gathered} \text { MIL. } \\ \hline 7202 \times 30 \\ \hline \end{gathered}$ |  | $\frac{\text { COM'L. }}{7202 \times 35}$ |  | MIL. |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7202x50 | 7202x65 |  | 7202x80 |  | 7202×120 |  |  |
|  |  | MIN. | MAX. |  |  | MIN. | MAX. |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |
| $\mathrm{f}_{\text {s }}$ | Shitt Frequency |  | 28.5 | - | 25 |  |  | - | 22.2 | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| $t_{\text {RC }}$ | Read Cycle Time | 35 | - |  | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{A}$ | Access Time |  | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 | $\stackrel{1}{4}$ | 10 | - | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width (2) | 25 | - | 30\%. | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low $\mathrm{Z}^{(3)}$ |  | - |  |  | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {w }}$ LZ | Write Pulse Low to Data Bus at Low $Z(3,4)$ | 5 |  |  |  | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tov | Data Valid from Read Pulse High | 5 | - |  |  | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {RHZ }}$ | Read Pulse High to Data Bus at High Z(3) |  | 18\% | «. | . 20 | - | 20 | - | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| $t_{\text {wc }}$ | Write Cycle Time | 35 | - | 40. | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {WPW }}$ | Write Pulse Width ${ }^{(2)}$ | 25 | \% | \%30\%\% | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {Wr }}$ | Write Recovery Time | 10 | -* | 10 | - | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {DS }}$ | Data Set-up Time | 15 | $\stackrel{1}{ }$ | 18\% | - | 18 | - | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | \% | 0, | - | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 35 | - | 40 |  | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RS }}$ | Reset Pulse Width ${ }^{(2)}$ | 25 | \% | 300... | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSS }}$ | Reset Set-up Time | 25 | , | 30 . | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {fish }}$ | Reset Recovery Time | 10 | \% | 10 | - | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RTC }}$ | Retransmit Cycle Time | 35 |  | 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width ${ }^{(2)}$ | 25 | \% | 30... | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTS }}$ | Retransmit Set-up Time ${ }^{(3)}$ | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {EFL }}$ | Reset to Empty Flag Low |  | 35. | $\stackrel{\sim}{4}$ | . 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\begin{aligned} & t_{\mathrm{HFH}}, \\ & t_{\mathrm{FFH}} \end{aligned}$ | Reset to Half-Full and Full Flag High |  | 35 | §"§\% |  | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {REF }}$ | Read Low to Empty Flag Low |  | 25. | $\stackrel{\text { r }}{\sim}$ | , 30 | - | 30 | - | 30 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read High to Full Flag High | - | 28. | \%ー, | 3 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Read Pulse Width After $\overline{E F F}$ High | 25 | , | $\mathrm{SO}_{4}$ | ${ }^{\text {W, }}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WEF }}$ | Write High to Empty Flag High | - | 25 | $\checkmark$ | 30 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write Low to Full Flag Low | - | 25. |  | 30 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WHF }}$ | Write Low to Half-Full Flag Low | - | 35. | 亿\% | 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read High to Half-Full Flag High | - | 35 |  | 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {WPF }}$ | Write Pulse Width atter FF High | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{XOL}}$ | Read/Write to XO Low | - | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| ${ }^{\text {t }}$ XOH | Read/Write to XO High |  | 25 |  | 30 | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $\mathrm{t}_{\mathrm{x} 1}$ | XI Pulse Width | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{XIR}}$ | XI Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{XIS}}$ | XI Set-up Time | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |

## NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.
5. " $x$ " in part rating indicates power rating (SA or LA).

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## SIGNAL DESCRIPTIONS

 INPUTS
## DATA IN ( $D_{0}-D_{8}$ )

Data inputs for 9-bit wide data.

## CONTROLS

## RESET ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable ( $\bar{W}$ ) inputs must be in the high state during the window shown in Figure 2, (i.e., thss before the rising edge of $\overline{\mathrm{RS}}$ ) and should not change until $\mathrm{t}_{\mathrm{RSR}}$ after the rising edge of $\overline{\mathrm{RS}}$. Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be reset to high after Reset (RS). WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{\mathrm{FF}}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ( $\bar{W}$ ). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $(\overline{\mathrm{HF}})$ is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go high after $\mathrm{t}_{\mathrm{RFF}}$, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of the Read Enable $(\overline{\mathrm{R}})$ provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}}$ ) goes high, the Data Outputs ( $\mathrm{Q}_{0}-\mathrm{Q}_{8}$ ) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag ( $\overline{E F}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{E F}$ ) will go high after twer and a valid Read can then begin. When the FIFO is empty, the internal read


Figure 1. Output Load
*Includes jig and scope capacitances.
pointer is blocked from $\overline{\mathrm{R}}$ so external changes in $\overline{\mathrm{R}}$ will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT ( $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ )

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion $\ln$ ( $\overline{\mathrm{X}}$ ).

The IDT7202A can be made to retransmit data when the Retransmit Enable Control ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable $(\bar{W})$ must be in the high state during retransmit. This feature is useful when less than 1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{\mathrm{HF}}$ ), depending on the relative locations of the read and write pointers.

## EXPANSION IN ( $\overline{\mathrm{XI}}$ )

This input is a dual-purpose pin. Expansion $\ln (\overline{\mathrm{X}})$ is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{\mathrm{XI}}$ ) is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS

## FULL FLAG ( $\overline{\mathrm{FF}}$ )

The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full-flag ( $\overline{\mathrm{FF}}$ ) will go low after 1024 writes.

## EMPTY FLAG ( $\overline{E F}$ )

The Empty Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

## EXPANSION OUT/HALF-FULL FLAG ( $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ )

This is a dual-purpose output. In the single device mode, when Expansion $\ln (\overline{X I})$ is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag $(\overline{\mathrm{HF}})$ is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ is connected to Expansion Out (XO) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to
the next device when the previous device reaches the last location of memory.

Data outputs for 9 -bit wide data. This data is in a high impedance condition whenever Read $(\overline{\mathrm{R}})$ is in a high state.

DATA OUTPUTS $\left(Q_{0}-Q_{8}\right)$


NOTES:

1. $\overline{E F}, \overline{F F}$ and $\overline{\mathrm{HF}}$ may change status during Reset, but flags will be valid at $\mathrm{t}_{\mathrm{RSC}}$.
2. $\bar{W}$ and $\bar{R}=V_{\mathbb{H}}$ around the rising edge of RS.

Figure 2. Reset


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write


NOTES:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ may change status during Retransmit, but flags will be valid at $\mathrm{t}_{\text {RTC }}$.

Figure 6. Retransmit


Figure 7. Empty Flag Timing


Figure 8. Full Flag Timing


Figure 9. Half-Full Flag Timing

W

F

Хठ


Figure 10. Expansion Out


Figure 11. Expansion In

## OPERATING MODES

grounded (see Figure 12). In this mode the Half-Full Flag ( $\overline{\mathrm{FF}}$ ),

## SINGLE DEVICE MODE

A single IDT7202A may be used when the application requirements are for 1024 words or less. The IDT7202A is in a Single Device Configuration when the Expansion In (XI) control input is which is an active low output, is shared with Expansion Out (XO).


Figure 12. Block Diagram of Single $1024 \times 9$ FIFO

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags
( $\overline{E F}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 13 demonstrates an 18 -bit word width by using two IDT7202As. Any word width can be attained by adding additional IDT7202s.


NOTE:

1. Flag detection is accomplished by monitoring the $\overline{F F}, \overline{E F}$ and the $\overline{H F}$ signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 13. Block Diagram of $1024 \times 18$ FIFO Memory Used In Width Expansion Mode

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT7202A can easily be adapted to applications where the requirements are for greater than 1024 words. Figure 14 demonstrates Depth Expansion using three IDT7202As. Any depth can be attained by adding additional IDT7202As. The IDT7202As operate in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the First Load (FL) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out $(\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion In ( $\overline{\mathrm{XI}})$ pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag ( $\overline{E F}$ ). This requires the ORing of all EFs and ORing of all $\overline{F F}$ s (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.
For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7202As as shown in Figure 16. Care must be taken to assure that the appropriate flag is monitored by each
system (i.e., $\overline{F F}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flowthrough and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{t}_{\text {wef }}+t_{A}$ ) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a threestate mode after $\mathrm{t}_{\text {RHZ }} \mathrm{ns}$. The $\overline{\mathrm{EF}}$ line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that $\overline{\mathrm{R}}$ is low, more words can be written to the FIFO (the subsequent writes after the first write edge will de-assert the Empty Flag); however, the same word (written on the first write edge) presented to the output bus as the read pointer, would not be incremented when $\overline{\mathrm{R}}$ was low. On toggling $\overline{\mathrm{R}}$, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{\mathrm{FF}}$ to be de-asserted but the $\bar{W}$ line, being low, causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{F F}$ is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

## TABLEI-RESET AND RETRANSMIT-

SINGLE DEVICE CONFIGURATION/NIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | $\mathbf{1}$ | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

## NOTES:

1. Pointer will increment if flag is high.

TABLE II-RESET AND FIRST LOAD TRUTH TABLE-
DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTES:

1. $\bar{X}$ is connected to $\overline{X O}$ of previous device. See Figure 14.
$\overline{\mathrm{RS}}=$ Reset Input $\overline{\mathrm{F}} / \overline{\mathrm{RT}}=$ First Load $/$ Retransmit,,$\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Haif-Full Flag Output.


FIgure 14. Block Dlagram of $3072 \times 9$ FIFO Memory (Depth Expansion)


NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion


Figure 16. Bidirectional FIFO Mode


Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION



Standard Power
Low Power
$1024 \times 9$-Bit FIFO

## FEATURES:

- First-In/First-Out dual-port memory
- Bit organization
- IDT72021 - 1K x 9
- IDT72031-2K x 9
- IDT72041-4K x 9
- Ultra high speed
- IDT72021-25ns access time, 35ns cycle time
- IDT72031-35ns access time, 45ns cycle time
- IDT72041-35ns access time, 45ns cycle time
- Low power CMOS
- Easily expandable in word depth and/or width
- Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable ( $\overline{\mathrm{OE}}$ ) and Almost Empty/Almost Full Flag ( $\overline{\mathrm{AEF}}$ )
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost-Empty/Almost-Full (7/8 empty or $7 / 8$ full in single device mode)
- Output Enable controls the data output port
- Auto-retransmit capability
- Available in 32-pin DIP and surface mount 32-pin LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/First-Out). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags ( $\overline{\mathrm{HF}}, \overline{\mathrm{FF}}, \overline{\mathrm{EF}}, \overline{\mathrm{AEF}}$ ) to monitor data overflow and underflow. Output Enable ( $\overline{\mathrm{OE}})$ is provided to control the flow of data through the output port. Additional key features are Write $(\bar{W})$, Read ( $\overline{\mathrm{R}})$, Retransmit ( $\overline{\mathrm{RT}}$ ), First Load (FL), Expansion In ( $\overline{\mathrm{XI}}$ ) and Expansion Out (XO). The IDT72021/031/041s are designed for those applications requiring data control flags and Output Enable ( $\overline{\mathrm{OE}}$ ) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's highperformance CEMOS ${ }^{\text {m }}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, for high reliability systems.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




## PIN DESCRIPTIONS

| SYMBOL | NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| D0-D8 | Inputs | 1 | Data inputs for 9-bit wide data. |
| $\overline{\text { RS }}$ | Reset | 1 | When $\overline{R S}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array, $\overline{\text { MF }}$ and $\overline{F F}$ go high, and $\overline{A E F}$ and $\overline{E F}$ go low. A reset is required before an initial WRITE after power-up. $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ must be high during $\overline{\mathrm{RS}}$ cycle. |
| W | Write | 1 | When WRITE is low, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, FF must be high. When the FIFO is full (FF-low), the internal WRITE operation is blocked. |
| $\overline{\text { A }}$ | Read | 1 | When READ is low, data can be read from the RAM array sequentially, independent of WRITE. In order for READ to be active, EF must be high. When the FIFO is empty (EF-low), the internal READ operation is blocked. Q0-Q8 are in a high impedance condition. |
| FL/RT | First Load/ Retransmit | 1 | This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-low) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. $\overline{\mathrm{R}}$ and $\bar{W}$ must be high before setting FL/RT Iow. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT-Iow indicates the first activated device. |
| Х | Expansion In | 1 | In the single device configuration, $\overline{X I}$ is grounded. In depth expansion or daisy chain expansion, $\overline{X I}$ is connected to XO (expansion out) of the previous device. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{O E}$ is set low, the parallel output buffers receive data from the RAM array. When $\overline{O E}$ is set high, paraliel threestate buffers inhibit data flow. |
| FF | Full Flag | 0 | When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is not full. |
| EF | Empty Flag | 0 | When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. |
| AEF | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{A E F}$ is low, the device is empty to $1 / 8$ full or $7 / 8$ to completely full. When $\overline{A E F}$ is high, the device is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| $\overline{\mathrm{XO} / \mathrm{AF}}$ | Expansion Out/ Half-Full Flag | 0 | This is dual purpose output. In the single device configuration (XI grounded), the device is more than half full when HF is low. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled. |
| Q0-Q8 | Outputs | 0 | Data outputs for 9-bit wide data. |

## STATUS FLAGS

| NUMBER OF WORDS |  |  |  | IN FIFO | FF |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AEF | HF | EF |  |  |  |  |
| $\mathbf{1 K}$ | $\mathbf{2 K}$ | $\mathbf{4 K}$ |  |  |  |  |
| 0 | 0 | 0 | H | L | H | L |
| $1-127$ | $1-255$ | $1-511$ | H | L | H | H |
| $128-512$ | $256-1024$ | $512-2048$ | H | H | H | H |
| $513-896$ | $1025-1792$ | $2049-3584$ | H | H | L | H |
| $897-1023$ | $1793-2047$ | $3585-4095$ | H | L | L | H |
| 1024 | 2048 | 4096 | L | L | L | H |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS - IDT72021

(Commercial: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT72021 } \\ & \text { COMMERCIL } \\ & t_{A}=25,35 \mathrm{~ns} \end{aligned}$ | $\begin{gathered} \text { IDT72021 } \\ \text { MILITARY } \\ \mathrm{t}_{\mathrm{A}}=30,40 \mathrm{~ns} \end{gathered}$ | IDT72021 <br> COMMERCIAL $t_{A}=50,65$, $80,120 \mathrm{~ns}$ |  |  | $\begin{gathered} \text { IDT72021 } \\ \text { MILITAARY } \\ \text { t }=50,65, \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. TYP. MAX. | MIN. TYP. MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $1 L^{(1)}$ | Input Leakage Current (Any Input) | $-1 \quad 1$ | $-10-)^{10}$ | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{LLO}^{(2)}$ | Output Leakage Current | $-10-10$ | -10 \% \% \% 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 - - | 2:4 \% \% \% - | 2.4 | - | - | 2.4 | - | - | V |
| $V_{\text {OL }}$ | Output Logic " 0 " Voltage $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - - 0.4. | $\stackrel{H}{2}+\quad 0.4$ | - | - | 0.4 | - | - | 0.4 | v |
| $\mathrm{lCCl}^{(3)}$ | Active Power Supply Current | - - .120 ${ }^{15}$ | - $\quad-140^{(5)}$ | - | 50 | 80 | - | 70 | 100 | mA |
| $\mathrm{ICC2}^{(3)}$ | Standby Current $\left(\overline{\mathrm{A}}=\bar{W}=\overline{\mathrm{RS}}=\overline{\mathrm{F}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathbb{H}}\right)$ |  | - 20 | - | 5 | 8 | - | 8 | 15 | mA |
| $\mathrm{lCC3}^{(L)}{ }^{(3)}$ | Power Down Current (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | $-\ddot{\#}{ }^{-1}{ }^{2}{ }_{500}$ | - 900 | - | - | 500 | - | - | 900 | $\mu \mathrm{A}$ |
| $\left.\mathrm{lcc}^{(S)}\right)^{(3)}$ | Power Down Current (All Input $=V_{C C}-0.2 \mathrm{~V}$ ) | $5$ | - - 9 | - | - | 5 | - | - | 9 | mA |

DC ELECTRICAL CHARACTERISTICS -IDT72031/041


## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. (L) - Low Power, (S) - Standard Power
3. $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$.
4. Tested at $f=20 \mathrm{MHz}$.
5. $I_{\mathrm{cc}}$ measurements are made with $\overline{O E}=\mathrm{HIGH}$.
6. Tested at $\mathrm{f}=15.3 \mathrm{MHz}$.


RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}(1)$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## AC ELECTRICAL CHARACTERISTICS-IDT72021 ${ }^{(1)}$

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | COM'L. | MIL. <br> $72021 \times 30$ | COM'L. |  | MIL. |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 72021×35 |  | 72021×40 |  | 72021×50 |  | $72021 \times 65$ |  | 72021×80 |  | $72021 \times 120$ |  |  |
|  |  | MIN. MAX. | MIN. MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{f}_{5}$ | Shift Frequency | - 28.5 | - 25 | - | 22.2 | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| $t_{\text {R }}$ | K Cycle Time | 35 \% | 40 - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{A}$ | Access Time | - 25 . |  | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | $\overline{\text { K Recovery Time }}$ | 10 \% | $10^{\text {- }}$ - | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RPW }}$ | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 25 | 30 - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RLI }}$ | $\overline{\bar{R}}$ Pulse Low to Data Bus at Low $Z^{(3)}$ | 5 § | $\stackrel{\text { § }}{\sim}$. | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{w L z}$ | W Pulse High to Data Bus at Low $Z^{(3,4)}$ | 5 «. | , \%/. ${ }^{-}$ | 5 | - | 5 | - | 5 | - |  | - | 5 | - | 5 | - | ns |
| tov | Data Valid from $\overline{\mathrm{R}}$ Pulse High | 5 - | 5\%\%- | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {RHZ }}$ | $\overline{\mathrm{R}}$ Pulse High to Data Bus at High $Z^{(3)}$ | - J18 | \#. 20 | - | 20 |  | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| $t_{\text {we }}$ | W Cycle Time | $35-$ | 40\% | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {WPW }}$ | W Pulse Width ${ }^{(2)}$ | 25 \% | 30, | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WR }}$ | W Recovery Time | 10 - |  | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {bs }}$ | Data Set-up Time | 15 \%... | 18\%\% - | 18 | - | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| $t_{\text {dH }}$ | Data Hold Time | 0 - | $\mathrm{O}^{\text {\% }}$ - | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {fSC }}$ | RS Cycle Time | 35 \% | 40\%\# - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RS }}$ | RS Pulse Width (2) | $25-$ | $30^{\circ}$ - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSS }}$ | RS Set-up Time | 25 \% | 30\% - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSR }}$ | RS Recovery Time | 10 . | ${ }^{10 \times}$ | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {RTC }}$ | RT Cycle Time | 35 | $\stackrel{40}{\text { an - }}$ | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {RT }}$ | RT Pulse Width ${ }^{(2)}$ | 25 | 30- | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{RTR}}$ | RT Recovery Time | $10^{3}$ \% | ¢0. | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RSF1 }}$ | AS to EF and AEF Low | - 3.35 | $-40$ | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {RSF2 }}$ | RS to RF and FF High | - \% 35 | $\stackrel{1}{\text { ¢ }}$, 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {REF }}$ | $\overline{\mathrm{R}}$ Low to EF Low | 25 | \#. 30 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {RFF }}$ | R High to FF High | -. 25 | \%. 30 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | $\overline{\text { R Pulse Width After EF High }}$ | 25\%\%\%\% | 30. - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WEF }}$ | W High to EF High | -\% 25 | T주․ 30 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WFF }}$ | W Low to FF Low | -§\% 25. | \% 30 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WHF }}$ | W Low to FF Low | - \%. 35 | « 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {RHF }}$ | $\overline{\text { B High to }}$ HF High | -...35 | $\cdots \quad 40$ | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {WPF }}$ | W Puise Width after FF High |  | 30 - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RF }}$ | $\overline{\mathrm{A}}$ High to Transitioning $\overline{\mathrm{AEFF}}$ | § 3 3, | , 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {WF }}$ | W Low to Transitioning $\overline{\text { AEF }}$ | ${ }^{3}$, 35 | \% 40 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| toenz | OE High to High-Z (Disable) ${ }^{(3)}$ | O\%M12. | $0 \quad 15$ | 0 | 17 | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| toeiz | OE Low to Low-Z (Enable) ${ }^{(3)}$ | 0. \%1\% | $0 \quad 15$ | 0 | 17 | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| $t_{\text {AOE }}$ | $\overline{O E}$ Low to Data Valid (Q0-8) | \% \% 15. | \% 18 | - | 20 |  | 25 | - | 30 | - | 40 | - | 40 | - | 40 | ns |

## NOTES:

1. Timings referenced as in $A C$ Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS - IDT72031/041 ${ }^{(1)}$

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{aligned} & 72031 \times 35 \\ & 72041 \times 35 \end{aligned}$ |  | $\begin{aligned} & 72031 \times 40 \\ & 72041 \times 40 \end{aligned}$ |  | $\begin{array}{r} 72031 \times 50 \\ 72041 \times 50 \\ \hline \end{array}$ |  | $\begin{array}{r} 72031 \times 65 \\ 72041 \times 65 \end{array}$ |  | $\begin{aligned} & 72031 \times 80 \\ & 72041 \times 80 \end{aligned}$ |  | $\begin{aligned} & 72031 \times 120 \\ & 72041 \times 120 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. |  |  |
| $\mathrm{f}_{\mathrm{s}}$ | Shift Frequency | - | 22.2 | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| $\mathrm{t}_{\mathrm{RC}}$ | $\overline{\mathrm{R}}$ Cycle Time | 45 | $\stackrel{+}{1}$ | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {A }}$ | Access Time | - | 35. | § | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | $\overline{\mathrm{K}}$ Recovery Time | 10 | $\stackrel{+}{*}$ | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| ${ }_{\text {trpW }}$ | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50. | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RLZ }}$ | $\overline{\mathrm{R}}$ Pulse Low to Data Bus at Low $Z^{(3)}$ | 5 | \% | 5\% | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {WLLZ }}$ | W Pulse High to Data Bus at Low $Z^{(3,4)}$ | 5 | - |  | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {dV }}$ | Data Valid from $\overline{\mathrm{R}}$ Pulse High | 5 | - | 5. | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{rHZ}}$ | $\overline{\mathrm{R}}$ Pulse High to Data Bus at High $Z^{(3)}$ | - | 20 | そ. | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| $t_{\text {wc }}$ | W Cycle Time | 45 | - | 50 \% | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| ${ }^{\text {twpw }}$ | W Pulse Width ${ }^{(2)}$ | 35 | \% | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WR }}$ | W Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {tos }}$ | Data Set-up Time | 18 | , | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| ${ }^{\text {t }}$ H | Data Hold Time | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {RSC }}$ | RS Cycle Time | 45 | \% | 50. | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RS }}$ | $\overline{\text { RS Pulse Width }}{ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {fis }}$ | RS Set-up Time | 35 | .. | 40, | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSR }}$ | $\overline{\text { AS Recovery Time }}$ | 10 | \". | 10. | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {PTC }}$ | RT Cycle Time | 45 | m. | 50. | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {RT }}$ | RT Pulse Width ${ }^{(2)}$ | 35 | \% | 40\% | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTR }}$ | RT Recovery Time | 10 | - | 10 * | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {RSF1 }}$ | $\overline{\mathrm{RS}}$ to EF and $\overline{\text { AEF }}$ Low | - | 43, |  | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {RSF2 }}$ | $\overline{\text { RS }}$ to RF and FF High | - | 45 | $\stackrel{ }{-}$ | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {REF }}$ | $\overline{\mathrm{R}}$ Low to EF Low | - | 30 | \% | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | $\overline{\mathrm{R}}$ High to FF High | $-$ | 30 | \% | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | $\overline{\text { R Pulse Width after EF High }}$ | 35 | - | 40* | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WEF }}$ | W High to EF High | - | 300. | \%, | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {WFF }}$ | W Low to FF Low | - | 30 | $\stackrel{1}{4}$ | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {WHF }}$ | W Low to AF Low | - | 45 | $\stackrel{\text { 莐 }}{ }$ | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {RHF }}$ | $\overline{\text { B High to }}$ सF High | - | \%45. | $\stackrel{\square}{*}$ | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {WPF }}$ | W Pulse Width after FF High | 35 | , | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RF }}$ | $\overline{\text { F }}$ High to Transitioning $\overline{\text { AEF }}$ | - | 45. | \% | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {WF }}$ | W Low to Transitioning $\overline{A E F}$ |  | \% 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {oemz }}$ | $\overline{\text { OE High to High-Z (Disable) }{ }^{(3)}}$ | 0 | 17. | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| toelz | OE Low to Low-Z (Enable) ${ }^{(3)}$ | 0 | \% ${ }^{1}$ | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| $\mathrm{t}_{\text {AOE }}$ | OE Low to Data Valid (00-8) | - | 20 | $\underline{-}$ | 25 | - | 30 | - | 40 | - | 40 | - | 40 | ns |

## NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read dataflow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(\boldsymbol{1}}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=O V$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 10 | pF |

NOTE:

1. These parameters are sampled and not $100 \%$ tested.


Figure 1. Output Load
*Includes scope and jig capacitances.


NOTES:

1. $E F, F F, M F$, and $\overline{A E F}$ may change status during Reset, but flags will be valid at $t_{\text {RSc }}$.
2. $\quad \mathrm{W}$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{iH}}$ around the rising edge of $\overline{\mathrm{RS}}$.

Figure 2. Reset


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write
 NOTE:

1. $E F, F F, \mathrm{AF}$, and $\overline{A E F}$ may change status during Retransmit, but flags will be valid att ${ }_{\text {RTC }}$.

Figure 6. Retransmit


Figure 7. Empty Flag Timing


Figure 8. Full Flag Timing


Figure 9. Almost-Empty/Almost-Full Flag and Halt-Full Timings


Figure 10. Output Enable TImings

## OPERATING CONFIGURATIONS

## SINGLE DEVICE CONFIGURATIION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion in (XI) control input is grounded (see

Figure 11). In this mode, the Half-Full Flag (HF), which is an active low output, is shared with Expansion Out ( $\overline{\mathrm{XO}}$ ).


Figure 11. Block Diagram of Single $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K} \times 9$ FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{E F}, \overline{\mathrm{FF}} \overline{\mathrm{HF}}$, and $\overline{\mathrm{AEF}}$ ) can be detected from any one device.

Figure 12 demonstrates an 18-bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.


NOTE:
Flag detection is accomplished by monitoring the $F F, E F, \overline{A F}$ and $\overline{A E F}$ signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 12. Block Diagram of $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K} \times 18$ FIFO Memory Used In Width Expansion Configuration

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K}$ words. Figure 13 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{XI}})$ pin of the next device. See Figure 13.
4. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag ( $\overline{E F}$ ). This requires the ORing of all $\overline{\mathrm{EF}}$ s and ORing of all $\overline{F F S}$ (i.e. all must be set to generate the correct composite $\overline{F F}$ or $\overline{E F}$ ). See Figure 13.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not avallable in the Depth Expansion Mode.
For additional information, refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".
COMPOUND EXPANSION MODE
The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 14).

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 15.

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{F F}$ is monitored on the device where $\bar{W}$ is used; $\overline{\mathrm{EF}}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flowthrough and write flow-through mode. For the read flow-through mode (Figure 16), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twer $+t_{A}$ ) ns after the rising edge of $\bar{W}$, called the first write edge. It remains on the bus until the $\bar{R}$ line is raised from low-to-high, after which the bus would go into a three-state mode after $t_{\text {RHz }} \mathrm{ns}$. The $\overline{E F}$ line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that $\bar{R}$ was low, more words can be written to the FIFO (the subsequent writes after the first write edge will deassert the empty flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when $\bar{R}$ is low. On toggling $\bar{R}$, the other words that were written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 17), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{\mathrm{FF}}$ to be deasserted, but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information, refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

## TRUTH TABLES

## TABLE I-RESET AND RETRANSMIT

Single device configuration/width expansion mode

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RS }}$ | $\overline{\mathrm{RT}}$ | XI | Read Pointer | Write Pointer | EF | FF | HF | $\overline{\text { AEF }}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 | 0 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{\text {1) }}$ | Increment (1) | X | X | X | X |

## NOTE:

1. Pointer will increment if flag is high.

TABLE II-RESET AND FIRST LOAD TRUTH TABLE
DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{R S}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTE:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device. See Figure 13.
$\overline{\mathrm{RS}}=$ Reset Input, $\mathrm{FL} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input,$\overline{\mathrm{FF}}=$ Half-Full Flag Output;
$\overline{\mathrm{AEF}}=$ Almost Empty/Almost Full Flag.


NOTE:

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.

Figure 13. Block Dlagram of $3 \mathrm{~K} / 6 \mathrm{~K} / 12 \mathrm{~K} \times 9$ FIFO Memory (Depth Expansion)


NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 13.
2. For Flag detection see section on Width Expansion and Figure 12.

Figure 14. Compound FIFO Expansion


Figure 15. Bidirectional FIFO Mode


Figure 16. Read Data Flow-Through Mode


Figure 17. Write Data Flow-Through Mode

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Plastic DIP
CERDIP
Plastic Leaded Chip Carrier
Leadless Chip Carrier
72021 - Com'I. Only
72021 - Mil. Only
72021/031/041-Com'I. Only
72021/031/041 - Mil. Only
72021/031/041-All
72021/031/041 - All
72021/031/041-All
72021/031/041 - All
Standard Power Low Power
$1024 \times 9$-Bit FIFO
$2048 \times 9$-Bit FJFO $4096 \times 9$-Bit FIFO

## FEATURES:

- First-ln/First-Out dual-port memory
- $2048 \times 9$ organization (IDT7203)
- $4096 \times 9$ organization (IDT7204)
- Low power consumption
- Active: 660mW (max.)
- Power down: 66mW (max.)
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with IDT7201A/7202A
- IDT7204 allows 4096 word structure without expansion
- Half-Full Flag capability in single device mode
- Master/Slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and full warning flags
- Auto retransmit capability
- High-performance CEMOS ${ }^{\text {TM }}$ technology
- Available in CERDIP, Plastic DIP, PLCC and LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7203/7204 are dual-port memories that utilize a special First-In/First-Out algorithm that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the Write $(\bar{W})$ and Read $(\bar{R})$ pins. The device has a read/write cycle time of $45 \mathrm{~ns}(22.2 \mathrm{MHz})$.

The device utilizes a 9 -bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7203/7204 is fabricated using IDT's high-speed CEMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $4096 \times 9$ organization for the IDT7204 allows a 4096 deep word structure without the need for expansion.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

PIN CONFIGURATIONS
FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BAA }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CCC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\text {IL }}(1)$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS - IDT7203/7204
(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7203S/L IDT7204S/L COMMERCIAL $\mathrm{t}_{\mathrm{A}}=35,50,65$ $80,120 \mathrm{~ns}$ |  |  | $\begin{gathered} \text { IDT7203S/L } \\ \text { IDT7204S/L } \\ \text { MILITARY } \\ \mathrm{t}_{\mathrm{A}}=40,50,65 \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $L_{\text {L }}{ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{L}_{\mathrm{o}}{ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage, $\mathrm{O}_{\mathrm{H}}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic " 0 " Voltage, $\mathrm{bL}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{lcC1}^{(3,4)}$ | Active Power Supply Current | - | 75 | 120 | - | 100 | 150 | mA |
| $\mathrm{ICC2}^{(3)}$ | Average Standby Current, ( $\bar{R}=W=\overline{\mathrm{RS}}=\mathrm{FL} / \mathrm{RT}=\mathrm{V}_{1 H}$ ) | - | 8 | 12 | - | 12 | 25 | mA |
| $\operatorname{lcc3}\left(L^{(3)}\right.$ | Power Down Current (All Input $=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ ) | - | - | 2 | - | - | 4 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{CC}_{3}(\mathrm{~S})^{(3)}}$ | Power Down Current (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | - | - | 8 | - | - | 12 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{OUT}}$.
2. $\bar{R} \geq V_{\mathrm{IH}}, 0.4 \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$.
3. $I_{c c}$ measurements are made with outputs open.
4. The 35 ns and $40 \mathrm{~ns} \mathrm{I}_{\mathrm{Cc}}$ measurements are made at 15.3 MHz .

## AC ELECTRICAL CHARACTERISTICS - IDT7203/04 ${ }^{(1)}$

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, T_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | COM'L. |  | MIL. |  | COMMERCIAL AND MILITARY |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 7203 \mathrm{~S} / \mathrm{L} 35 \\ & 7204 \mathrm{~S} / \mathrm{L} 35 \end{aligned}$ |  | $\begin{aligned} & 7203 \mathrm{~S} / \mathrm{L40} \\ & 7204 \mathrm{~S} / \mathrm{L40} \end{aligned}$ |  | $\begin{aligned} & 7203 \mathrm{~S} / \mathrm{L50} \\ & 7204 \mathrm{~S} / \mathrm{L} 50 \end{aligned}$ |  | 7203S/L65$7204 \mathrm{~S} / \mathrm{L} 65$ |  | $\begin{aligned} & 7203 S / L 80 \\ & 7204 S / L 80 \end{aligned}$ |  | $\begin{aligned} & \hline 7203 S / L 120 \\ & 7204 S / L 120 \end{aligned}$ |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\text {s }}$ | Shift Frequency | - | 22.2 | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| $t_{\text {RC }}$ | Read Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {BPW }}$ | Read Puise Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{RLZ}}$ | Read Pulse Low to Data Bus at Low $Z^{(3)}$ | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {wLz }}$ | Write Pulse Low to Data Bus at Low $Z(3,4)$ | 10 | - | 10 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {dV }}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{RHZ}}$ | Read Pulse High to Data Bus at High $Z^{(3)}$ | - | 20 | - | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| $t_{\text {wc }}$ | Write Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {wFW }}$ | Write Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {wR }}$ | Write Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {dS }}$ | Data Set-up Time | 18 | - | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {RS }}$ | Reset Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {fss }}$ | Reset Set-up Time | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RTC }}$ | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RTS }}$ | Retransmit Set-up Time ${ }^{(3)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {fiR }}$ | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {EFL }}$ | Reset to Empty Flag Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {HFF, }} \mathrm{t}_{\text {FFH }}$ | Reset to Half-Full and Full Flag High | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {REF }}$ | Read Low to Empty Flag Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read High to Full Flag High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RPE }}$ | Read Pulse Width after EF High | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WEF }}$ | Write High to Empty Flag High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WFF }}$ | Write Low to Full Flag Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {WhF }}$ | Write Low to Half- Full Flag Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\mathrm{RHF}}$ | Read High to Half-Full Flag Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {WPF }}$ | Write Pulse Width after FF High | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{XOL}}$ | Read/Write to XO Low | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| ${ }^{\text {xOH }}$ | Read/Write to XO High | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
|  | XI Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {xiR }}$ | XI Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {xis }}$ | XI Set-up Time | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |

## NOTES:

1. Timings referenced as in $A C$ Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read dataflow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)^{(1)}$

| SYMBOL | ITEM | CONDITIONS | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}{ }^{(3)}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}{ }^{(2,3)}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

NOTES:

1. This parameter is sampled and not $100 \%$ tested.
2. With output deselected.
3. Characterized values, not currently tested.

## SIGNAL DESCRIPTIONS: <br> INPUTS:

DATA IN ( $\mathrm{D}_{0}-\mathrm{D}_{8}$ )
Data inputs for 9-bit wide data.

## CONTROLS:

## RESET ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}})$ input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable $(\bar{W})$ inputs must be in the high state during the window shown in Figure 2 (i.e. thss before the rising edge of $\overline{\mathrm{RS}}$ ) and should not change until $\mathrm{t}_{\text {RSR }}$ after the rising edge of $\overline{\mathrm{RS}}$. Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be reset to high after master Reset (RS).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{F F}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (伊) will golow, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go high after $\mathrm{t}_{\text {RFF }}$, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\bar{R}$ )

A read cycle is initiated on the falling edge of the Read Enable $(\overline{\mathrm{R}})$ provided the Empty Flag (EF) is not set. The data is accessed on a First-In/First-Out basis independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}}$ ) goes high, the Data Outputs ( $\mathrm{Q}_{0}$ through $Q_{8}$ ) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the


Figure 1. Output Load
*Includes jig and scope capacitances.

Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after twef and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT ( $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ )

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In ( $\overline{\mathrm{XI}})$.

The IDT7203/7204 can be made to retransmit data when the Retransmit Enable ControL ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable $(\bar{W})$ must be in the high state during retransmit. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) depending on the relative locations of the read and write pointers.

## EXPANSION IN ( $\overline{\text { XII }}$ )

This input is a dual-purpose pin. Expansion in $(\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion in $(\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS:

## FULL FLAG ( $\overline{F F}$ )

The Full Flag ( $\overline{F F}$ ) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low after 2048 writes for the IDT7203 and 4096 writes for the IDT7204.

## EMPTY FLAG ( $\overline{E F}$ )

The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

## EXPANSION OUT/HALF FULL FLAG ( $\overline{X O} / \overline{\mathrm{HF}})$

This is a dual-purpose output. In the single device mode, when Expansion In (覀) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (XI) is connected to Expansion Out (XO) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

## DATA OUTPUTS $\left(Q_{0}-Q_{8}\right)$

$\mathrm{Q}_{0}-\mathrm{Q}_{8}$ are data outputs for 9-bit wide data. These output are in a high impedance condition whenever Read $(\overline{\mathrm{R}})$ is in a high state.


NOTES:

1. $E F, F F$ and $\overline{A F}$ may change status during Reset, but flags will be valid at $t_{\text {RSc }}$.
2. $W$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathbb{H}}$ around the rising edge of $\overline{\mathrm{RS}}$.

Figure 2. Reset


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write


NOTE:

1. $E F, F F$ and $A F$ may change status during Retransmit, but flags will be valid at $t_{\text {RTC }}$

Figure 6. Retransmit



Figure 8. Full Flag Timing


Figure 9. Half-Full Flag Timing

W
$\overline{\mathbf{R}}$

रо


Figure 10. Expansion Out


Figure 11. Expansion In

## OPERATING MODES:

## SINGLE DEVICE MODE

A single IDT7203/7204 may be used when the application requirements are for 2048/4096 words or less. The IDT7203/7204 are
in a Single Device Configuration when the Expansion In (XI) control input is grounded (see Figure 10). In this mode, the Half-Full Flag (HF), which is an active low output, is shared with Expansion Out (XO).


Figure 12. Block Diagram of Single $2048 \times 9 / 4096 \times 9$ FIFO

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{FF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 13
demonstrates an 18-bit word width by using two IDT7203/7204s. Any word width can be attained by adding additional IDT7203/7204s.


NOTE:
Flag detection is accomplished by monitoring the $\overline{F F}, \overline{\mathrm{EF}}$ and $\overline{\mathrm{HF}}$ signals on either (any) device used in the width expansion configuration. Do not connectany output control signals together.

Figure 13. Block Diagram of $2048 \times 18 / 4096 \times 18$ FIFO Memory Used In WIdth Expansion Mode

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT7203/7204 can easily be adapted to applications when the requirements are for greater than 2048/4906 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204s. Any depth can be attained by adding additional IDT7203/7204. The IDT7203/7204 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite $\overline{F F}$ or $\overline{E F}$ ). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.
For additional information, refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204s as shown in Figure 16. Care
must be taken to assure that the appropriate flag is monitored by each systems (i.e. $\overline{F F}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\bar{R}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted, a read flowthrough and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{t}_{\text {wEF }}+\mathrm{t}_{\mathrm{A}}$ ) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a three-state mode after $t_{\text {RHz }}$ ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that $\overline{\mathrm{R}}$ was low, more words can be written to the FIFO (the subsequent writes after the first write edge will deassert the empty flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when $\overline{\mathrm{R}}$ is low. On toggling $\overline{\mathrm{R}}$, the other words that were written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the FF to be deasserted but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{F F}$ is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information, refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

## TRUTH TABLES

## TABLE I-RESET AND RETRANSMIT-

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write PoInter | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |  |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |  |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |  |
| Read/Write | 1 | 1 | 0 | Increment 11$)$ | Increment $(1)$ | X | X | X |  |

## NOTE:

1. Pointer will increment if flag is high.

## TABLE II-RESET AND FIRST LOAD TRUTH TABLE-

DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{F L}$ | $\overline{X I}$ | Read Pointer | Write Pointer | $\bar{E} \bar{F}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | (1) | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | (1) | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | (1) | X | X | X | X |

## NOTE:

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
$\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output


B

Figure 14. Block Diagram of 6,144 $\times 9 / 12,288 \times 9$ FIFO Memory (Depth Expansion)


NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion


Figure 16. Bidirectional FIFO Mode


Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION



## FEATURES:

- First-In/First-Out dual-port memory
- 4K x 9-bit organization
- Low power consumption
- Ultra high speed: 15ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin-compatible with IDT7200/01/02/03/04 FIFO family
- Half-Full Flag capability in single device mode
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning flags
- Auto retransmit capability
- High-performance submicron BiCEMOS ${ }^{\top M}$ technology
- Available in 28-pin plastic DIP, CERDIP and 32-pin surface mount LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72B04 is a dual-port memory that utilizes a special First$\mathrm{In} /$ First-Out algorithm that loads and empties data on a first-in/firstout basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ $(\bar{R})$ pins. The device has a read/write cycle time of $25 \mathrm{~ns}(40 \mathrm{MHz})$.

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a RETRANSMIT (RT) capability that allows for reset of the read pointer to its initial position, when $\overline{R T}$ is pulsed low, to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT72B04 is fabricated using IDT's high-speed BICEMOS sub-micron technology. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $4 \mathrm{~K} \times 9$ organization allows a 4096 deep word structure without the need for expansion.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## PIN CONFIGURATIONS




## FEATURES:

- First-In/First-Out dual-port memory
- $4 \mathrm{~K} \times 18$-bit \& $8 \mathrm{~K} \times 18$-bit organization
- Low power consumption
- Ultra high speed: 50ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Half-Full Flag capability in single device mode
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning flags
- Auto retransmit capability
- High-performance submicron CEMOS ${ }^{\text {TM }}$ technology
- Available in 48 -pin plastic DIP, ceramic DIP and 52 -pin surface mount LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72045 and IDT72055 are dual-port memory that utilizes a special First-In/First-Out algorithm that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ $(\overline{\mathrm{R}})$ pins. The device has a read/write cycle time of 65 ns ( 15 MHz ).

The device utilizes a 18 -bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a RETRANSMIT (RT) capability that allows for reset of the read pointer to its initial position, when $\overline{\mathrm{RT}}$ is pulsed low, to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT72045 and IDT72055 are fabricated using IDT's highspeed CEMOS sub-micron technology. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $4 \mathrm{~K} \times 18$ organization allows a 4096 deep word structure and the $8 \mathrm{~K} \times 18$ allows an 8192 word structure without the need for expansion.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## PIN CONFIGURATIONS



DIP
TOP VIEW


LCC/PLCC
TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



## FEATURES:

- First-In/First-Out dual-port memory
- $8 \mathrm{~K} \times 9$-bit \& $16 \mathrm{~K} \times 9$-bit organization
- Low power consumption
- Ultra high speed: 50ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin-compatible with IDT7200/01/02/03/04 FIFO family
- Half-Full Flag capability in single device mode
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning flags
- Auto retransmit capability
- High-performance submicron CEMOS ${ }^{m}$ technology
- Available in 28 -pin plastic DIP, CERDIP and 32 -pin surface mount LCC and PLCC
- Military product is compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7205 and IDT7206 are memories that utilize a special First-In/First-Out algorithm that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ $(\bar{R})$ pins. The device has a read/write cycle time of $65 \mathrm{~ns}(15 \mathrm{MHz})$.

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a RETRANSMIT (隹) capability that allows for reset of the read pointer to its initial position, when RT is pulsed low, to allow for retransmission from the beginning of data. A Half-Full Flag is avaitable in the single device mode and width expansion modes.

The IDT7205 and IDT7206 are fabricated using IDT's highspeed CEMOS submicron technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $8 \mathrm{~K} \times 9$ organization allows a 8192 deep word structure and the 16 x 9 allows a 16384 word structure without the need for expansion.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

PIN CONFIGURATIONS


## FEATURES:

- 35 ns parallel port access time
- 50 MHz serial input/output port frequency
- Serial-to-Parallel, Parallel-to-Serial, Serial-to-Serial and Parallel-to-Parallel operations
- Easily expandable in depth and width
- Programmable wordlengths from 4 bits to any bit width using Flexishift ${ }^{\text {TM }}$ for serial operations without using any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Full-MinusOne, Empty, Almost-Empty ( $1 / 8$ from empty), Empty-Plus-One and Half-Full
- Asynchronous and simultaneous read and write operations
- Dual-ported zero fall-through time architecture
- Output enable control provided for parallel output port
- Retransmit capability in single device mode
- High-performance CEMOS ${ }^{\text {TM }}$ technology
- Available in 40-pin ceramic and plastic DIP, 44-pin LCC and $J$-Leaded PLCC
- Military product compliant to MIL-STD-883, Class B


## APPLICATIONS:

- High-Speed Data Acquisition Systems
- Local Area Network Buffers
- Remote Telemetry Buffers
- Serial Link Buffers
- High-Speed Parallel Bus-to-Bus Serial Communications
- Magnetic Media Controllers
- Single Chip Video Frame Buffers
- FAX/Printer Buffers


## DESCRIPTION:

The IDT72103/72104 are high-speed Parallel-Serial FIFOs that are ideally suited for serial communications, high-density media storage and local area networks.

The devices have four ports: two 9-bit parallel ports and the other two for serial input and serial output. A variety of operations can be performed: Serial-to-Parallel, Parallel-to-Serial, Serial-toSerial and Parallel-to-Parallel. The Parallel-Serial FIFOs can expand in depth or width for any of these modes.

A unique feature that enhances the bandwidth is the handling of serial wordlengths that are not a multiple of 9 . The IDT72103/72104 can be configured to handle serial wordlengths from 4 bits to words of any length using multiple devices. This feature is provided without using any additional ICs. For example, a user can configure a $4 \mathrm{~K} \times 24$ FIFO by using three devices to generate internal increments to the read/write pointers every 24 cycles.

A number of flags are provided to monitor the status of the FIFO. These include Full, Almost-Full (when the FIFO is more than $7 / 8$ full), Full-Minus-One (when the FIFO has one or zero locations left), Empty, Almost-Empty (when the FIFO is less than $1 / 8$ full), Empty-Plus-One (when there is only one or zero samples left in the FIFO) and Half-Full.

Read and Write controls are provided to permit asynchronous and simultaneous operations. An Output Enable control is provided on the parallel output port. Expansion control pins XO and $\overline{\mathrm{XI}}$ are provided to allow cascading for deeper FIFOs.

The IDT72103/72104 are manufactured using IDT's CEMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {Out }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


LCC/PLCC
TOP VIEW
RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCM }}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\text {CC }}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\text {IL }}{ }^{(1)}$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT72103/IDT72104 COMMERCIAL |  |  | IDT72103/IDT72104 MILITARY |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $\mathrm{ILL}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OL}}{ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\text {Out }}=-2 \mathrm{~mA}{ }^{(5)}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\mathrm{I}_{\mathrm{OUT}}=8 \mathrm{~mA}{ }^{(6)}$ | - |  | 0.4 | - | - | 0.4 | $\checkmark$ |
| $\mathrm{l}_{\mathrm{CC1}}$ (3) | Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| ICc2 (3) | Average Standby Current $\left(\bar{R}=W=\overline{W S T}=F L / R T=V_{I H}\right)$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{ICC3}^{(L)}{ }^{(3,4)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |
| $\mathrm{ICC3}^{(S)^{(3,4)}}$ | Power Down Current | - | - | 8 | - | - | 12 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {OUT }}$.
2. $\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\overline{\mathrm{W}}=\overline{\mathrm{R}}=\mathrm{Vcc}-0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$
3. $\bar{R} \geq V_{\text {IH }}, 0.4 \leq V_{\text {out }} \leq V_{C C}$
4. For SO, $\mathrm{I}_{\text {Out }}=-8 \mathrm{~mA}$.
5. Icc measurements are made with outputs open.
6. For SO, lout $=16 \mathrm{~mA}$

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | FIGURE | COM'L. <br> $72103 \times 35$ <br> $72103 \times 35$ <br> MIN. MAX. |  | MILITARY$72103 \times 40$$72103 \times 40$MIN. MAX. |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{array}{\|l\|} 72103 \times 50 \\ 72104 \times 50 \\ \text { MIN. MAX. } \\ \hline \end{array}$ | $\begin{aligned} & 72103 \times 65 \\ & 72104 \times 65 \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 72103 \times 80 \\ & 72104 \times 80 \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 72103 \times 120 \\ 72104 \times 120 \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  |  |
| $\mathrm{f}_{\text {S }}$ | Parallel I/O Shift Frequency | - | - | 22.2 |  |  | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| $\mathrm{f}_{\text {SOCP }}$ | Serial-Out Shift Frequency | - | - | 50 | - | 50 | - | 40 | - | 33 | - | 28 | - | 25 | MHz |
| $\mathrm{f}_{\text {SICP }}$ | Serial-In Shift Frequency | - | - | 50 | - | 50 | - | 40 | - | 33 | - | 28 | - | 25 | MHz |
| PARALLEL-OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {A }}$ | Access Time | 23 | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 23 | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RPW }}$ | Read Pulse Width | 23 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 23 | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| twlz | Write Pulse Low to Data Bus at Low $Z^{(1)}$ | 1 | 5 | - | 5 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{RLZ}}$ | Read Pulse Low to Data Bus at Low $Z^{(1)}$ | 23 | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{RHZ}}$ | Read Pulse High to Data Bus at High $Z^{(1)}$ | 23 | - | 20 | - | 25 | - | 30 | - | 30 | - | 35 | - | 35 | ns |
| $t_{\text {DV }}$ | Data Valid from Read Pulse High | 23 | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| PARALLEL INPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {DS }}$ | Data Set-up Time | 24 | 18 | - | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 24 | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 24 | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| t WPW | Write Pulse Width | 24 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 24 | 10 | - | 10 | - | 15 | - | 15 | - | 20 | -. | 20 | - | ns |
| RESET TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 18 | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RS }}$ | Reset Pulse Width | 18 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSS }}$ | Reset Set-up Time | 18 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSR }}$ | Reset Recovery Time | 18 | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| RESET TO FLAGS DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RSF1 }}$ | Reset to EF, $\overline{A E F}$ and EF+1 Low | 18 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {RSF2 }}$ | Reset to $\overline{H F}, \mathrm{FF}$ and FF-1 High | 18 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| RESET TO TIME DELAYED OUTPUTS - SERIAL MODE ONLY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSQL }}$ | Reset Going Low to $\mathrm{Q}_{0-8}$ Low | - | 20 | - | 20 | - | 35 | - | 50 | - | 65 | - | 105 | - | ns |
| trsah | Reset Going High to $Q_{0-8}{ }^{\text {High }}$ | - | 20 | - | 20 | - | 35 | - | 50 | - | 65 | - | 105 | - | ns |
| $\mathrm{t}_{\text {RSDL }}$ | Reset Going Low to $\mathrm{D}_{0-8}$ Low | - | 20 | - | 20 | - | 35 | - | 50 | - | 65 | - | 105 | - | ns |
| RETRANSMIT TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RTC }}$ | Retransmit Cycle Time | 19 | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width | 19 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTS }}$ | Retransmit Set-up Time | 19 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 19 | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| PARALLEL MODE FLAG PROPAGATION DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {REF }}$ | Read Low to EF Low | 25 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read High to FF High | 26 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\mathrm{RF}}$ | Read High to Transitioning FF , AEF and FF-1 | 27 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {RE }}$ | Read Low to Transitioning $\overline{A E F}$ and $E F+1$ | 28 | - | 45 | - | 45 | - | 65 | - | 80 | - | 100 | - | .140 | ns |
| $t_{\text {RPE }}$ | Read Pulse Width after EF High | 1 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | $\cdots$ | ns |
| $t_{\text {WEF }}$ | Write High to EF High | 25 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WFF }}$ | Write Low to FF Low | 26 | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WF }}$ | Write Low to Transitioning HF , AEF and FF-1 | 27 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {WE }}$ | Write High to Transitioning $\overline{A E F}$ and $E F+1$ | 28 | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {WPF }}$ | Write Pulse Width After FF High | 2 | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |

## AC ELECTRICAL CHARACTERISTICS（Continued）

（Commercial： $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ；Military： $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）

|  | PARAMETER | FIGURE | COM＇L． <br> $72103 \times 35$ <br> $72103 \times 35$ <br> MIN．MAX． |  | MILITARY <br> $72103 \times 40$ <br> $72103 \times 40$ <br> MIN．MAX． |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  |  |  |  | $\begin{aligned} & 72103 \times 50 \\ & 72104 \times 50 \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ | $\begin{aligned} & 72103 \times 65 \\ & 72104 \times 65 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 72103 \times 80 \\ & 72104 \times 80 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 72103 \times 120 \\ 72104 \times 120 \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  |  |
| DEPTH EXPANSION MODE DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\mathrm{XOL}}$ | Read／Write to XO Low | 20 | － | 35 |  |  | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | ns |
| ${ }^{\text {xOH }}$ | Read／Write to XO High | 20 | － | 35 | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | ns |
| $\mathrm{t}_{\mathrm{x} 1}$ | XI Pulse Width | 21 | 35 | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| $\mathrm{t}_{\mathrm{XIR}}$ | 不 Recovery Time | 21 | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| ${ }^{\text {x }}$ IS ， | XI Set－up Time | 21 | 15 | － | 15 | － | 15 | － | 15 | － | 15 | － | 15 | － | ns |
| SERIAL INPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {S2 }}$ | Serial Data In Set－up Time to SICP Rising Edge | 30 | 12 | － | 12 | － | 15 | － | 15 | － | 20 | － | 20 | － | ns |
| $t_{\text {H2 }}$ | Serial Data In Hold Time to SICP Rising Edge | 30 | 0 | － | 0 | － | 0 | － | 0 | － | 5 | － | 5 | － | ns |
| $t_{53}$ | SIX Set－up Time to SICP Rising Edge | 30 | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| $t_{\text {S }}$ | W Set－up Time to SICP Rising Edge | 30 | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| $t_{\text {H4 }}$ | W Hold Time to SICP Rising Edge | 30 | 7 | － | 7 | － | 7 | － | 10 | － | 12 | － | 15 | － | ns |
| $\mathrm{t}_{\text {SICW }}$ | Serial In Clock Width High／Low | 30 | 8 | － | 8 | － | 10 | － | 10 | － | 15 | － | 15 | － | ns |
| ts5 | SI／PI Set－up Time to SICP Rising Edge | 30 | 35 | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| SERIAL OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ S 6 | SO／PO Set－up Time to SOCP Rising Edge | 29 | 35 | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| $\mathbf{t}_{\mathbf{S 7}}$ | SOX Set－up Time to SOCP Rising Edge | － 29 | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| ${ }^{\text {t }} 8$ | $\overline{\mathrm{R}}$ Set－up Time to SOCP Rising Edge | 29 | 5 | － | 5 | $\cdots$ | 5 | － | 5 | － | 5 | 二 | 5 | － | ns |
| $\mathrm{t}_{\mathrm{H} 8}$ | F Hold Time to SOCP Rising Edge | 29 | 7 | － | 7 | － | 7 | － | 10 | － | 12 | － | 15 | － | ns |
| $t_{\text {Socw }}$ | Serial Out Clock Width High／Low | 29 | 8 | － | 8 | － | 10 | － | 10 | － | 15 | － | 15 | － | ns |
| SERIAL MODE RECOVERY TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {REFSO }}$ | $\begin{aligned} & \text { Recovery Time SOCP After EF } \\ & \text { Goes High } \end{aligned}$ | 32 | 35 | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| $t_{\text {REFSI }}$ | Recovery Time SICP After FF Goes High | 32 | 15 | － | 15 | － | 15 | － | 15 | － | 20 | － | 20 | － | ns |
| SERIAL MODE FLAG PROPAGATION DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {SOCEF }}$ | SOCP Rising Edge（Bit 0－First Word） to EF Low | 32 | $\because$ | 20 | － | 25 | － | 25 | － | 30 | － | 30 | － | 30 | ns |
| ${ }^{\text {t }}$ SOCFF | SOCP Rising Edge（Bit 0 －First Word） to FF High | 31 | － | 30 | － | 35 | － | 40 | － | 50 | － | 60 | － | 60 | ns |
| ${ }^{\text {t SocF }}$ | SOCP Rising Edge（Bit 0－Second Word）to FF－1，MF，AEF，EF＋1 High | 31 | － | 30 | － | 35 | － | 40 | － | 50 | － | 60 | － | 60 | ns |
| $t_{\text {SICEF }}$ | SICP Rising Edge（Bit 0 －First Word） to EF High | 34 | － | 45 | － | 50 | － | 65 | － | 80 | － | 80 | － | 80 | ns |
| $t_{\text {SICFF }}$ | $\begin{aligned} & \text { SICP Rising Edge (Bit } 0 \text { - First Word) } \\ & \text { to FF Low } \end{aligned}$ | 34 | － | 30 | － | 35 | － | 40 | － | 50 | － | 60 | － | 60 | ns |
| $t_{\text {SICF }}$ | SICP Rising Edge（Bit 0 －Second Word）to EF＋1，HF，AEF，FF－1 High | 33 | － | 45 | － | 50 | － | 65 | － | 80 | － | 80 | － | 80 | ns |
| SERIAL INPUT MODE DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PD1 }}$ | SICP Rising Edge to D（1） | 30 | 5 | 17. | 5 | 17 | 5 | 20 | 5 | 25 | 5 | 30 | 5 | 35 | ns |
| SERIAL OUTPUT MODE DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tPD2 | SOCP Rising Edge to Q（1） | 29 | 5 | 17 | 5 | 17 | 5 | 20 | 5 | 25 | 5 | 30 | 5 | 30 | ns |
| $\mathrm{t}_{\mathrm{SOHZ}}$ | SOCP Rising Edge to SO at High－Z ${ }^{(1)}$ | 29 | 5 | 16 | 5 | 16 | 5 | 16 | 5 | 20 | 5 | 25 | 5 | 30 | ns |
| $\mathrm{t}_{\text {SOLZ }}$ | SOCP Rising Edge to SO at Low－Z（1） | 29 | 5 | 22 | 5 | 22 | 5 | 22 | 5 | 22 | 5 | 30 | 5 | 35 | ns |
| $\mathrm{t}_{\text {SOPD }}$ | SOCP Rising Edge to Valid Data on SO | 29 | － | 18 | － | 18 | － | 18 | － | 22 | － | 30 | － | 35 | ns |
| OUTPUT ENABLE／DISABLE DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {OEHZ }}$ | Output Enable to High－Z（Disable）${ }^{(1)}$ | 22 | － | 16 | － | 16 | － | 16 | － | 20 | － | 25 | － | 30 | ns |
| $t_{\text {OeLZ }}$ | Output Enable to Low－Z（Enable）（1） | 22 | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | 5 | 二 | ns |
| $t_{\text {AOE }}$ | Output Enable to Data Valid（ $\mathrm{Q}_{0-8}$ ） | 22 | － | 20 | － | 20 | － | 22 | － | 25 | － | 30 | － | 35 | ns |

NOTE：
1．Guaranteed by design minimum times，not tested．

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## GENERAL SIGNAL DESCRIPTIONS:

## Inputs:

## Data Inputs ( $\mathrm{D}_{0}-\mathrm{D}_{8}$ )

In the parallel-in mode ( $\overline{\mathrm{S}} / \mathrm{Pl}$ is connected to $\mathrm{V}_{C C}$ ) $\mathrm{D}_{0}-\mathrm{D}_{8}$ are the data inputs.

The serial input mode is selected by grounding the $\overline{\mathrm{SI}} / \mathrm{PI}$ pin. The $D_{0-8}$ lines are then outputs which are used to program the width of the serial word.

## Reset ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input goes high-to-low. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read ( $\overline{\mathrm{R}})$ and Write $(\overline{\mathrm{W}})$ inputs must be high during reset. Half-Full Flag $(\overline{\mathrm{HF}})$ will be reset to high after Reset (RS).

## Write ( $\bar{W}$ )

A write cycle is initiated on the falling edge of Write if the Full Flag ( $\overline{\mathrm{FF}}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of Write $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go high after thFF allowing a valid write to begin.

## Read ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of Read ( $\overline{\mathrm{R}}$ ), provided the Empty Flag (EF) is not set. The data is accessed on a First-In/ First-Out basis independent of any ongoing write operations. After Read $\left(\overline{\mathrm{R}}\right.$ ) goes high, the Data Outputs ( $\mathrm{Q}_{0-8}$ ) will return to a highimpedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (EF) will go low, inhibiting further read operations with the data outputs remaining


Figure A. Output Load.
*Includes jig and scope capacitances.
in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after twef and a valid Read can then begin.
First Load/Retransmit ( $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ )
This is a dual-purpose input. In the Multiple Device mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). In the Single Device mode, this pin acts as the retransmit input. The Single Device mode is initiated by grounding Expansion $\ln (\overline{\mathrm{X}})$.

The IDT72103/4 can be made to retransmit data when the Retransmit ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read ( $\bar{R}$ ) and Write $(\bar{W})$ must be high during retransmit. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not available in the Depth Expansion mode and will affect Half-Full Flag $(\overline{\mathrm{HF}})$, depending on the relative locations of the read and write pointers.

## Expansion In ( $\overline{\mathrm{X} I}$ )

This input is a dual-purpose pin. Expansion $\ln (\overline{\mathrm{XI}})$ is grounded to indicate an operation in the Single Device mode. Expansion In $(\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device in the Depth Expansion or Daisy Chain mode.

## Output Enable ( $\overline{\mathrm{OE}}$ )

The parallel output buffers are tri-stated when $\overline{O E}$ is high.

## Outputs:

## Data Outputs ( $Q_{0}-Q_{8}$ )

Data outputs for 9-bit wide data. These outputs are in a high impedance condition wherever Read $(\overline{\mathrm{R}})$ is in a high state.

## Full Flag ( $\overline{F F}$ )

Full Flag ( $\overline{\mathrm{FF}}$ ) is asserted (LOW) when the FIFO is full. When the FIFO is full, the internal write pointer will not be incremented by additional write pulses.

## Serial-In Mode

When the FIFO is loaded serially, the Serial-In Clock (SICP) asserts the Full Flag. On the second rising edge of SICP, for the last word in the FIFO, the Full Flag is asserted (LOW) and is only deasserted by a subsequent read operation. Note that when the $\overline{F F}$ Is asserted, the last SICP for that word will have to be stretched as shown in Figure 33; otherwise, the data may be scrambled in the next write cycle after a word has been read from the FIFO.

## Parallel-In Mode

When the FIFO is in Parallel-In mode, the falling edge of Write asserts the Full Flag (LOW). The Full Flag is deasserted (HIGH) by subsequent read operations-either serial or parallel.

## Full-1 Flag ( $\overline{\mathrm{FF}-1}$ )

This flag is asserted (LOW) when the FIFO is one word away from being full. It remains asserted when the FIFO is full.

## Expansion Out/Half-Full Flag ( $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ )

This is a dual-purpose output. In the Single Device mode, when Expansion $\ln (\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a half-full memory. After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.

In the Multiple Device mode, Expansion In (XI) is connected to Expansion Out (XO) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

## Almost-Empty or Almost-Full Flag ( $\overline{\mathrm{AEF}}$ )

This flag is asserted (LOW) if there are 0-255 bytes or 1793-2048 bytes in the IDT72103, $2 \mathrm{~K} \times 9$ FIFO; it is asserted if there are 0-511 or 3585-4096 bytes in the IDT72104, $4 \mathrm{~K} \times 9$ FIFO.

## Empty +1 Flag ( $\overline{E F+1}$ )

In the parallel output mode, this flag is asserted (LOW) when there is one word or less in the FIFO. It remains LOW when the FIFO is empty.

When in the serial mode, the $\overline{E F+1}$ flag operates as an $\overline{E F+2}$ Flag. The $\overline{E F+1}$ goes LOW when the second to the last word is read from the RAM and is ready to be shifted out. The next word to be read is the next to the last word.

## TABLE 1: STATUS FLAGS

| NUMBER OF WORDS <br> IN FIFO |  | FF | FF-1 | AEF | HF | EF+1 | (1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EF |  |  |  |  |  |  |  |
| 2 K | 4K |  |  |  |  |  |  |
| 0 | O | H | H | L | H | L | L |
| 1 | 1 | H | H | L | H | L | H |
| $2-255$ | $2-511$ | H | H | L | H | H | H |
| $256-1024$ | $512-2048$ | H | H | H | H | H | H |
| $1025-1792$ | $2049-3584$ | H | H | H | L | H | H |
| $1793-2046$ | $3585-4094$ | H | H | L | L | H | H |
| 2047 | 4095 | H | L | L | L | H | H |
| 2048 | 4096 | L | L | L | L | H | H |

## NOTE:

1. $\overline{E F+1}$ acts as $\overline{E F+2}$ in the serial out mode.

## Empty Flag

## Parallel-Out Mode

When the FIFO is in the Parallel-Out mode and there is only one word in the FIFO, the falling edge of the $\overline{\mathrm{R}}$ line causes the Empty

Flag ( $\overline{\mathrm{EF}}$ ) line to be asserted (LOW). This is shown in Figure 25. The empty flag is then deasserted (HIGH) by either the rising edge of $\bar{W}$ or rising edge of SICP, as shown in Figure 25.

## Serial-Out Mode

The use of the Empty Flag ( $\overline{\mathrm{EF}}$ ) is important for proper serial-out operation when the FIFO is almost empty. The EF flag is asserted LOW after the first bit of the last word is shifted out. The EF flag is brought HIGH at the end of the next write ( $\bar{W}$ goes from LOW-toHIGH). In order to meet internal set-up times, the EF flag must be HIGH for a minimum period of time (therso) before the first shift out of the next word. This is analogous to the read flow-through mode in parallel output operation.

For continuous shifting at the highest clock rates, certain considerations apply. If the EFgoes LOW during the serial shift of a word, it must be HIGH at least one or two serial clocks before the first bit of the next word is started. Otherwise, the clock must be stopped until $\overline{\mathrm{EF}}$ has gone HIGH and the minimum set-up period is met. For continuous operation, the EF must be tested two clockcycles from the end of the serial word. For slower shift rates, the $\overline{E F}$ can be tested just before starting to shift the first bit of the next word.

## SERIAL SIGNAL DESCRIPTIONS:

## Serial Input (SI)

Serial data is read into the serial input register via the Serial Input: In both Depth and Serial Word Width Expansion modes, the Serial Input signals of the different IDT72103/4 devices in the expansion array are connected together.

## Serial Output (SO)

Serial data is output on the serial output pin. In both Depth and Serial Word Width Expansion modes the Serial Output signals of the different IDT72103/4 devices in the expansion array are connected together. Following reset, the serial output is tri-stated until the first positive edge of the serial output clock signal. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode, the serial output is tri-stated again after the ninth bit is output.

## Serial Input Clock (SICP)

New serial data is read into the serial input register on the rising edge of the Serial Input Clock signal. In both Depth and Serial Word Width Expansion modes, the Serial Input Clock signals of the different IDT72103/4 devices in the expansion array are connected together.

## Serial Output Clock (SOCP)

New serial data bits are read from the serial output register on the rising edge of Serial Output Clock signal. In both Depth and $\mathrm{Se}-$ rial Word Width Expansion modes, the Serial Output Clock signals of the different IDT72103/4 parts in the expansion array are connected together.

## Serial Input Expansion (SIX)

The Serial Input Expansion pin is tied high for single-device se-rial-input operation or parallel input operation. In the Serial Input Expansion mode, the SIX pin is tied high on the device that will source the lower order bits of the serial word. The device or devices that source the next higher order serial bits have their SIX pin (or pins) tied to the $D_{8}$ pin of the device that will source the next lower order bits of the serial word.

## Serial Output Expansion (SOX)

The Serial Output Expansion pin is tied high for single-device serial-output operation or parallel output operation. In the Serial Output Expansion mode, SOX is tied high on the device that will source the lower order bits of the serial word. The device or devices that source the next higher order serial bits have their SOX pin (or pins) tied to the $Q_{8}$ pin of the device that will source the next lower order bits of the serial word. Data is clocked out Least Significant Bit first.

## Serial/Paraliel Input ( $\overline{\mathrm{SI}} / \mathrm{PI}$ )

The Serial/Parallel Input pin programs whether the IDT72103/4 accepts parallel or serial data as input. When this pin is low, the FIFO expects serial data and the $D_{0}-D_{8}$ pins become outputs used to program the write signal and, therefore, program the serial input word width. For instance, connecting $\bar{D}_{6}$ to $\bar{W}$ will program a serial word width of 7 bits; connecting $D_{7}$ to $\bar{W}$ will program a serial word width of 8 bits and so on.

## Serial/Parallel Output ( $\overline{\mathrm{SO}} / \mathrm{PO}$ )

The Serial/Parallel Output pin programs whether the IDT72103/4 outputs parallel or serial data. When this pin is low, the FIFO expects serial data and the $Q_{0}-Q_{8}$ pins output signals used to program the read signal and, therefore, program the serial output word width.

## Operating the IDT72103/4 FIFO Full and Empty Bound-

 ary ConditionsThe design of the IDT72103/4 FIFOs gates out write pulses once the FIFO is full and gates out read pulses once the FIFO is empty.

Excess writes are ignored and, thus, do not overwrite valid data. Excess reads produce invalid data since the outputs of the FIFO are tri-stated when the Empty Flag is asserted, but but do not read data bytes out of sequence.
The Full and Empty flags signal the full and empty boundary conditions. An internal read cycle cannot begin until the Empty Flag is deasserted and a write cannot begin until the Full Flag is deasserted (Figures 1 and 2).

If Read is low prior to the deassertion of the Empty Flag, or Write is low prior to the deassertion of the Full Flag, they cannot be allowed to go high again until an appropriate minimum read or write pulse time has elapsed (Figure 1-t trPE and Figure $2-t_{\text {wPF }}$ ). Failure to observe this boundary condition timing produces internal read and write pulses of excessively short duration and may result in erratic operation.
The parallel outputs are tri-stated unless the Read signal $(\overline{\mathbf{R}})$ is low, Output Enable ( $\overline{\mathrm{OE}}$ ) is low and the Empty Flag ( $\overline{\mathrm{EF}}$ ) is deasserted (HIGH).


Figure 1. FIFO Empty Boundary Condition Timing


Figure 2. FIFO Full Boundary Condition Timing

## Parallel Operating Modes:

## Parallel Data Input

By setting $\overline{\text { SI }} /$ PIHIGH, the data is written into the FIFO in parallel through the $\mathrm{D}_{0-8}$ input data lines. A write cycle is initiated on the falling edge of the Write $(\bar{W})$ signal provided the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the $\bar{W}$ signal changes from HIGH-to-LOW and the Full Flag ( $\overline{F F}$ ) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of $\bar{W}$, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

## Parallel Data Output

By setting $\overline{\mathrm{SO}} / \mathrm{PO} \mathrm{HIGH}$, the Parallel-Out mode is chosen. A read cycle is initiated on the falling edge of Read $(\overline{\mathrm{R}})$ provided the Empty Flag is not set. The output data is accessed on a first-in/firstout basis, independent of the ongoing write operations. In the Par-allel-Out mode, as shown in Figure 23 the data is available $t_{A}$ after the falling edge of $\bar{R}$ and the output bus $Q$ goes into high impedance after R goes HIGH.

Alternately, the user can access the FIFO by keeping $\bar{R}$ LOW and enabling data on the bus by asserting Output Enable ( $\overline{\mathrm{OE}}$ ). When $\overline{\mathrm{R}}$ is LOW, the $\overline{\mathrm{OE}}$ signal enables data on the output bus. When $\overline{\bar{R}}$ is LOW and $\overline{O E}$ is HIGH, the output bus is three-stated. When $\bar{R}$ is HIGH, the output bus is disabled irrespective of $\overline{O E}$. The enable and disable times for Output Enable are shown in Figure 22.

## Single Device Mode

A singleIDT72103/4 may be used when the application requirements are for 2048/4096 words or less. The IDT72103/4 is in the Single Device Configuration when the Expansion In (XI) control input is grounded. (See Figure 3.) In this mode the Half-Full Flag $(\overline{\mathrm{HF}})$, which is an active low output, is shared with Expansion Out (XO).


Figure 3. Block Diagram of Single $2048 \times 9 / 4096 \times 9$ FIFO

## Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags can be detected from any one device. Figure 4 demonstrates an 18-bit word width by using two IDT72103/4s. Any word width can be attained by adding additional IDT72103/4s.


NOTE:

1. Flag detection is accomplished by monitoring the $\overline{F F}, \overrightarrow{E F}$ and the $\overrightarrow{H F}$ signals of either (any) device used in the width expansion configuration. Do not connect any flag signals together.

Figure 4. Block Diagram of $2048 \times 18 / 4096 \times 18$ FIFO Memory Used in Width Expansion Mode

TRUTH TABLES
TABLE 2: RESET AND RETRANSMIT-
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{F L}$ | XI | READ POINTER | WRITE POINTER | $\overline{A E F}, E F, E F+1$ | FF, FF-1 | HF |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment (1) | Increment (1) | X | X | X |

## NOTE:

1. Pointer will increment if appropriate flag is HIGH.

TABLE 3: RESET AND FIRST LOAD TRUTH TABLE-
DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE |  | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | READ POINTER | WRITE POINTER | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |  |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |  |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |  |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |  |

NOTES:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input

## Depth Expansion (Daisy Chain) Mode

The IDT72103/4 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 5 demonstrates Depth Expansion using three IDT72103/4s. Any depth can be attained by adding additional IDT72103/4s. The IDT72103/4 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input.
2. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 5.
3. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag ( EF ). This requires the OR-ing of all $\overline{\mathrm{EF}}$ s and OR-ing of all $\overline{F F} s$ (i.e., all must be set to generate the correct composite FF or $\overline{\mathrm{EF}}$ ). See Figure 5.
4. The Retransmit ( $\overline{\mathrm{AT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion mode.
5. All other devices must have $\overline{\mathrm{FL}}$ in the high state.


NOTE:

1. $\bar{S} / \mathrm{PI}$ and $\mathrm{SO} / \mathrm{PO}$ pins are tied to $\mathrm{V}_{\mathrm{CC}}$.

Figure 5. Block Diagram of 6,144 $\times 9 / 12,288 \times 9$-FIFO Memory, Depth Expansion

## Bidirectional Mode

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be
achieved by pairing IDT72103/4 as shown in Figure 6. Both Depth Expansion and Width Expansion may be used in this mode.


Figure 6. Bidirectional FIFO Mode

## Compound Expansion Mode

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 7).


NOTES:

1. For depth expansion block see DEPTH EXPANSION Section and Figure 5.
2. For Flag detection see WIDTH EXPANSION Section and Figure 4.

Figure 7. Compound FIFO Expansion

## Serial Operating Modes <br> Serial Data Input

The Serial Input mode is selected by grounding the $\overline{\mathrm{S}} / \mathrm{PI}$ line. The Do-8 lines are then outputs which are used to program the width of the serial word. They are taps off a digital delay line which are meant for connection to the $\bar{W}$ input. For instance, connecting $\mathrm{D}_{6}$ to $\bar{W}$ will program a serial word width of 7 bits, connecting $\mathrm{D}_{7}$ to $\bar{W}$ will program a serial word width of 8 bits and so on.

By programming the serial word width, an economy of clockcycles is achieved. As an example, if the word width is 6 bits, then on every 6th clock cycle the serial data register is written in parallel into the FIFO RAM array. Thus, the possible clock cycles for an extra 3 bits of width in the RAM array are not required.

The SIX signal is used for Serial-In Expansion. When the serial word width is 9 or less, the SIX input must be tied HIGH. When more than 9 bits of serial word width is required, more than one device is required. The SIX input of the least significant device must be tied HIGH. The D 8 pin of the least significant device must be tied to SIX of the next significant device. In other words, the SIX input of the most significant and intermediate devices must always be connected to the $D_{8}$ of the next least significant device.

Figure 8 shows the relationship of the SIX, SICP and $\mathrm{D}_{0-8}$ lines. In the standalone case (Figure 8), on the first LOW-to-HIGH of SICP, the $D_{1-7}$ lines go LOW and the $D_{0}$ line remains HIGH. On the next SICP clock edge, the $D_{1}$ goes HIGH, then $D_{2}$ and so on. This continues until the $D$ line, which is connected to $\bar{W}$, goes HIGH. On
the next clock cycle, after $\bar{W}$ is HIGH, all of the D lines go LOW again and a new serial word input starts.

In the cascaded case, the first LOW-to-HIGH SICP clock edge for a serial word will cause all timed outputs (D) to go LOW except for $D_{0}$ of the least significant device. The D outputs of the least significant device will go high on consecutive clock cycles until $D_{8}$. When $\mathrm{D}_{8}$ goes HIGH, the SIX of the next device goes HIGH. On the next cycle after the SIX input is brought HIGH, the $\mathrm{D}_{0}$ goes HIGH; then on the next cycle $D_{1}$ and so one. A $D_{1}$ output from the most significant device is issued to create the $\bar{W}$ for all cascaded devices.

The minimum serial word width is 4 bits and the maximum is virtually unlimited.

When in the Serial mode, the Least Significant Bit of a serial stream is shifted in first. If the FIFO output is in the Parallel mode, the first serial bit will come out on $Q_{0}$. The second bit shifted in is on $Q_{1}$ and so on.

In the Serial Cascade mode, the serial input (SI) pins must be connected together. Each of the devices then receives serial information together and uses the SIX and $\mathrm{D}_{0-8}$ lines to determine whether to store it or not.

The example shown in Figure 10 shows the interconnections for a serializing FIFO that transfers data to the internal RAM in 16-bit quantities (i.e. every 16 SICP cycles). This corresponds to incrementing the write pointer every 16 SICP cycles.

## SINGLE DEVICE SERIAL INPUT CONFIGURATION



Figure 8. Serial-In Mode Where 8-Bit Parallel Output Data Is Read


Figure 9. Serial-Input Circuitry

## SERIAL INPUT WIDTH EXPANSION



Figure 10. Serial-In Configuration for Serial-In to Parallel-Out Data of 16 bits

## SERIAL INPUT WITH DEPTH EXPANSION



NOTE:

1. All $\bar{S} / / P \mathrm{Pl}$ pins are tied to GND and $\overline{\mathrm{SO}} / \mathrm{PO}$ pins are tied to $\mathrm{V}_{\mathrm{Cc}} . \overline{\mathrm{OE}}$ is tied LOW. For $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ connections see Figure 17.

Figure 11. An $8 \mathrm{~K} \times 8$ Serial-In, Parallel-Out FIFO
SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION


NOTE:

1. All $\overline{S I} / P \mathrm{PI}$ pins is tied to GND. $\overline{\mathrm{SO}} / \mathrm{PO}$ is tied to $\mathrm{V}_{\mathrm{CC}}$. For $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ connections see Figure 17.

Figure 12. An $8 \mathrm{~K} \times 24$ Serial-In, Parallel-Out FIFO Using Six IDT72104s

## Serial Data Output

The Serial Output mode is selected by setting the $\overline{\mathrm{SO}} / \mathrm{PO}$ line low. When in the Serial-Out mode, one of the $\mathrm{Q}_{0-8}$ lines should be used to control the $\overline{\mathrm{R}}$ signal. In the Serial-Out mode, the $\mathrm{Q}_{0-8}$ are taps off a digital delay line. By selecting one of these taps and connecting it to the $\overline{\mathrm{R}}$ input, the width of the serial word to be read and shifted is programmed. For instance, if the $Q_{5}$ line is connected to the $\bar{R}$ input, on every sixth clock cycle a new word is read from the FIFO RAM array and begins to be shifted out. The serial word is shifted out Least Significant Bit first. If the input mode of the FIFO is parallel, the information that was written into the $D_{0}$ bit will come out as the fist bit of the serial word. The second bit of the serial stream will be the $D_{1}$ bit and so on.

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Q outputs except for $Q_{0}$ go LOW and a new serial word is started. On the next clock cycle, $Q_{1}$ will go HIGH, $Q_{2}$ on the next clock and so on, as shown in Figure 13. This continues until the Q line, which is connected to $\overline{\mathrm{R}}$, goes HIGH at which point all of the Q lines go LOW on the next clock and a new serial word is started.

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to $Q_{8}$ of the previous devices, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of SOCP, all the lines go LOW except for $Q_{0}$. Just as in the standalone case, on each consecutive clock cycle, each Q line goes HIGH in order of least to most significant. When $\mathrm{Q}_{8}$ (which is connected to the SOX input of the next device) goes HIGH, the $D_{0}$ of that device goes HIGH, thus cascading from one device to the next. The Q line of the most significant device, which programs the serial word width, is connected to all $\overline{\mathrm{R}}$ inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three-statable, only the device which is currently shifting out is enabled and driving the 1-bit bus.

Figure 15 shows an example of the interconnections for a 16-bit serialized FIFO.

## SINGLE DEVICE SERIAL OUTPUT CONFIGURATION



Figure 13. Serial-Out Configuration Where Input Data is Loaded in 8-Bit Quantities and Read Out Serially


Figure 14. Serial-Output Circuitry

## SERIAL-OUT WIDTH EXPANSION



SOCP



Figure 15. Serial Output for 16-Bit Parallel Data In. The Parallel Data In is tied to $\mathrm{D}_{0-8}$ of FIFO \#1 and $\mathrm{D}_{0-6}$ of FIFO \#2

## SERIAL OUTPUT WITH DEPTH EXPANSION



NOTE:

1. All $S T / P 1$ pins are tied to $V_{c c}$ and $\overline{S O} / P O$ pins are tied to GND. $\overline{O E}$ is tied LOW. For $F F$ and $E F$ connections see Figure 17.

Figure 16. An $8 \mathrm{~K} \times 8$ Parallel-In Serial-Out FIFO

## SERIAL IN AND SERIAL OUT WITH WIDTH AND DEPTH EXPANSION



NOTE:

1. All $\overline{R S}$ pins are connected together. All $\overline{O E}$ pins are connected LOW. All $\overline{S T} / P \mathrm{Pl}$ and $\overline{S O} / P O$ pins are grounded.

Figure 17. A $128 \mathrm{~K} \times 1$ Serial-In Serial-Out FIFO


NOTE:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{FF}}$ may change status during Reset, but flags will be valid at $\mathrm{t}_{\mathrm{Rsc}}$.

Figure 18. Reset


## NOTE:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{FF}}, \overline{\mathrm{AEF}}, \overline{\mathrm{FF}-1}$ and $\overline{\mathrm{EF}+1}$ may change status during Retransmit, but flags will be valid at $\mathrm{t}_{\mathrm{RTC}}$.

Figure 19. Retransmit

W

R

रо


Figure 20. Expansion-Out

XI

W
$\overline{\mathrm{R}}$


Figure 21. Expansion-In


Figure 22. Output Enable Timings

PARALLEL TIMINGS-READ/WRITE


Figure 23. Read Operation in Parallel Data Out Mode


Figure 24. Write Operation in Parallel Data In Mode

## PARALLEL TIMINGS-FLAGS



NOTES:

1. Data is valid on this edge.
2. The Empty Flag is asserted by $\bar{R}$ in the Parallel-Out mode and is specified by $t_{\text {REF }}$. The $E F$ flag is deasserted by the rising edge of $\mathbb{W}$.
3. First rising edge of Write after EF is set.

Figure 25. Empty Flag Timings in Parallel-Out Mode


NOTE:

1. For the assertion time, $t_{\text {wFF }}$ is used when data is written in the Parallel mode. The $\overline{\mathrm{FF}}$ is deasserted by the rising edge of $\overline{\mathrm{R}}$.

Figure 26. Full Flag Timings in Parallel-In Mode

## PARALLEL TIMINGS-FLAGS



Figure 27A. Almost Empty Flag Reglon


Figure 27B. Almost Full Flag Region


Figure 27C. HF, and FF-1 Flag Timing


Figure 28. Empty + 1 Flag Timings

## SERIAL TIMINGS-READ/WRITE



NOTE:

1. After SO/PO has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.

Figure 29. Read Operation in Serial-Out Mode


## NOTES:

1. For the Standalone mode, $\mathrm{N} \geq 4$ and the input bits are numbered 0 to $\mathrm{N}-1$.
2. For the recommended interconnections, $D_{1}$ is to be directly tied to $\bar{W}$ and the $t_{S 4}$ and $t_{H 4}$ requirements will be satisfied. For users that modify $\bar{W}$ externally, $t_{S 4}$ and $t_{H 4}$ have to be met.
3. After ST/PI has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.

Figure 30. Write Operation in Serial-In Mode

## SERIAL TIMINGS-FLAGS



## NOTES:

1. The FIFO is full and a new read sequence is starting.
2. On the first rising edge of SOCP, the FF is de-asserted: In the Serial-In mode, a new write operation can begin after $t_{\text {RFFS } 1}$ after FF goes HIGH. In the Parallel-In mode, a new write operation can occur immediately after FF flag goes HIGH.
3. The FF-I Flag is deasserted after the first SOCP of the second serial word.

Figure 31. Full Flag and Full-1 Flag Deassertion In the Serial-Out Mode


## NOTES:

1. Parallel write shown for reference only. Can also use serial input mode.
2. The Empty Flag is asserted in the Serial-Out mode by using the tsocer parameter. This parameter is measured in the worst case from the rising edge of the SOCP used to clock data bit 0 . Whenever EF goes LOW, there is only one word to be shifted out. In the Parallel-In mode, the EF flag is deasserted by the rising edge of $W$. In the Serial-In mode, the EF flag is deasserted by the rising edge of $W$.
3. First Write rising edge after $E F$ is set.
4. SOCP should not be clocked until EF goes HIGH.

Figure 32. Empty Flag and Empty+1 Flag Assertion in the Serial-Out Mode, FIFO Being Emptied

## SERIAL TIMINGS-FLAGS



NOTES:

1. The Full Flag is asserted in the Serial-In mode by using the tsIcfF parameter. This parameter is measured in the worst case from the rising edge of SICP followed by a ( $t_{P D 1}+t_{\text {WFF }}$ ) delay from the first rising edge of SICP of the last word.
2. First Read rising edge after $\overline{F F}$ is set.
3. SICP should not be clocked until FF goes HIGH.

Figure 33. Full Flag and Full-1 Flag Assertion in the Serial-In Mode, FiFO Being Filled


## NOTES:

1. Parallel Read shown for reference only. Can also use serial output mode.
2. The Empty Flag is deasserted when an entire word has been loaded into the internal RAM. It can occur after the first rising edge of SICP of the second Serial-In word. In the Serial-Out mode, a new read operation can begin $\mathrm{t}_{\text {REFSO }}$ after EF goes HIGH . In the Parallel-Out mode, anew read operation can occur immediately after $\overline{F F}$ goes HIGH.
3. The Empty +1 Flag is deasserted after the first rising edge of SICP of the third Serial-In word.

Figure 34. Empty Flag and Empty + 1 Flag Deassertion in Serial-In Mode

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B,
Plastic DIP
CERDIP
Plastic Leaded Chip Carrier Leadless Chip Carrier
( 50 MHz serial shift rate)
(40MHz serial shift rate)
(33MHz serial shift rate)
(28MHz serial shift rate)
(25MHz serial shift rate)
Standard Power
Low Power
$2048 \times 9$-Bit Parallel-Serial FIFO $4096 \times 9$-Bit Parallel-Serial FIFO

## FEATURES:

- $25 n$ s parallel port access time
- 50 MHz serial output port shift rate
- Easily expandable in depth and width
- Asynchronous and simultaneous read write
- Dual-ported zero fall-through time architecture
- Five flags to signal FIFO status: Empty, Full, Half-full, Almost-empty and Almost-full
- Least Significant or Most Significant bit first read selectable
- Low power consumption
- Available in 28-pin 300mil Plastic and Sidebraze THINDIP and surface mount 28 -pin SOIC
- Produced with advanced submicron CEMOS ${ }^{\text {TM }}$ high-performance technology


## DESCRIPTION:

The IDT72105, IDT72115 and IDT72125 are high-speed, low power parallel-to-serial FIFOs. These FIFOs fit well in output peripherals as a data buffer. Some typical applications are in laser printers, FAX machines, local area networks (LANs), video storage, and disk or tape controllers.

The IDT72105/15/25 have a 16 -bit parallel input port and a serial output port. Wider and Deeper parallel-to-serial data buffers can be built using multiple chips. IDT's unique serial expansion logic (RSIX, RSOX, FL/DIR) makes both depth and width expansion possible using a minimum number of pins.

Serial output is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant bit can be read first by programming the DIR pin after Reset.

Five flags, empty, full, half-full, almost-empty and almost-full are provided to monitor the FIFOs. The full and empty flags prevent any FIFO data overflow or underflow conditions. The half-full flag is available in both single and expansion configurations. The almost-empty and almost-full are only available in the single device configuration.

The IDT72105/15/25 are fabricated using IDT's high-speed submicron CEMOS ${ }^{\text {TM }}$ technology.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



PIN DESCRIPTIONS

| SYMBOL | NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ | Inputs | 1 | Data inputs for 16-bit wide data. |
| RS | Reset | 1 | When $\overline{\text { RS }}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. FF and RF go HIGH. EF and $\overline{A E F}$ go LOW. A reset is required before an initial WRITE after power-up. $\mathbb{V}$ must be high during the RS cycle. Also the First Load pin (FL/) is programmed only during Reset. |
| W | Write | 1 | A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | 1 | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| FL/DIR | First Load/ Direction | 1 | This is a dual purpose input used in the width and depth expansion configurations. The First Load (FL) function is programmed only during Reset (RS) and a LOW on FL indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) function is programmed during opera- tion after Reset and tells the device whether to read out the Least Significant or Most Significant bit first. |
| RSIX | Read Serial In Expansion | 1 | In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device. |
| So | Serial Output | 0 | Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together. |
| FF | Full Flag | 0 | When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is not full. |
| EF | Empty Flag | 0 | When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. |
| HF | Half Full Flag | 0 | When HF is LOW, the device is more than half full. When HF is HIGH, the device is empty to half full. |
| RSOX/AEF | Read Serial Out Expansion, Almost Empty. Almost Full Flag | 0 | This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an $\overline{A E F}$ output pin. When AEF is LOW, the device is empty to $1 / 8$ full -1 or $7 / 8$ full +1 to full. When $\overline{A E F}$ is $H I G H$, the device is $1 / 8$ full up to 7/8 full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion. |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |  | Single power supply of 5 V . |
| GND | Ground |  | Single ground of OV. |

## STATUS FLAGS

| NUMBER OF WORDS IN FIFO |  |  | FF | $\overline{A E F}$ | HF | $E F$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72105 | IDT72115 | IDT72125 |  |  |  |  |
| 0 | 0 | 0 | H | L | H | L |
| 1-31 | 1-63 | 1-127 | H | L | H | H |
| 32-128 | 64-256 | 128-512 | H | H | H | H |
| 129-224 | 257-448 | 513-896 | H | H | L | H |
| 225-255 | 449-511 | 897-1023 | H | L | L | H |
| 256 | 512 | 1024 | L | L | L | H |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | - | - | V |

DC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | MIN. | IDT72105 IDT72115 IDT72125 COMMERCIAL TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {L }}(1)$ | Input Leakage Current (Any Input) | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LL}}{ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\text {OUT }}=-2 \mathrm{~mA}{ }^{(5)}$ | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\mathrm{I}_{\text {OuT }}=8 \mathrm{~mA}{ }^{(6)}$ | - | - | 0.4 | V |
| $\mathrm{l}_{\mathrm{Cl1}^{(3)}}$ | Power Supply Current | - | 90 | 140 | mA |
| $\mathrm{ICC2}^{(3)}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{DIR}=\mathrm{V}_{1 H}\right)$ | - | 8 | 12 | mA |
| $\left.\operatorname{lccs}^{(L)}\right)^{(3,4)}$ | Power Down Current | - | - | 8 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathbb{I N}} \leq \mathrm{V}_{\text {OUT }}$.
2. $\overline{\mathrm{RS}} \leq \mathrm{V}_{\mathrm{LL}}, 0.4 \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}$
3. $\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{DIR}=\mathrm{W}=\overline{\mathrm{R}}=\mathrm{V}_{C C}-0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{V}_{C C}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$
4. Icc measurements are made with outputs open.
5. For SO, Iout $=-4 \mathrm{~mA}$
6. For SO, Iout $=16 \mathrm{~mA}$

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | FIGURE | $72105 \times 25$$72115 \times 25$$72125 \times 25$ |  | $\begin{aligned} & 72105 \times 50 \\ & 72115 \times 50 \\ & 72125 \times 50 \end{aligned}$ |  | $\begin{aligned} & \mathbf{7 2 1 0 5 \times 8 0} \\ & 72115 \times 80 \\ & \mathbf{7 2 1 2 5 \times 8 0} \end{aligned}$ |  | $\begin{aligned} & 72105 \times 120 \\ & 72115 \times 120 \\ & 72125 \times 120 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $t_{s}$ | Parallel Shift Frequency | - | - | 22.2 | - | 15 | - | 10 | - | 7 | MHz |
| tsocp | Serial Shift Frequency | - | - | 50 | - | 40 | - | 28 | - | 25 | MHz |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 1 | 35 | - | 65 | - | 100 | - | 140 | - | ns |
| twpw | Write Pulse Width | 1 | 25 | - | 50 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {wr }}$ | Write Recovery Time | 1 | 10 | - | 15 | - | 20 | - | 20 | - | ns |
| ${ }^{t}{ }_{\text {d }}$ | Data Set-up Time | 1 | 10 | - | 15 | - | 15 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 1 | 0 | - | 5 | - | 5 | - | 10 | - | ns |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOCP }}$ | Serial Clock Cycle Time | 2 | 20 | - | 25 | - | 35 | - | 40 | - | ns |
| $\mathrm{t}_{\text {socw }}$ | Serial Clock Width High/Low | 2 | 8 | - | 10 | - | 15 | - | 18 | - | ns |
| ${ }^{\text {t SOPD }}$ | SOCP Rising Edge to SO Valid Data | 2 | - | 10 | - | 12 | - | 17 | - | 20 | ns |
| ${ }^{\text {t }}$ SOHz | SOCP Rising Edge to SO at High Z $^{(1)}$ | 2 | 3 | 10 | 3 | 12 | 3 | 17 | 3 | 20 | ns |
| ${ }^{\text {tsolz }}$ | SOCP Rising Edge to SO at Low $Z^{(1)}$ | 2 | 3 | 10 | 3 | 12 | 3 | 17 | 3 | 20 | ns |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {WEF }}$ | Write High to EF High | 4.5 | - | 20 | - | 25 | - | 35 | - | 40 | ns |
| $t_{\text {WFF }}$ | Write Low to FF Low | 3,6 | - | 30 | - | 40 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\text {WF }}$ | Write Low to Transitioning HF, AEF | 7 | - | 30 | - | 40 | - | 50 | - | 60 | ns |
| $t_{\text {WPF }}$ | Write Pulse Width After FF High | 6 | 25 | - | 50 | - | 80 | - | 120 | - | ns |
| ${ }^{\text {t }}$ SOCEF | SOCP Rising Edge to EF Low | 4,5 | - | 20 | - | 25 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\text {SOCFF }}$ | SOCP Rising Edge to FF High | 3,6 | - | 30 | - | 40 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\text {SocF }}$ | SOCP Rising Edge to Transitioning HF, AEF | 7 | - | 30 | - | 40 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\text {refso }}$ | SOCP Delay After EF High | 5 | 35 | - | 65 | - | 100 | - | 140 | - | ns |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 8 | 35 | - | 65 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {RS }}$ | Reset Pulse Width | 8 | 25 | - | 50 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {fSS }}$ | Reset Set-up Time | 8 | 25 | - | 50 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {fSR }}$ | Reset Recovery Time | 8 | 10 | - | 15 | - | 20 | - | 20 | - | ns |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {fis }}$ | FL Set-up Time to RS Rising Edge | 9 | 5 | - | 7 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {FLH }}$ | FL. Hold Time to $\overline{\text { RS Rising Edge }}$ | 9 | 0 | - | 0 | - | 5 | - | 5 | - | ns |
| $t_{\text {dins }}$ | DIR Set-up Time to SOCP Rising Edge | 9 | 5 | - | 7 | - | 10 | - | 10 | - | ns |
| $t_{\text {dinh }}$ | DIR Hold Time from SOCP Rising Edge | 9 | 0 | - | 0 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {SOXD1 }}$ | SOCP Rising Edge to RSOX Rising Edge | 9 | 3 | 11 | 3 | 15 | 3 | 20 | 3 | 20 | ns |
| $\mathrm{t}_{\text {SOXD2 }}$ | SOCP Rising Edge to RSOX Falling Edge | $9:$ | 3 | 11 | 3 | 15 | 3 | 20 | 3 | 20 | ns |
| ${ }^{t_{\text {sixs }}}$ | $\begin{aligned} & \text { RSIX Set-up Time to SOCP } \\ & \text { Rising Edge } \end{aligned}$ | 9 | 5 | - | 7 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {SIXH }}$ | RSIX Hold Time from SOCP Rising Edge | 9 | 0 | - | 0 | - | 5 | - | 5 | - | ns |

## NOTE:

1. Guaranteed by design minimum times, not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | (1) | CONDITIONS | MAX. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 12 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## FUNCTIONAL DESCRIPTION

## ParalleI Data Input

The device must be reset before beginning operation so that all flags are set to location zero. In width or depth expansion the First Load pin (FL) must be programmed to indicate the first device. The data is written into the FIFO in parallel through the $D_{0-15}$ input data lines. A write cycle is initiated on the falling edge of the Write $(\bar{W})$ signal provided the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the $\bar{W}$


Figure A. Output Load.

1. Includes jig and scope capacitances.
2. For $\mathrm{SO}, \mathrm{Rx}=100 \Omega$. For all other outputs, $\mathrm{Rx}=200 \Omega$.
signal changes from HIGH-to-LOW and the Full Flag ( $\overline{\mathrm{FF}}$ ) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of $\bar{W}$, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.


Figure 1. Write Operation

## Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.


Figure 2. Read Operation


Figure 3. Full Flag from Last Write to First Read


Figure 4. Empty Flag from Last Read to First Write
NOTE:

1. SOCP should not be clocked until EF goes high.


Figure 5. Empty Boundry Condition Timing
NOTE:

1. SOCP should not be clocked until EF goes high.


Figure 6. Full Boundary Condition Timing


Figure 7. Half Full, Almost Full and Almost Empty Timings


Figure 8. Reset

NOTE:

1. $E F, \overrightarrow{F F}, \overrightarrow{H F}$ and $\overline{A E F}$ may change status during Reset, but flags will be valid at $t_{\text {RSC }}$.


Figure 9. Serial Read Expansion

## OPERATING CONFIGURATIONS

## Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line
is tied HIGH and indicates single device operation to the device. The RSOX/ $\overline{\text { AEF }}$ pin defaults to AEF, and outputs the Almost Empty and Almost Full Flag.


Figure 10. Single Device Configuration
TABLE 1: RESET AND FIRST LOAD TRUE TABLESINGLE DEVICE CONFIGURATION

| MODE |  | INPUTS |  |  | INTERNAL STATUS |  | $\overline{c \mid}$ OUTPUTS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{F L}$ | DIR | READ POINTER | WRITE POINTER | $\overline{A E F}, \overline{E F}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |  |
| Reset | 0 | X | X | Location Zero | Location Zero | 0 | 1 | 1 |  |
| Read/Write | 1 | X | 0,1 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |  |

## NOTE:

1. Pointer will increment if appropriate flag is HIGH.

## Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together as shown in Figure 11 and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the $\overline{F L} / D I R$ pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1 -bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant Bit is read first out of each device.

The three flag outputs, Empty ( $\overline{\mathrm{EF}}$ ), Half Full ( $\overline{\mathrm{CF}}$ ) and Full ( $\overline{\mathrm{FF}}$ ), should be taken from the Most Significant Device (in the example, FIFO \#2). The Almost Empty and Almost Full Flag is not available due to using the RSOX pin for expansion.


Figure 11. Width Expansion for 32-bit Parallel Data In

## Depth Expansion (Daisy Chain) Mode

The IDT 72105/15/25 can easily be adapted to applications where the requirements are for greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25 and an IDT74FCT 138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO to write data into. A byte of data should be written sequentially into each FIFO so that the RSOX/RSIX handshake can control reading out the data in the correct sequence. The IDT72105/15/25 operate in the Depth Expansion Mode when the following conditions are met:

1. The first device must be designated by programming $\overline{F L}$ LOW at Reset. All other devices to be programmed HIGH.
2. The Read Serial Out Expansion (RSOX) of each device must be tied to the Read Serial In Expansion (RSIX of the next device in the manner shown).
3. External logic is needed to generatecomposite Empty, Half Full and Full Flags. This requires the OR-ing of all $\overline{E F}, \overline{H F}$ and $\overline{F F}$ Flags.
4. The Almost Empty and Almost Full Flag is not available due to using the RSOX pin for expansion.


Figure 12. A $3 \mathrm{~K} \times 16$ Parallel-to-Serial FIFO using the IDT72125
TABLE 2: RESET AND FIRST LOAD TRUTH TABLEWIDTH/DEPTH COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{R S}$ | $\overline{F L}$ | DIR | READ POINTER | WRITE POINTER | $\overline{\text { EF }}$ | $\mathrm{HF}, \overline{\mathrm{FF}}$ |
| Reset-First Device | 0 | 0 | X | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | X | Location Zero | Location Zero | 0 | 1 |
| Read/Write | $\mathbf{1}$ | X | 0,1 | X | X | X | X |

## NOTE:

1. $\overline{\mathrm{RS}}=$ Reset Input, $\mathrm{FL} / D I R=$ First Load/Direction, $\mathrm{EF}=$ Empty Flag Output, $\mathrm{HF}=$ Half Full Flag Output, $\mathrm{FF}=$ Full Flag Output

## Compound Expansion (Dalsy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

1. The RSOX-to-RSIX expansion signals are wrapped around sequentially.
2. The write $(\bar{W})$ signal is expanded in width.
3. Flag signals are only taken from the Most Significant Devices.
4. The Least Significant device in the array must be programmed with a LOW on FL/DIR during reset.


Figure 13. A $3 \mathrm{~K} \times 32$ Parallel-to-Serial FIFO using the IDT72125

## ORDERING INFORMATION



Plastic THINDIP (300mil)
Sidebraze THINDIP ( 300 mil )
Small Outtine (Gull Wing)
. 50 MHz serial shift rate) ( 40 MHz serial shift rate)
(28MHz serial shift rate) ( 25 MHz serial shift rate)

Parallel Access Time ( $t_{A}$ )

## Low Power

$256 \times 16$-Bit Parallel-to-Serial FIFO
$512 \times 16$-Bit Parallel-to-Serial FIFO
$1024 \times 16$-Bit Parallel-to-Serial FIFO

## FEATURES:

- 35ns parallel port access time
- 50 MHz serial port shift rate
- Easily expandable in depth and width
- Programmable word lengths including 7-9, 16-18, and 32-36 bits using Flexishift ${ }^{T M}$ serial output without using any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Half-Full, Almost-Empty ( $1 / 8$ from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-ported zero fall-through time architecture
- Retransmit capability in single device mode
- Produced with high performance, low-power CEMOS ${ }^{\text {M }}$ technology
- Available in 28-pin ceramic and plastic DIP, 32-pin LCC and J-leaded PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72131/72141 are high-speed, low power parallel-toserial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDT's serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.

The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDT's unique Flexishift ${ }^{\text {TM }}$ serial expansion logic (SOX, NR) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8,9,16, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost-empty ( $1 / 8$ ) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDT's high-speed submicron CEMOS ${ }^{T M}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883; Class B.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



PIN DESCRIPTIONS

| SYMBOL | NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{8}$ | Inputs | 1 | Data inputs for 9-bit wide data. |
| RS | Reset | 1 | When $\overline{R S}$ is setlow, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go high, and $\overline{A E F}$ and EF go low. A reset is required before an initial WRITE after power-up. W must be high and SCOP low during RS cycle. SOCP must have also completed its serial word so that NR is high. |
| W | Write | 1 | A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | 1 | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| NR | Next Read | 1 | To program the Serial Out data word width, connect NR with one of the Data Set pins ( $\mathrm{Q}_{4}, \mathrm{Q}_{6}, \mathrm{Q}_{7}$ and $\mathrm{Q}_{8}$ ). For example, NR - $Q_{7}$ programs for a 8 -bit Serial Out word width. |
| FL/RT | First Load/ Retransmit | 1 | This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-low) will set the internal READ pointer to the firstlocation. There is no effect on the WRITE pointer. SOCP and W must be high before setting FL/RT low. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device. |
| XI | Expansion In | 1 | In the single device configuration, XT is grounded. In depth expansion or daisy chain expansion, XI is connected to XO (expansion out) of the previous device. |
| sox | Serial Output Expansion | 1 | In the Serial Output Expansion mode, SOX is tied high on the device that will source the lower order bits of the serial word. The device or devices that source the next higher order serial bits have their SOX pin tied to the $\mathrm{Q}_{8}$ pin of the device that will source the next lower order bits of the serial word. Data is then clocked out least significant bit first. For single device operation, SOX is tied high. |
| so | Serial Output | 0 | Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte. |
| FF | Full Flag | 0 | When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is not full. |
| EF | Empty Flag | 0 | When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. |
| $\overline{\text { AEF }}$ | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{A E F}$ is low, the device is empty to $1 / 8$ full or $7 / 8$ to completely full. When $\overline{A E F}$ is high, the device is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| XO/AF | Expansion Out/ Halt-Full Flag | 0 | This is a dual purpose output. In the single device configuration (XI grounded), the device is more than half full when AF is low. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled. |
| $\begin{aligned} & Q_{4}, Q_{6} \\ & Q_{7} \text { and } Q_{8} \end{aligned}$ | Data Set | 0 | The appropriate Data Set pin $\left(Q_{4}, Q_{6}, Q_{7}\right.$ or $\left.Q_{8}\right)$ is connected to NR to program the Serial Out data word width. For example: $Q_{6}-\overline{N R}$ programs a 7-bit word width, $Q_{8}-$ NR programs a 9 -bit word width, etc. |
| $V_{\text {cc }}$ | Power Supply |  | Single Power Supply of 5 V . |
| GND | Ground |  | Single Ground at 10V. |

## STATUS FLAGS

| NUMBER OF WORDS IN FIFO |  | FF | $\overline{\text { AEF }}$ | HF | EF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72131 | IDT72141 |  |  |  |  |
| 0 | 0 | H | L | H | L |
| 1-255 | 1-511 | H | L | H | H |
| 256-1024 | 512-2048 | H | H | H | H |
| 1025-1792 | 2049-3584 | H | H | L | H |
| 1793-2047 | 3585-4095 | H | L | L. | H |
| 2048 | 4096 | L | L | L | H |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OuT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}(1)$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{V} \mathrm{Cc}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT72131/IDT72141 COMMERCIAL |  |  | IDT72131/IDT72141 MILITARY |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $\mathrm{l}_{1 L}{ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic "0" Voltage | - | - | 0.4 | - | - | 0.4 | v |
| $\mathrm{ICC1}^{(3)}$ | Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| $\mathrm{I}_{\text {cc2 }}(3)$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RST}}=\mathrm{FL} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{iH}}\right)$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{l}_{\mathrm{CC3}}(\mathrm{~L})^{(3,4)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |
| $\mathrm{I}_{\mathrm{CC} 3}(\mathrm{~S})^{(3,4)}$ | Power Down Current | - | - | 8 | - | - | 12 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathbb{I}} \leq \mathrm{V}_{\text {OUT }}$.
2. $\overline{\mathrm{A}} \geq \mathrm{V}_{\mathbb{H}}, 0.4 \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{Cc}}$
3. lcc measurements are made with outputs open.
4. $\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{RT}=\mathrm{W}=\overline{\mathrm{R}}=\mathrm{V}_{c c}-0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{V}_{c c}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$

AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | COM'L$72131 \times 35$$72141 \times 35$ |  | MIL.$72131 \times 40$$72141 \times 40$ |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline 72131 \times 50 \\ & 72141 \times 50 \end{aligned}$ | $\begin{aligned} & 72131 \times 65 \\ & 72141 \times 65 \end{aligned}$ |  | $\begin{aligned} & 72131 \times 80 \\ & 72141 \times 80 \end{aligned}$ |  | $\begin{aligned} & 72131 \times 120 \\ & 72141 \times 120 \end{aligned}$ |  |  |
|  |  | MIN. | MAX. |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. |
| $t_{s}$ | Parallel Shift Frequency | - | 22.2 | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| ${ }^{\text {t }}$ SOCP | Serial-Out Shift Frequency | - | 50 | - | 50 | - | 40 | - | 33 | - | 28 | - | 25 | MHz |
| PARALLEL INPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {DS }}$ | Data Set-up Time | 18 | - | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| ${ }^{\text {t }}$ | Data Hold Time | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {t }}$ wc | Write Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {wPW }}$ | Write Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {WEF }}$ | Write High to EF High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| ${ }^{\text {t }}$ WFF | Write Low to FF Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| ${ }^{\text {w }}$ F | Write Low to Transitioning AF, AEF | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| ${ }^{\text {W WPF }}$ | Write Pulse Width After FF High | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| SERIAL OUTPUT MODE TIMIMGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ SOHz | SOCP Rising Edge to SO at High Z ${ }^{(1)}$ | 5 | 16 | 5 | 16 | 5 | 26 | 5 | 20 | 5 | 25 | 5 | 35 | ns |
| ${ }^{\text {tsolz }}$ | SOCP Rising Edge to SO at Low Z(1) | 5 | 22 | 5 | 22 | 5 | 22 | 5 | 22 | 5 | 30 | 5 | 35 | ns |
| $t_{\text {SOPD }}$ | SOCP Rising Edge to Valid Data on SO | - | 18 | - | 18 |  | 18 | - | 22 | - | 30 |  | 35 | ns |
| ${ }^{\text {tsox }}$ | SOX Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {socw }}$ | Serial In Clock Width High/Low | 8 | - | 8 | - | 10 | - | 10 | - | 15 | - | 15 | - | ns |
| ${ }^{\text {t Socef }}$ | SOCP Rising Edge (Bit 0-First Word) to EF Low | - | 20 | - | 25 | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| ${ }^{\text {t }}$ SOCFF | SOCP Rising Edge to FF High | - | 30 | - | 35 | - | 40 | - | 50 | - | 60 | - | 65 | ns |
| $\mathrm{t}_{\text {SOCF }}$ | SOCP Rising Edge to HF, AEF, High | - | 30 | - | 35 | - | 40 | - | 50 | - | 60 | - | 65 | ns |
| $\mathrm{t}_{\text {REFSO }}$ | Recovery Time SOCP After EF High | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| RESET TIMINGS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {RS }}$ | Reset Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RSS }}$ | Reset Set-up Time | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {RSF } 1}$ | Reset to EF and AEF Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {RSF2 }}$ | Reset to HF and FF High' | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |

## RETRANSMIT TIMINGS

| $t_{\text {RTC }}$ | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RT }}$ | Retransmit Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RTS }}$ | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| DEPTH EXPANSION MODE DELAYS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ OL | Read/Write to XO Low | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $\mathrm{t}_{\mathrm{XOH}}$ | Read/Write to XO High | -. | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| ${ }^{\text {t }}$ x | XI Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| ${ }^{\text {t }}$ (1R | XI Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {xis }}$ | XI Set-up Time | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |

NOTE: 1. Guaranteed by design minimum times, not tested.

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

GND to 3.0 V
3ns
1.5 V
1.5 V

See Figure 1

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{iN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | $\mathrm{p} F$ |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## FUNCTIONAL DESCRIPTION

Parallel Data Input
The data is written into the FIFO in parallel through the $D_{0-8}$ input data lines. A write cycle is initiated on the falling edge of the Write $(\bar{W})$ signal provided the Full Flag $(\overline{F F})$ is not asserted. If the $\bar{W}$ signal changes from HIGH-to-LOW and the Full Flag ( $\overline{\mathrm{FF}}$ ) is already


Figure A. Output Load.
*Includes jig and scope capacitances.
set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of $\bar{W}$, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.


Figure 1. Write Operation

## Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ( $\overline{E F}$ ) is not asserted. If the Empty Flag is asserted then the next data word is asserted. If the Empty Flag is asserted then the next data word is by SOCP. NOTE: SOCP should not be clocked while the Empty Flag is low. If it is, then two things will occur. One, invalid data will be read by SOCP and two, SOCP will be out of sync with Next Read
( $\overline{\mathrm{NR}}$ ).
The serial word is shifted out Least Significant Bit first, that is the first bit will be $\mathrm{D}_{0}$, then $\mathrm{D}_{1}$ and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line $\left(\mathrm{Q}_{4}, \mathrm{Q}_{8}, \mathrm{Q}_{7}\right.$, or $\left.\mathrm{Q}_{8}\right)$ to the $\overline{N R}$ input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.


Figure 2. Read Operation


Figure 3. Full Flag from Last Write to First Read


Figure 4. Empty Flag from Last Read to First Write
NOTE:

1. SOCP should not be clocked until EF goes high.


Figure 5. Empty Boundry Condition Timing
NOTE:

1. SOCP should not be clocked until $\overline{E F}$ goes high.


Figure 6. Full Boundry Condition Timing


Figure 7. Half Full, Almost Full and Almost Empty Timings


Figure 8. Reset
NOTES:

1. $E F, F F$ and HF may change status during Reset, but flags will be valid at $t_{\text {RSC }}$.
2. NR is set high by SOCP staying low at the completion of a serial word.


Figure 9. Retransmit
NOTE:

1. $\overline{E F}, \overline{A E F}, \mathrm{AF}$ and $\overline{\mathrm{FF}}$ may change status during Retransmit, but flags will be valid at $\mathrm{t}_{\mathrm{RTC}}$.


Figure 10. Expansion-Out


Figure 11. Expansion-In

## OPERATING CONFIGURATIONS

## Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Data Set
lines $\left(Q_{4}, Q_{8}\right)$ go low and a new serial word is started. The Data Set lines then go high on the equivalent SOCP clock pulse. This continues until the $Q$ line connected to NR goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.



$\overline{N R}$


Figure 12. Eight-Bit Word Single Device Configuration

## TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT-
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | FL | $\overline{X I}$ | READ POINTER | WRITE POINTER | $\overline{\text { AEF, }} \overline{\mathrm{EF}}$ | FF | HF |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment(1) | Increment(1) | X | X | X |

NOTE:

1. Pointer will increment if appropriate flag is HIGH .

## Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all the lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to
most significant. When the Data Set line which is connected to the SOX input of the next device goes HIGH, the $\mathrm{D}_{0}$ of that device goes HIGH, thus cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus.


Figure 13. Width Expansion for 16-bit Parallel Data In. The Parallel Data In is tied to $\mathrm{D}_{0-8}$ of FIFO \#1 and $\mathrm{D}_{0-6}$ of FIFO \#2

## Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41. The IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input.
2. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion In ( $\overline{\mathrm{XI}) \text { pin of the next device. }}$
3. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag ( $\overline{\mathrm{EF}}$ ). This requires the OR-ing of all $\overline{\mathrm{EF}}$ s and OR-ing of all $\overline{F F}$ s (i.e., all must be set to generate the correct composite $\overline{F F}$ or $\overline{E F}$ ).
4. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion mode.
5. All other devices must have $\overline{\mathrm{FL}}$ in the high state.


Figure 14. An $12 \mathrm{~K} \times 8$ Parallel-In Serial-Out FIFO
TABLE 2: RESET AND FIRST LOAD TRUTH TABLEDEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE |  | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{F L}$ | $\overline{X I}$ | READ POINTER | WRITE POINTER | EF | FF |  |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |  |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |  |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |  |

## NOTES:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device.
2. $\overline{R S}=$ Reset Input, $\overline{F L} / \overline{R T}=$ First Load/Retransmit, $\overline{E F}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{X I}=$ Expansion input

## ORDERING INFORMATION



## FEATURES:

- 35 ns parallel port access time
- 50 MHz serial port shift rate
- Easily expandable in depth and width
- Programmable word lengths including 8, 9, 16-18, and 32-36 bits using Flexishiff ${ }^{m}$ serial input without any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Half-Full, Almost-Empty ( $1 / 8$ from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-ported zero fall-through time architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CEMOS ${ }^{\text {m" }}$ technology
- Available in a 28-pin ceramic and plastic DIP, 32-pin LCC and J-leaded PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72132/72142 are high-speed, low-power serial-toparallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDT's parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDT's unique Flexishift ${ }^{\text {TM }}$ serial expansion logic (SIX, NW) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including $8,9,16$, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost-Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDT's high-speed submicron CEMOS ${ }^{\text {TM }}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



LCC/PLCC
TOP VIEW

## PIN DESCRIPTIONS

| SYMBOL | name | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| SI | Serial Input | 1 | Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data. |
| RS | Reset | 1 | When $\overline{\text { RS }}$ is setlow, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\text { HF }}$ and FF go high, and $\overline{A E F}$ and $E F$ go low. A reset is required before an initial WRITE after power-up. $\overline{\text { B must be high }}$ during a RS cycle. |
| NW | Next Write | 1 | To program the Serial in word width, connect NW with one of the Data Set pins (D7, D8) |
| SICP | Serial Input Clock | 1 | Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together. |
| ¢ | Read | 1 | When READ is low, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, EF must be high. When the FIFO is empty (EF-low), the internal READ operation is blocked and QO - Q8 are in a high impedance condition. |
| FL/RT | First Load/ Retransmit | 1 | This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-low) will set the internal READ pointer to the firstlocation. There is no effect on the WRITE pointer. SOCP and W must be high before setting FL/RT low. Retransmit is not possible in depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device. |
| XI | Expansion In | 1 | In the single device configuration, Xl is grounded. In depth expansion or daisy chain expansion, XI is connected to XO (expansion out) of the previous device. |
| SIX | Serial Input Expansion | 1 | In the Expansion mode, SIX pin is tied high on the device that will source the lower order bits of the serial word. The device or devices that source the next higher order serial bits have their SIX pin (or pins) tied to the D8 pin of the device that will source the next lower order bits of the serial word. For single device operation, SIX is tied high. |
| ठE | Output Enable | 1 | When $\overline{O E}$ is set low, the parallel output buffers receive data from the RAM array. When $\overline{O E}$ is set high, parallel three state buffers inhibit data flow. |
| 00-08 | Data Output | 0 | Data outputs for 9 -bit wide data |
| FF | Full Flag | 0 | When FF goes low, the device is full and data must not be clocked in by SOCP. When FF is high, the device is not full. |
| EF | Empty Flag | 0 | When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. |
| AEF | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{A E F}$ is low, the device is empty to $1 / 8$ full or $7 / 8$ to completely full. When $\overline{A E F}$ is high, the device is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| XO/AF | Almost-Empty/ Almost-Full Flag | 0 | This is a dual purpose output. In the single device configuration (XI grounded), the device is more than half full when AF is low. In the depth expansion configuration (XO connected to XI of the next device), apulse is sent from XO to XI when the last location in the RAM array is filled. |
| D7. D8 | Data Set | 0 | The appropriate Data Set pin (D7, D8) is connected to NW to program the Serial In data word width. For example: Q7-NW programs a 8 -bit word width, Q8 - NW programs a 9-bit word width, etc. |
| $\mathrm{V}_{\mathrm{cc}}$ | Power Supply |  | Single power supply of 5 V . |
| GND | Ground |  | Single ground of OV. |

STATUS FLAGS

| NUMBER OF WORDS <br> IN FIFO |  | FF | AEF | HF | EF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72132 | IDT72142 |  |  |  |  |
| 0 | 0 | H | L | H | L |
| $1-255$ | $1-511$ | H | L | H | H |
| $256-1024$ | $512-2048$ | H | H | H | H |
| $1025-1792$ | $2049-3584$ | H | H | L | H |
| $1793-2047$ | $3585-4095$ | H | L | L | H |
| 2048 | 4096 | L | L | L | H |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{l}_{\text {Out }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}(1)$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$; $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT72132/IDT72142 COMMERCIAL |  |  | IDT72132/IDT72142 MILITARY |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $\mathrm{ILL}_{\text {(1) }}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OL}}{ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$. | Output Logic "1" Voltage | 2.4 | - | - | 2.4 | - | - | $v$ |
| $V_{\text {OL }}$ | Output Logic "0" Voltage | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICC1}^{(3)}$ | Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| $\mathrm{ICC2}^{(3)}$ | Average Standby Current $\left(\bar{R}=\bar{W}=\overline{R S T}=F L / R T=V_{I H}\right)$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{ICC3}^{(L)}{ }^{(3,4)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |
| $\mathrm{ICC3}^{(S)^{(3,4)}}$ | Power Down Current | - | - | 8 | - | - | 12 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {OUT }}$.
2. $\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{Cc}}-0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{V}_{\mathrm{Cc}}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$
3. $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathbb{H}}, 0.4 \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}$
4. lcc measurements are made with outputs open.

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | COM'L. <br> $72132 \times 55$ <br> $7214 \times 35$ <br> MIN. MAX. |  | MIL. <br> $72132 \times 40$ <br> $72142 \times 40$ <br> MIN. MAX. |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 72132 \times 50 \\ & 72142 \times 50 \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{aligned} & 72132 \times 65 \\ & 72142 \times 65 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 72132 \times 80 \\ & 72142 \times 80 \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 72132 \times 120 \\ & 72142 \times 120 \\ & \text { MIN. MAX. } \end{aligned}$ |  |  |
| $t_{s}$ | Parallel Shift Frequency |  | 22.2 |  |  | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| ${ }^{\text {SICP }}$ | Serial-In Shift Frequency | - | 50 | - | 50 | - | 40 | - | 33 | - | 28 | - | 25 | MHz |
| $t_{A}$ | Access Time | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RPW }}$ | Read Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {R }}$ | Read Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low $\mathbf{Z}^{(1)}$ | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{BHZ}}$ | Read Pulse High to Data Bus at High $\mathbf{Z}^{(1)}$ | - | 20 | - | 25 | - | 30 | - | 30 | - | 35 | - | 35 | ns |
| $t_{\text {DV }}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OEHZ }}$ | Output Enable to High-Z (Disable) ${ }^{(1)}$ | - | 15 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| toelz | Output Enable to Low-Z (Enable) ${ }^{(1)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {AOE }}$ | Output Enable to Data Valid ( $\mathrm{Q}_{0-8}$ ) | - | 20 | - | 20 | - | 22 | - | 25 | - | 30 | - | 35 | ns |
| ${ }^{\text {tsis }}$ | Serial Data in Set-up Time to SICP <br> Rising Edge | 12 | - | 12 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| ${ }^{\text {t }}$ SIH | Serial Data in Hold Time to SICP <br> Rising Edge | 0 | - | 0 | - | 0 | - | 0 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {SIX }}$ | SIX Set-Up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {sicw }}$ | Serial in Clock Width High/Low | 8 | - | 8 | - | 10 | - | 10 | - | 15 | - | 15 | - | ns |
| $t_{\text {sICEF }}$ | SICP Rising Edge (Bit 0 - First Word) to EF High | - | 45 | - | 50 | - | 65 | - | 80 | - | 80 | - | 80 | ns |
| ${ }^{\text {t }}$ SICFF | SICP Rising Edge (Bit 0 - First Word) to FF Low | - | 30 | - | 35 | - | 40 | - | 50 | - | 60 | - | 60 | ns |
| tsicF | SICP Rising Edge to $\mathrm{HF}, \overline{\mathrm{AEFF}}$ | - | 45 | - | 50 | - | 65 | - | 80 | - | 80 | - | 80 | ns |
| $\mathrm{t}_{\text {RFFS }}$ | Recovery Time SICP After FF Goes High | 15 | - | 15 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {REF }}$ | Read Low to EF Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read High to FF High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\mathrm{RF}}$ | $\frac{\text { Read High to Transitioning } \mathrm{HF} \text { and }}{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {fPE }}$ | Read Pulse Width Atter EF High | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RS }}$ | Reset Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RSS }}$ | Reset Set-up Time | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSA }}$ | Reset Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {RSF1 }}$ | Reset to EF and $\overline{A E F}$ Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {RSF2 }}$ | Reset to FF and FF High | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RTS }}$ | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTP }}$ | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| txOL | Read/Write to XO Low | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $\mathrm{t}_{\mathrm{XOH}}$ | Read/Write to XO High | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| ${ }^{\text {t }}$ ¢ | XI Pulse Width | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {x1R }}$ | XI Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| ${ }_{\text {txis }}$ | XI Set-up Time | 16 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |

NOTE:

1. Guaranteed by design minimum times, not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## FUNCTIONAL DESCRIPTION

## Serial Data Input

The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the Full Flag is asserted then the next data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked while the Full Flag is low. If it is, then the input data will be lost.


Figure A. Output Load.
*Includes jig and scope capacitances.


Figure 1: Write Operation

## Parallel Data Output

A read cycle is initiated on the falling edge of Read $(\bar{R})$ provided the Empty Flag is not set. The output data is accessed on a first-in/ first-out basis, independent of the ongoing write operations. The data is available $t_{A}$ after the falling edge of $\bar{R}$ and the output bus $Q$ goes into high impedance after R goes HIGH.

Alternately, the user can access the FIFO by keeping $\overline{\mathrm{R}}$ LOW and enabling data on the bus by asserting Output Enable (OE). When $\overline{\mathrm{R}}$ is LOW, the $\overline{\mathrm{OE}}$ signal enables data on the output bus. When $\bar{R}$ is LOW and $\overline{\mathrm{OE}}$ is HIGH, the output bus is three-stated. When $\overline{\mathrm{R}}$ is HIGH, the output bus is disabled irrespective of $\overline{\mathrm{OE}}$.


Figure 2. Read Operation


Figure 3. Read and Output Enable Timings


NOTE:

1. SICP should not be clocked until FF goes high.

Figure 4. Full Flag from Last Write to First Read


Figure 5. Empty Flag from Last Read to First Write


Figure 6. Empty Boundry Condition Timing


NOTE:

1. SICP must remain low until after $\overline{F F}$ goes high.

Figure 7. Full Boundry Condition Timing


Figure 8. Half Full, Almost Full and Almost Empty Timings


Figure 9. Reset


Figure 10. Retransmit


Figure 11. Expansion-Out


Figure 12. Expansion-In

## OPERATING CONFIGURATIONS

## Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the Data Set
lines $\left(\mathrm{D}_{7}, \mathrm{D}_{8}\right)$ go low and a new serial word is started. The Data Set lines then go high on the equivalent SICP clock pulse. This continues until the D line connected to $\overline{N W}$ goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.


Figure 13. Nine-Bit Word Single Device Configuration

## TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT-
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | FL | XI | READ POINTER | WRITE POINTER | $\overline{\text { AEF, }} \mathrm{EF}$ | FF | HF |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment(1) | Increment(1) | X | X | X |

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

## Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.


Figure 14. Serial-In to Parallel-Out Data of 16 Bits

## Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42. The IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input.
2. All other devices must have in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin and Expansion In ( $\overline{\mathrm{XI}})$ pin of each device must be tied together.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag (EF). This requires the OR-ing of all s and ORing of all $\overline{F F}$ s (i.e., all must be set to generate the correct composite ( $\overline{\mathrm{FF}}$ ) or ( $\overline{\mathrm{EF}}$ ).
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion mode.


Figure 15. An $8 \mathrm{~K} \times 8$ Serial-In Parallel-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLEDEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE |  | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | READ POINTER | WRITE POINTER | $\overline{\text { EF }}$ | $\overline{\mathrm{FF}}$ |  |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |  |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |  |
| Read/Write | 1 | X | (1) | X | X | X | X |  |

NOTE:

1. $\overline{R S}=$ Reset Input, $\overline{F L} / \overline{R T}=$ First Load/Retransmit, $\overline{E F}=$ Empty Flag Output, $F \overline{F F}=$ Full Flag Output, $\overline{X I}=$ Expansion Input

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION


Figure 16. An 8K $\times 24$ Serlal-In, Parallel-Out FIFO Using Six IDT72142s

## ORDERING INFORMATION

IDT


Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B
Plastic DIP
CERDIP
Plastic Leaded Chip Carrier
Leadless Chip Carrier
( 50 MHz serial shift rate)
( 50 MHz serial shift rate)
(40MHz serial shift rate)
(33MHz serial shift rate)
Parallel Access Time $\left(\mathrm{t}_{\mathrm{A}}\right)$
(28MHz serial shift rate)
(25MHz serial shift rate)
Standard Power
Low Power
$2048 \times 9$-Bit Parallel-Serial FIFO $4096 \times 9$-Bit Parallel-Serial FIFO

## FEATURES:

- $1024 \times 18$-bit and $512 \times 18$-bit memory array structures
- 20 ns read/write cycle time
- Easily expandable in depth and width
- Read and write clocks can be independent or coincident
- Dual-ported zero fall-through time architecture
- Empty and full flags signal FIFO status
- Programmable almost-empty and almost-full flags can be set to any depth
- Almost-empty and almost-full flags work in depth expansion
- Output enable puts output data bus in high-impedance state
- Low power consumption
- Produced with advanced submicron CEMOS ${ }^{\text {M }}$
high-performance technology
- Available in a 68-lead pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72215 and IDT72225 are very high-speed, low-power first-in, first-out (FIFO) memories with synchronous read and write controls. The IDT72215 has a $512 \times 18$-bit memory array, while the IDT72225 has a $1024 \times 18$-bit memory array. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (WEN): Data is clocked into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run independent of one another for dual clock operation. An output enable pin ( $\overline{O E}$ ) is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, empty ( $\overline{\mathrm{EF}}$ ) and full ( $\overline{\mathrm{FF}}$ ), and two programmable flags, almost-empty ( $\overline{\mathrm{PAE}}$ ) and almost-full (PAF). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (LD).

The IDT72215 and IDT72225 are depth expandable using a daisy-chain technique. The pins $\overline{\mathrm{XI}}$ and $\overline{\mathrm{XO}}$ are used to expand the FIFOs. To permit programmable flags in depth expansion, a master component (IDT72215/225M) controls the flags, and the flags are ignored on all the other slave components (IDT72215/225S).

PIN CONFIGURATION


011121314151617181920212223242526

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## FEATURES:

- First-In/First-Out dual-port memory
- $64 \times 4$ organization (IDT72401/03)
- $64 \times 5$ organization (IDT72402/04)
- IDT72401/02 pin and functionally compatible with MM167401/02
- RAM-based FIFO with low fall-through time
- Low power consumption
- Active: 175 mW (typ.)
- Maximum shift-rate -45 MHz
- High data output drive capability
- Asynchronous and simultaneous read and write
- Fully expandable by bit width
- Fully expandable by word depth at 35 MHz
- IDT72403/04 have Output Enable pin to enable output data
- High-speed data communications applications
- High-performance CEMOS ${ }^{\text {TM }}$ technology
- Available in CERDIP, plastic DIP and SOIC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86846 is pending listing on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT72401 and IDT72403 are asynchronous, highperformance First-In/First-Out memories organized 64 words by 4
bits. The IDT72402 and IDT72404 are asynchronous, highperformance First-In/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an Output Enable (OE) pin. The FIFOs accept 4 -bit or 5 -bit data at the data input ( $\mathrm{D}_{0}-\mathrm{D}_{3,4}$ ). The stored data stack up on a first-in/first-out basis.

A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data ( $I \mathrm{R}=\mathrm{HIGH}$ ) or to signal when the FIFO is full (IR = LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output contains valid data $(O R=H I G H)$ or to indicate that the FIFO is empty (OR = LOW). The Output Ready signal can also be used to cascade multiple devices together.

Width expansion is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45 MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS

IDT72401
IDT72403


DIP/SOIC TOP VIEW


LCC TOP VIEW

## NOTES:

1. Pin 1: NC-No Connection IDT72401

סE-IDT72403
2. Pin 1: NC-No Connection IDT72402

סE-IDT72404

IDT72402
IDT72404


LCC
TOP VIEW


TOP VIEW

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND. | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Military <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\text {CC }}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}(1)$ | Input High Voltage | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 C}{ }^{(1)}$ | Input Clamp Voltage |  | - | - | - |
| $1 /$ | Low-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | - | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Current | $V_{C C}=\mathrm{Min} ., \mathrm{l}_{\mathrm{LL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-Level Output Voltage | $V_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | V |
| $\mathrm{los}^{(2)}$ | Output Short-Circuit Current | $V_{C C}=$ Max., $V_{0}=$ GND | -20 | -90 | mA |
| $\mathrm{I}_{\mathrm{HZ}}$ | Off-State Output Current (IDT72403 and IDT72404) | $\mathrm{V}_{C C}=\mathrm{Max}^{\text {. }, ~} \mathrm{~V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | +20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Lz}}$ |  | $V_{C C}=$ Max., $V_{O}=0.4 \mathrm{~V}$ | -20 | - | $\mu \mathrm{A}$ |
| $I_{c c}(3,4) \ldots$ | Supply Current | $V_{c c}=M a x .: f=10 M H z$ <br> Commercial <br> Military | - | $\begin{aligned} & 35 \\ & 45 \end{aligned}$ | mA |

## NOTES:

1. FIFO is able to withstand a -1.5 V undershoot for less than 10 ns .
2. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested.
3. Icc measurements are made with outputs open. ОE is HIGH for IDT72403/72404.
4. For frequencies greater than 10 MHz , $\mathrm{lcc}=35 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-10 \mathrm{MHz}])$ commercial, and $\mathrm{Icc}=40 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-10 \mathrm{MHz}])$ military.

## OPERATING CONDITIONS

(Commercial: $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | FIGURE | COMMERCIAL <br> IDT72401L45 <br> IDT72402L45 <br> IDT72403L45 <br> IDT72404L45 <br> MIN. MAX. | MILITARY AND COMMERCIAL |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | IDT72401L35 <br> IDT72402L35 <br> IDT72403L35 <br> IDT72404L35 <br> MIN. MAX. | IDT72401L25 <br> IDT72402L25 <br> IDT72403L25 <br> IDT72404L25 <br> MIN. MAX. | IDT72401L15 <br> IDT72402L15 <br> IDT72403L15 <br> IDT72404L15 <br> min. MAX. | IDT72401L10 <br> IDT72402L10 <br> IDT72403L10 <br> IDT72404L10 <br> MIN. MAX. |  |
| $t_{\text {SIH }}(1)$ | Shift In HIGH Time | 2 | 9 | 9 | 11 | 11 | 11 - | ns |
| $\mathrm{t}_{\text {SIL }}$ | Shift In LOW Time | 2 | 11 | 17 | 24 | 25 | 30 | ns |
| $\mathrm{ting}^{\text {d }}$ | Input Data Set-up | 2 | 0 | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {IDH }}$ | Input Data Hold Time | 2 | 13 | 15 | 20 | 30 | 40 | ns |
| $\mathrm{t}_{\mathrm{SOH}}{ }^{(1)}$ | Shitt Out HIGH Time | 5 | 9 | 9 | 11 | 11 | 11 | ns |
| $\mathrm{t}_{\text {SOL }}$ | Shift Out LOW Time | 5 | 11 | 17 | 24 | 25 | 25 | ns |
| $t_{\text {MRW }}$ | Master Reset Pulse | 8 | 20 | 25 | 25 | 25 | 30 | ns |
| $\mathrm{t}_{\text {MRS }}$ | Master Reset Pulse to SI | 8 | 10 | 10 | 10 | 25 | 35 | ns |
| $\mathrm{t}_{\text {SIR }}$ | Data Set-up to IR | 4 | 3 | 3 | 5 | 5 - | 5 | ns |
| $t_{\text {HiR }}$ | Data Hold from IR | 4 | 13 | 15 - | 20 | 30 | 30 | ns |
| $\mathrm{t}_{\text {Sof }}{ }^{(4)}$ | Data Set-up to OR HIGH | 7 | 0 | 0 | 0 | 0 - | 0 | ns |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | FIGURE | COMMERCIAL | MILITARY AND COMMERCIAL |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IDT72401L45 IDT72402L45 IDT72403L45 IDT72404L45 MIN. MAX. | IDT72401L35 <br> IDT72402L35 <br> IDT72403L35 <br> IDT72404L35 <br> MIN. MAX. | IDT72401L25 IDT72402L25 IDT72403L25 IDT72404L25 MIN. MAX. | IDT72401L15 <br> IDT72402L15 <br> IDT72403L15 <br> IDT72404L15 <br> MIN. MAX. | $\begin{aligned} & \text { IDT72401L10 } \\ & \text { IDT72402L10 } \\ & \text { IDT72403L10 } \\ & \text { IDT2404L10 } \\ & \text { MIN. MAX. } \end{aligned}$ |  |
| $\mathrm{fin}^{\text {N }}$ | Shift In Rate | 2 | - 45 | 35 | 25 | 15 | 10 | MHz |
| $\mathrm{t}_{\text {IRL }}{ }^{(1)}$ | Shift In to Input Ready LOW | 2 | 18 | 18 | 21 | 35 | 40 | ns |
| $\mathrm{t}_{\text {RRH }}(1)$ | Shift In to Input Ready HIGH | 2 | 18 | 20 | 28 | 40 | 45 | ns |
| $\mathrm{f}_{\text {OUT }}$ | Shift Out Rate | 5 | 45 | 35 | 25 | 15 | 10 | MHz |
| $\mathrm{t}_{\text {ORL }}{ }^{(1)}$ | Shift Out to Output Ready LOW | 5 | 18 | 18 | 19 | 35 | 40 | ns |
| $\mathrm{t}_{\text {ORH }}{ }^{(1)}$ | Shift Out to Output Ready HIGH | 5 | 18 | 20 | 34 | 40 | 55 | ns |
| $\mathrm{t}_{\mathrm{ODH}}$ | Output Data Hold (Previous Word) | 5 | 5 | 5 - | 5 - | 5 | 5 | ns |
| $\mathrm{t}_{\text {ODS }}$ | Output Data Shitt (Next Word) | 5 | 20 | 25 | 35 | 55 | 55 | ns |
| $t_{\text {PT }}$ | Data Throughput or "Fall-Through" | 4,7 | 25 | 28 | 40 | 65 | 65 | ns |
| $\mathrm{t}_{\text {MRORL }}$ | Master Reset to OR LOW | 8 | - 25 | 28 | 35 | 35 | 40 | ns |
| $t_{\text {MRIPH }}$ | Master Reset to IR HIGH | 8 | 25 | 28 | 35 | 35 | 40 | ns |
| ${ }^{\text {t MRO }}$ | Master Reset to Data Output LOW | 8 | 20 | 20 | 25 | 35 | 40 | ns |
| $\mathrm{t}_{\text {OOE }}{ }^{(3)}$ | Output Valid from OE LOW | 9 | 12 | 15 | 20 | 30 | 35 | ns |
| $\mathrm{t}_{\mathrm{HZO}}{ }^{(3,4)}$ | Output HIGH-Z from OE HIGH | 9 | 12 | 12 | 15 | 25 | 30 | ns |
| $\mathrm{t}_{\mathrm{P} \mathrm{PH}^{(2,4)}}$ | Input Ready Pulse HIGH | 4 | 9 | 9 | 11 | 11 | 11 | ns |
| $\mathrm{topht}^{(2,4)}$ | Output Ready Pulse HIGH | 7 | 9 - | 9 - | 11 - | 11 | 11 - | ns |

## NOTES:

1. Since the FIFO is a very high-speed device, care must be exercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $\mathrm{V}_{\mathrm{CC}}$ and GND with very short lead length is recommended.
2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades.
3. IDT72403 and IDT72404 only.
4. Guaranteed by design but not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $3 n \mathrm{n}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

ALL INPUT PULSES:


## SIGNAL DESCRIPTIONS

## INPUTS:

## DATA INPUT ( $D_{0-3,4}$ )

Data input lines. The IDT72401 and IDT72403 have a 4 -bit data input. The IDT72402 and IDT72404 have a 5-bit data input.

## CONTROLS

## SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the $D_{0-3,4}$ lines.

## SHIFT OUT (SO)

Shift Out controls the output of data out of the FIFO. When SO is HIGH, data can be read from the FIFO via the Data Output ( $\mathrm{Q}_{0-3,4}$ ) lines.

## MASTER RESET ( $\overline{\mathrm{MR}}$ )

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | CONDITIONS | MAX. | UNIT |  |
| $\mathrm{C}_{\text {OUT }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 5 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.
2. Characterized values, not currently tested.

*Includes jig and scope capacitances.
Figure 1. AC Test Load

## INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11 in the Applications section. OUTPUT READY (OR)

When Output Ready is HIGH, the output $\left(Q_{0-3.4}\right)$ contains valid data. When OR is LOW, the FIFO is unavailabie for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11.

## OUTPUT ENABLE ( $\overline{O E}$ ) (IDT72403 AND IDT72404 ONLY)

Output Enable is used to read FIFO data onto a bus. Output Enable is active LOW.

## OUTPUTS

DATA OUTPUT ( $Q_{0-3,4}$ )
Data Output lines. The IDT72401 and IDT72403 have a 4-bit data output. The IDT72402 and IDT72404 have a 5-bit data output.

## FUNCTIONAL DESCRIPTION

These $64 \times 4$ and $64 \times 5$ FIFOs are designed using a dual-port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (OE) provides the capability of three-stating the FIFO outputs.

## FIFO Reset

The FIFO must be reset upon power up using the Master Reset $(\overline{\mathrm{MR}})$ signal. This causes the FIFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs $\left(Q_{0-3,4}\right)$ will be LOW.

## Data Input

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH, indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

## Data Output

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFO's output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out. Previous data remains on the output until the HIGH-to-LOW transition of Shift Out (SO).

## Fall-Through Mode

The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO.

Since these FIFOs are based on an internal dual-port RAM architecture with separate read and write pointers, the fall-through time (tpr) is one cycle long. A word may be written into the FIFO on a clock cycle and can be accessed on the next clock cycle.

## TIMING DIAGRAMS



Figure 2. Input Timing

## TIMING DIAGRAMS (Continued)



## NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the first word.
3. Input Ready goes LOW indicating the first word is full.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full then the Input Ready remains LOW.

NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO


## NOTES:

1. FIFO is initially full.
2. Shift Out pulse is applied.
3. Shift In is held HIGH.
4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented.

Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH

TIMING DIAGRAMS (Continued)


NOTES:

1. This data is loaded consecutively $A, B, C$.
2. Data is shifted out when Shift Out makes a HIGH to LOW transition.

Figure 5. Output Timing


NOTES:

1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
2. Shift Out goes HIGH causing the next step.
3. Output Ready goes LOW.
4. Read pointer is incremented.
5. Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
6. If the FIFO has only one word loaded (A DATA) then Output Ready stays LOW and the A DATA remains unchanged at the outputs.
7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

TIMING DIAGRAMS (Continued)


NOTE:

1. FIFO initially empty.

Figure 7. $t_{P T}$ and $t_{O P H}$ Specification


## NOTE:

1. Worst case, FIFO initially full.

Figure 8. Master Reset Timing

## OUTPUT ENABLE



## NOTE:

1. High-Z transitions are referenced to the steady-state $\mathrm{V}_{\mathrm{OH}}-500 \mathrm{mV}$ and $\mathrm{V}_{\mathrm{OL}}+500 \mathrm{mV}$ levels on the output. $\mathrm{t}_{\mathrm{HzO}}$ is tested with 5 pF load capacitance instead of 30 pF as shown in Figure 1.

Figure 9. Output Enable Timing, IDT72403 and IDT72404 Only

## APPLICATIONS



NOTE:

1. FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 10. $128 \times 4$ Depth Expansion


NOTES:

1. When the memory is empty, the last word read will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW untl the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least t orL) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the Master Reset is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the Master Reset goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. IfSI is LOW when the Master Reset is ended, IR will go HIGH, but the data on the inputs will not enter the memory until SI goes HIGH.
5. FIFOs are expandable in depth and width. However, in forming wider words, two external gates are required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs.

Figure $11.192 \times 12$ Depth and Width Expansion

## ORDERING INFORMATION




Low Power
$64 \times 4$ FIFO
$64 \times 5$ FIFO
$64 \times 4$ FIFO with Output Enable $64 \times 5$ FIFO with Output Enable

## FEATURES:

- First-In/First-Out dual-port memory -45 MHz
- $64 \times 5$ organization
- Low power consumption
- Active: 200 mW (typical)
- RAM-based internal structure allows for fast fall-through time
- Asynchronous and simultaneous read and write
- Expandable by bit width
- Cascadable by word depth at 25 MHz and 35 MHz
- Half-Full and Almost-Full/Empty status flags
- IDT72413 is pin and functionally compatible with the MMI67413
- High-speed data communications applications
- Bidirectional and rate buffer applications
- High-performance CEMOS ${ }^{\text {M }}$ technology
- Available in plastic DIP, CERDIP, LCC and SOIC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72413 is a $64 \times 5$, high-speed First-In/First-Out (FIFO) that loads and empties data on a first-in/first-out basis. It is expandable in bit width. The IDT72413 25MHz and 35 MHz versions are cascadable in depth.

The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory.

The IDT72413 is pin and functionally compatible to the MMI 67413. It operates at a shift rate of 45 MHz . This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers

The IDT72413 is fabricated using IDT's high-performance CEMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CCC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input <br> High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}{ }^{(1)}$ | Input <br> Low Voltage | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  |  | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 C}{ }^{(1)}$ | Input Clamp Voltage | . |  |  |  | - | - |  |
| $I_{L}$ | Low-Level Input Current | $V_{C C}=$ Max.; GND $\leq V_{1} \leq V_{C C}$ |  |  |  | -10 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-Level Input Current | $V_{C C}=$ Max.; GND $\leq V_{1} \leq V_{C C}$ |  |  |  | - | 10 | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Low-Level Output Voltage | $V_{C C}=$ Min |  | MIL. | 12 mA | - | 0.4 | V |
|  |  |  | $\left(Q_{0-4}\right.$ | COM'L. | 24 mA |  |  |  |
|  |  |  | $\mathrm{IOL}^{(1 \mathrm{R}, \mathrm{OR})^{(2)}}$ |  | 8 mA |  |  |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}$ (HF, AF/E) |  | 8 mA |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $V_{C C}=M i n$. | $\mathrm{IOH}_{\text {OH }}\left(\mathrm{Q}_{0-4}\right)$ |  | -4mA | 2.4 | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}$ (IR, OR) |  | -4mA |  |  |  |
|  |  |  | $\mathrm{IOH}_{\text {( }}$ (HF, AF/E) |  | -4mA |  |  |  |
| $\mathrm{los}^{(3)}$ | Output Short-Circuit Current | $\mathrm{V}_{\text {cc }}=$ Max. | $\mathrm{V}_{0}=0 \mathrm{~V}$ |  |  | -20 | -90 | mA |
| $\mathrm{l}_{\mathrm{HZ}}$ | Off-State Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | - | $+20$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Lz }}$ |  | $V_{C C}=$ Max. | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -20 | - |  |
| $\mathrm{lcc}^{(4)}$ | Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \text { Inputs LOW, } \overline{\mathrm{OE}}=\mathrm{HIGH}, \\ & \mathrm{f}, 25 \mathrm{MHz} \end{aligned}$ |  |  | MIL. | - | 70 | mA |
|  |  |  |  |  | COM'L. | - | 60 | mA |

## NOTES:

1. FIFO is able to withstand a -1.5 V undershoot for less than 10 ns .
2. Care should be taken to minimize as much as possible the $D C$ and capacitive load on IR and OR when operating at frequencies above 25 MHz .
3. Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second. Guaranteed by design but not currently tested.
4. Frequencies greater than $25 \mathrm{MHz}, \mathrm{I}_{\mathrm{CC}}=60 \mathrm{~mA}+(1.5 \mathrm{mAx}[\mathrm{f}-25 \mathrm{MHz}])$ commercial and $\mathrm{I}_{\mathrm{cc}}=70 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[\mathrm{f}-25 \mathrm{MHz}])$ military.

## OPERATING CONDITIONS

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | FIGURE | MILITARY AND COMMERCIAL |  |  |  | COMMERCIAL |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{r} \text { ID } \\ \text { MIN. } \end{array}$ | $\begin{aligned} & \text { L45 } \\ & \text { MAX. } \end{aligned}$ | $\begin{array}{r} \text { II } \\ \text { MIN. } \end{array}$ | $\begin{aligned} & \text { L35 } \\ & \text { MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { L25 } \\ & \text { MAX. } \end{aligned}$ |  |
| $\mathrm{t}_{\text {SIH }}{ }^{(1)}$ | Shift In HIGH Time | 2 | 9 | - | 9 | - | 16 | - | ns |
| $\mathrm{t}_{\text {SIL }}{ }^{(1)}$ | Shift In LOW Time | 2 | 11 | - | 17 | - | 20 | - | ns |
| $\mathrm{t}_{\text {IDS }}$ | Input Data Set-Up | 2 | 0 | - | 0 | - | 0 | - | ns |
| tide | Input Data Hold Time | 2 | 13 | - | 15 | - | 25 | - | ns |
| $\mathrm{t}_{\text {SOH }}{ }^{(1)}$ | Shift Out HIGH Time | 5 | 9 | - | 9 | - | 16 | - | ns |
| tsol | Shift Out LOW Time | 5 | 11 | - | 17 | - | 20 | - | ns |
| $t_{\text {MRW }}$ | Master Reset Pulse | 8 | 20 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\text {MRS }}{ }^{(3)}$ | Master Reset to SI | 8 | 20 | - | 35 | - | 35 | - | ns |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | FIGURE | MILITARY AND COMMERCIAL |  |  |  | $\begin{gathered} \text { COMMERCIAL } \\ \hline \text { IDT72413L25 } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { IDT72413L45 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | IDT72413L35 |  |  |  |  |
| $\mathrm{f}_{\text {IN }}$ | Shift In Rate | 2 | - | 45 | - | 35 | - | 25 | MHz |
| $\mathrm{t}_{\text {RLL }}{ }^{(1)}$ | Shift In $\dagger$ to Input Ready LOW | 2 | - | 18 | - | 18 | - | 28 | ns |
| $\mathrm{t}_{\text {RH }}{ }^{(1)}$ | Shift In $\downarrow$ to Input Ready HIGH | 2 | - | 18 | - | 20 | - | 25 | ns |
| ${ }_{\text {fout }}$ | Shift Out Rate | 5 | - | 45 | - | 35 | - | 25 | MHz |
| $\mathrm{t}_{\text {ORL }}{ }^{(1)}$ | Shift Out $\downarrow$ to Output Ready LOW | 5 | - | 18 | - | 18 | - | 28 | ns |
| $\mathrm{t}_{\text {ORH }}{ }^{(1)}$ | Shift Out $\downarrow$ to Output Ready HIGH | 5 | - | 18 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {ODH }}{ }^{(1)}$ | Output Data Hold Previous Word | 5 | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {ODS }}$ | Output Data Snift Next Word | 5 | - | 20 | - | 20 | - | 20 | ns |
| $t_{\text {PT }}{ }^{(3)}$ | Data Throughput or "Fall-Through" | 4,7 | - | 25 | - | 28 | - | 40 | ns |
| $t_{\text {MRORL }}$ | Master Reset $\downarrow$ to Output Ready LOW | 8 | - | 25 | - | 28 | - | 30 | ns |
| $t_{\text {MRIRH }}{ }^{(3)}$ | Master Reset $\uparrow$ to Input Ready HIGH | 8 | - | 25 | - | 28 | - | 30 | ns |
| $\mathrm{t}_{\text {MRIIRL }}{ }^{(2)}$ | Master Reset $\downarrow$ Input Ready LOW | 8 | - | 25 | - | 28 | - | 30 | ns |
| $\mathrm{t}_{\text {MRQ }}$ | Master Reset $\downarrow$ to Outputs LOW | 8 | - | 20 | - | 25 | - | 35 | ns |
| $\mathrm{t}_{\text {MRHF }}$ | Master Reset $\downarrow$ to Half-Full Flag | 8 | - | 25 | - | 28 | - | 40 | ns |
| $t_{\text {MRAFE }}$ | Master Reset $\downarrow$ to AF/E Flag | 8 | - | 25 | - | 28 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{PPH}}{ }^{(3)}$ | Input Ready Pulse HIGH | 4 | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\mathrm{OPH}^{(3)}}$ | Output Ready Pulse HIGH | 7 | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{ORO}}{ }^{(3)}$ | Output Ready $\uparrow$ HIGH to Valid Data | 5 | - | 5 | - | 5 | - | 7 | ns |
| $t_{\text {AEH }}$ | Shift Out $\dagger$ to AF/E HIGH | 9 | - | 28 | - | 28 | - | 40 | ns |
| $\mathrm{t}_{\text {AEL }}$ | Shift In $\dagger$ to AF/E | 9 | - | 28 | - | 28 | - | 40 | ns |
| $t_{\text {AFL }}$ | Shift Out $\dagger$ to AF/E LOW | 10 | - | 28 | - | 28 | - | 40 | ns |
| $\mathrm{t}_{\text {AFH }}$ | Shift In $\dagger$ to AF/E HIGH | 10 | - | 28 | - | 28 | - | 40 | ns |
| $t_{\text {HFH }}$ | Shift In $\dagger$ to HF HIGH | 11 | - | 28 | - | 28 | - | 40 | ns |
| $t_{\text {HFL }}$ | Shift Out $\dagger$ to HF LOW | 11 | - | 28 | - | 28 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}{ }^{(3)}$ | Output Disable Delay | 12 | - | 12 | - | 12 | - | 15 | ns |
| $t_{\text {PLZ }}{ }^{(3)}$ |  | 12 | - | 12 | - | 12 | - | 15 | ns |
| $\mathrm{t}_{\text {PzL }}{ }^{(3)}$ | Output Enable Delay | 12 | - | 15 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{PzH}}{ }^{(3)}$ |  | 12 | - | 15 | - | 15 | - | 20 | ns |

## NOTES:

1. Since the FIFO is a very high-speed device, care mustbe taken in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between $\mathrm{V}_{\mathrm{CC}}$ and GND with very short lead length is recommended.
2. If the FIFO is not full, (IR = HIGH), $\overline{M R} \downarrow$ forces IR to go LOW, and $\overline{M R} \uparrow$ causes IR to go HIGH.
3. Guaranteed by design, but not currently tested.

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0 V
3 ns
1.5 V
1.5 V
See Figure 1

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.
2. Characterized values, not currently tested.

STANDARD TEST LOAD


*Includes jig and scope capacitances.

RESISTOR VALUES FOR STANDARD TEST LOAD

| loL | R1 | R2 |
| :---: | :---: | :---: |
| 24 mA | $200 \Omega$ | $300 \Omega$ |
| 12 mA | $390 \Omega$ | $760 \Omega$ |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

Figure 1. Output Load

## DATA OUTPUT

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFO's output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out.

## FALL-THROUGH MODE

The FIFO operates in a Fall-Through Mode when data gets shifted into an empty FIFO. After the fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH.

A Fall-Through Mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO. The fallthrough delay of a RAM-based FIFO (one clock cycle) is far less than the delay of a shift register-based FIFO.

## SIGNAL DESCRIPTIONS:

## INPUTS:

## DATA INPUT (D0-4)

Data input lines. The IDT72413 has a 5-bit data input.

## CONTROLS:

## SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the $\mathrm{D}_{0-4}$ lines. The data has to meet set-up and hold time requirements with respect to the rising edge of SI .

## SHIFT OUT (SO)

Shift Out controls the output data from the FIFO.

## MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

## HALF-FULL FLAG (HF)

Half-Full Flag signals when the FIFO has 32 or more words in it.

## INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW, the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

## OUTPUT READY (OR)

When Output Ready is HIGH, the output $\left(\mathrm{Q}_{0-4}\right)$ contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

## OUTPUT ENABLE ( $\overline{\mathrm{OE}}$ )

Output Enable is used to enable the FIFO outputs onto a bus. Output Enable is active LOW.

## ALMOST-FULL/EMPTY FLAG (AFE)

Almost-Full/Empty Flag signals when the FIFO is $7 / 8$ full ( 56 or more words) or $1 / 8$ from empty ( 8 or less words).

## OUTPUTS:

## DATA OUTPUT ( $Q_{0-4}$ )

Data output lines, three-state. The IDT72413 has a 5 -bit output.

## TIMING DIAGRAMS



Figure 2. Input Timing

TIMING DIAGRAMS (Continued)


NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the FIFO.
3. Input Ready goes LOW indicating the FIFO is unavailable for new data.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full, then the Input Ready remains LOW.
7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO


## NOTES:

1. FIFO is initially full.
2. Shift Out pulse is applied.
3. Shift In is held HIGH.
4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented. Shift in should not go LOW until ( $t_{P T}+t_{I P H}$ ).

Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH

TIMING DIAGRAMS (Continued)


## NOTES:

1. This diagram is loaded consecutively, A, B, C.
2. Output data changes on the falling edge of $S O$ after a valid Shift Out sequence, i.e., $O R$ and $S O$ are both high together.

Figure 5. Output Timing


## NOTES:

1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
2. Shift Out goes HIGH causing the next step.
3. Output Ready goes LOW.
4. Read pointer is incremented.
5. Output Ready goes HIGH indicating that new data (B) will be available at the FIFO outputs after $\mathrm{t}_{\text {ORD }} \mathrm{ns}$.
6. If the FIFO has only one word loaded (A-DATA), Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

TIMING DIAGRAMS (Continued)


NOTE:

1. FIFO initially empty.

Figure 7. $\mathrm{t}_{\mathrm{PT}}$ and $\mathrm{t}_{\mathrm{OPH}}$ Specification


## NOTE:

1. FIFO is partially full.

Figure 8. Master Reset Timing

## TIMING DIAGRAMS (Continued)



## NOTE:

1. FIFO contains 9 words (one more than Almost-Empty).

Figure 9. $\mathrm{t}_{\text {AEH }}$ and $\mathrm{t}_{\text {AEL }}$ Specifications


NOTE:

1. FIFO contains 55 words (one short of Almost-Full).

Figure 10. $\mathrm{t}_{\mathrm{AFH}}$ and $\mathrm{t}_{\mathrm{AFL}}$. Specifications


## NOTE:

1. FIFO contains 31 words (one short of Half-Full).

Figure 11. $\mathrm{t}_{\mathrm{HFL}}$ and $\mathrm{t}_{\mathrm{HFH}}$ Specifications


NOTES:

1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 12. Enable and Disable

## APPLICATIONS



## NOTE:

1. FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall-through times of the FIFOs.

Figure 13. $64 \times 15$ FIFO with IDT72413


NOTE:

1. Cascading the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

Figure 14. Application for IDT72413 for Two Asynchronous Systems


## NOTE:

1. FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 15.128 $\times 5$ Depth Expansion

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B
Plastic Dip
CERDIP
Leadless Chip Carrier
Small Outline IC
Commercial Only $\}$ Shift Frequency (MHz)
Low Power
$64 \times 5$-Bit FIFO with Flags

## FEATURES:

- Bidirectional First-In/First-Out (FIFO) memory
- Side-by-side $1 \mathrm{~K} \times 18$-bit and $2 \mathrm{~K} \times 9$-bit FIFO organization
- 35 ns access time
- Facilitates processor-to-peripheral and processor-to-processor communication
- Matches bus widths: 16 -bit to 8 -bit and 32 -bit to 8 -bit buses
- Asynchronous and simultaneous read and write operations
- Parity check and generate
- Width expandable to 36 -bits
- Hardware Reread and Rewrite
- Hardware Load Reread and Load Rewrite for IDT72520
- Hardware Reset for IDT72520
- Build-in pass-through path
- On-chip DMA for easy peripheral interfacing
- Available in 48 -pin DIP for IDT7252 and 52-pin LCC and PLCC for IDT72520
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7252 and IDT72520 BiFIFOs are compact, highly integrated solutions for simplifying data transfer between two processors or a processor and peripheral of different bus bandwidths. With access speed of 35 ns , the BiFIFO can quadruple
system performance of the peripheral interface by eliminating mismatched bus widths. The BiFIFO can handle data transfer between 16-bit to 8-bit, 32-bit to 8-bit buses and 32-bit to 16 -bit buses.

Both ports can be operated concurrently, essentially operating as two FIFOs in one chip. Port A is organized in $1 \mathrm{~K} \times 18$-bit and port B is organized is $2 K \times 9$-bit, with the ninth bit of this FIFO used for parity check or generate. A unique data pass through mode allows for synchronous communication between two devices. To improve system performance when interfacing to peripherals which support DMA operations, a Request (REQ) and Acknowledge ( $\overline{\mathrm{ACK}}$ ) handshake is included.

Four external flag pins can be used to configure and access any one of sixteen internal flags (Four in each FIFO for both positive and negative polarity). The four internal flags are Empty, Empty + Offset, Full and Full-Offset. The offset value and flag polarity can be determined by the users.

The BiFIFO incorporates a Reread ( $\overline{\mathrm{RER}}$ ) and Rewrite ( $\overline{\mathrm{REW}}$ ). Upon signaling the RER input, the read pointer is reset with the value of RER pointer and data is read again. With signaling $\overline{R E W}$, the write pointer is reset with value of REW pointer and data is written again. These internal read and write pointers can be set by the user through a control register. In addition, the IDT72520 has hardware Load Reread, Load Rewrite and Reset capabilities.

The BiFIFO is available in a 48 -pin DIP for IDT7252, and 52 -pin LCC and PLCC for IDT72520. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM


$\triangle$ Option as Motorola Interface Mode.
$\dagger$ Available In IDT72520
CEMOS and BiFIFO are trademarks of Integrated Device Technology, inc.

## PIN CONFIGURATIONS



TOP VIEW


PLCC/LCC
TOP VIEW

## PIN DESCRIPTIONS

| SYMBOL | NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{A} 0}-\mathrm{D}_{\text {A15 }}$ | Data A | I/O | Data inputs \& outputs for 16-bits of the 18-bit Port A. |
| $\mathrm{D}_{\mathrm{A} 16}-\mathrm{D}_{\mathrm{A} 17}$ | Parity A | 1/0 | $D_{A 16}$ is parity bit for $D_{A 0}-D_{A 7}$. $D_{A 17}$ is the parity bit for $D_{A 8}-D_{A 15}$. |
| $\mathrm{D}_{80}-\mathrm{D}_{87}$ | Data B | 1/0 | Data inputs \& outputs for 8 bits of the 9-bit Port B . |
| $\mathrm{D}_{88}$ | Parity B | 1/0 | $\mathrm{D}_{\mathrm{B} 8}$ is parity bit for $\mathrm{D}_{\mathrm{BO}}-\mathrm{D}_{\mathrm{B} 7}$. |
| $\overline{\mathrm{CS}}_{\mathrm{A}}$ | Chip Select | 1 | Port $A$ is access when chip select is LOW. |
| $\overline{\mathrm{DS}} \mathrm{A}$ | Data Strobe | 1 | Port A is accessed when $\overline{\mathrm{DS}}_{\mathrm{A}}$ is LOW, thereby activating Read or Write based upon selection of $\mathrm{R} / \bar{W}_{A}$. |
| $\overline{S_{B}}$ | Data Srobe | 1/0 | Port $B$ is accessed when $\overline{D S}_{B}$ is LOW. |
| $\mathrm{R} / \mathrm{W}_{\mathrm{A}}$ | Read/Write | 1 | Controls Read or Write operation of Port A when $\overline{\mathrm{S}}_{\mathrm{A}}$ is LOW. |
| $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ | Read/Write | 1/0 | Controls Read or Write operation of Port B when $\mathrm{DS}_{\mathrm{B}}$ is LOW. |
| RER | Reread | 1 | Loads Read pointer with value of $\overline{\text { RER }}$ pointer when LOW. |
| REW | Rewrite | 1 | Loads Write pointer with value of REW pointer when LOW. |
| LDRER | Load Reread | 1 | Saves the Read pointer value in the Reread pointer. Active HIGH input pin for IDT72520. IDT7252 access through internal register only. |
| LDREW | Load Rewrite | 1 | Saves the Write pointer value in the Rewrite Pointer. Active HIGH input pin for IDT72520. IDT7252 access through internal register only. |
| RS | Reset | 1 | IDT2520 is reset through hardware pin, power up or through bit on register. Reset for IDT7252 is performed on power up or through software command. During reset, both internal Read and Write pointers are set to the first location. |
| REQ | Request | 1 | Port B input signal requesting a data transfer between B port and Peripheral through DMA handshake. |
| $\overline{\text { ACK }}$ | Acknowledge | 0 | DMA handshake response to the active signal from REQ input. |
| CLK | Clock | 1 | Input clock pin (70\% duty cycle max.). |
| $A_{0}, A_{1}$ | Address | 1 | With $\overline{C S}_{A}$ LOW, address lines and R/WA select one of the 6 modes, FIFO A->B, FIFO B->A, Direct pass-through path, configuration registers, status register, and command register. |
| $\mathrm{FLG}_{\mathrm{A}}-\mathrm{FLG}_{\mathrm{D}}$ | Flags | 0 | These four pins output four of sixteen flags (Empty, Empty + Offset, Full, Full-Offset) for A->B, and for $\mathrm{B}->\mathrm{A}$ in two polarities. Flags are programmed via the configuration registers. |
| $V_{C C}$ | Power Supply |  | Two power supply pins, 5V. |
| GND | Ground |  | Three GND pins at OV for IDT7252. Four GND pins at OV for IDT72520. |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout C | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CCM }}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $V_{\text {CCC }}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\mathbb{L}}{ }^{(1)}$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, T_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7252L <br> IDT72520L COMMERCIAL $T_{A}=35,50,80 \mathrm{~ns}$ |  |  | IDT7252L <br> IDT72520L MILITARY $T_{A}=40,50,80 \mathrm{~ns}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $I_{12}{ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lOL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage $\mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output Logic "0" Voltage $\mathrm{I}_{\mathrm{OUT}}=4 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | $V$ |
| $\mathrm{lcci}^{(3)}$ | Average $\mathrm{V}_{\mathrm{Cc}}$ Power Supply Current | - | 90 | 160 | - | 120 | 170 | mA |
| $\mathrm{lCC2}^{(3)}$ | Average Standby Current $\left(\bar{R}=\overline{\mathrm{W}}=\overline{\mathrm{RST}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{H}}\right)$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{ICC3}^{(L)}{ }^{(3)}$ | Power Down Current (All Input $=\mathrm{V}_{\mathrm{CC}}=-0.2 \mathrm{~V}$ ) | - | - | 2 | - | - | 4 | mA |

NOTES:

1. Measurements with $0.4 \leq V_{\mathbb{N}} \leq V_{\text {OUr }}$.
2. $R \geq V_{H H}, 0.4 \leq V_{O U T} \leq V_{C C}$
3. $\mathrm{I}_{\mathrm{cc}}$ measurements are made with outputs open.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)^{(1)}$

| SYMBOL | PARAMETER | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}{ }^{(3)}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}{ }^{(2,3)}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 12 | pF |



Figure 1. Output Load *Includes jig and scope capacitances.

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.
2. With output deselected.
3. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | COM'L. |  | MIL. |  | MILITARY AND COMMERCIAL. |  |  |  |  | FIGURE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} 7252 \times 35 \\ 72520 \times 35 \end{gathered}$ |  | $\begin{gathered} 7252 \times 40 \\ 72520 \times 40 \end{gathered}$ |  | $\begin{gathered} 7252 \times 50 \\ 72520 \times 50 \end{gathered}$ |  | $\begin{gathered} 7252 \times 80 \\ 72520 \times 80 \end{gathered}$ |  | UNIT |  |
| TIMINGS (A-Side 18-Bit) |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{ta}_{\mathrm{A}}$ | Access Time | 35 | - | 40 | - | 50 | - | 80 | - | ns | 1 |
| $\mathrm{ta}_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 10 | - | ns | 1,6 |
| ${ }^{\text {ta }}$ RHZ | Read Pulse High to Data Bus at High Z | - | 20 | - | 25 | - | 30 | - | 30 | ns | 1,6 |
| $t a_{\text {DV }}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | ns | 1,6 |
| $t \mathrm{ta}_{\text {RC }}$ | Read Cycle Time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 1 |
| $\mathrm{ta}_{\text {RPW }}$ | Read Pulse Width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 1 |
| $\mathrm{ta}_{\text {RR }}$ | Read Recovery Time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 1 |
| $\mathrm{ta}_{\text {S1 }}$ | CS , A, A , R/W Set-Up Time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 1 |
| $\mathrm{ta}_{\mathrm{H} 1}$ | CS , A , A , R/W Hold Time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 1 |
| $\mathrm{ta}_{\text {DS }}$ | Data Set-Up Time | 18 | - | 20 | - | 30 | - | 40 | - | ns | 1, 2 |
| $\mathrm{ta}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 5 | - | 10 | - | ns | 1,2 |
| ta wc | Write Cycle Time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 1 |
| $\mathrm{ta}_{\text {WPW }}$ | Write Pulse Width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 1, 2 |
| ta wR | Write Recovery Time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 1 |
| ta $_{\text {WRCOM }}$ | Write Recovery Time after Command | 35 | - | 40 | - | 50 | - | 80 | - | ns | 2 |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )


## TIMINGS (B-Side 9-Bit)

| $\mathrm{tb}_{\mathrm{A}_{1}}$ | Access Time With No Parity | 35 | - | 40 | - | 50 | - | 80 | - | ns | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tb}_{\mathrm{A} 2}$ | Access Time With Parity | 42 | - | 48 | - | 60 | - | 90 | - | ns | 3 |
| $\mathrm{tb}_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 10 | - | ns | 3,6 |
| tb $_{\text {RHZ }}$ | Read Pulse High to Data Bus at High Z | - | 20 | - | 25 | - | 30 | - | 30 | ns | 3, 6 |
| $\mathrm{tb}_{\mathrm{DV}}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 10 | - | ns | 3, 6 |
| $\mathrm{tb}_{\text {RC }}$ | Read Cycle Time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 3 |
| $t^{\text {t }}$ RPW | Read Pulse Width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 3 |
| $\mathrm{tb}_{\text {RR }}$ | Read Recovery Time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 3 |
| $\mathrm{tb}_{\text {S1 }}$ | R/W Set-Up Time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 3 |
| $\mathrm{tb}_{\mathrm{H} 1}$ | R/W Hold Time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 3 |
| $\mathrm{tb}_{\mathrm{DS} 1}$ | Data Set-Up Time With No Parity | 18 | - | 20 | - | 30 | - | 40 | - | ns | 3 |
| $\mathrm{tb}_{\text {DH1 }}$ | Data Hold Time With No Parity | 0 | - | 0 | - | 5 | - | 10 | - | ns | 3 |
| $\mathrm{tb}_{\text {DS2 }}$ | Data Set-Up Time With Parity | 22 | - | 25 | - | 35 | - | 45 | - | ns | 3 |
| $\mathrm{tb}_{\mathrm{DH} 2}$ | Data Hold Time With Parity | 0 | - | 0 | - | 5 | - | 10 | - | ns | 3 |
| tbwo | Write Cycle Time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 3 |
| tbwpw | Write Pulse Width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 3 |
| tbwr | Write Recovery Time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 3 |
| tb DSBH | RER, REW, LDRER, LDREW Set-Up and Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | ns | 4 |
| tbeer | Parity Error | 25 | - | 25 | - | 30 | - | 30 | - | ns | 8 |

REQ-ACK (B-Side 9-Bit)

| $\mathrm{tb}_{\text {CKC }}$ | Clock Cycle Time | 17.5 | - | 20 | - | 25 | - | 40 | - | ns | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tb}_{\text {ckH }}$ | Clock Pulse HIGH | 6 | - | 8 | - | 10 | - | 16 | - | ns | 5 |
| tbekl | Clock Pulse LOW | 6 | - | 8 | - | 10 | - | 16 | - | ns | 5 |
| tbreas | Request Set-Up Time | 5 | - | 5 | - | 10 | - | 10 | - | ns | 5 |
| $\mathrm{tb}_{\text {REOH }}$ | Request Hold Time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 5 |
| tbackı | Delay From Rising Clock Edge to ACK Switching | 18 | - | 20 | - | 25 | - | 35 | - | ns | 5 |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER |  |  |  |  | MILITARY AND COMMERCIAL |  |  |  | UNIT | FIGURE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{r} 7 \\ 72 \\ \text { MIN. } \\ \hline \end{array}$ | $\begin{aligned} & \hline 5 \\ & 35 \\ & \text { MAX. } \end{aligned}$ | $\begin{array}{\|r} \hline 72 \\ 72 \\ \text { MIN. } \\ \hline \end{array}$ | $\begin{aligned} & \hline 40 \\ & \times 40 \\ & \text { MAX. } \end{aligned}$ | $7252 \times 50$$72520 \times 50$ |  | $\begin{aligned} & 7252 \times 80 \\ & 72520 \times 80 \end{aligned}$ |  |  |  |
| BYPASS MODE |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{tb}_{\text {BYA }}$ | B->A Bypass Access | 20 |  | 25 |  | 30 |  | 40 |  | ns | 6 |
| $\mathrm{tb}_{\text {BYD }}$ | $B->A$ Bypass Delay | 15 |  | 17 |  | 20 | * | 30 |  | ns | 6 |
| $\mathrm{tb}_{\mathrm{BYH}}$ | B->A Data Hold | 5 |  | 5 |  | 5 |  | 10 |  | ns | 6 |
| $\mathrm{tb}_{\mathrm{BYA}}$ | A->B Bypass Access | 20 |  | 25 |  | 30 |  | 40 |  | ns | 6 |
| $\mathrm{tb}_{\text {BYD }}$ | A->B Bypass Delay | 15 |  | 17 |  | 20 |  | 30 |  | ns | 6 |
| $\mathrm{tb}_{\mathrm{BYH}}$ | A $->$ B Data Hold | 5 |  | 5 |  | 5 |  | 10 |  | ns | 6 |
| FLAGS TIMINGS |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{tb}_{\text {REF }}$ | F LOW to EF LOW | 35 |  | 35 |  | 45 |  | 60 |  | ns | 7 |
| $\mathrm{tb}_{\text {WEF }}$ | W HIGH to EF HIGH | 35 |  | 35 |  | 45 |  | 60 |  | ns | 7 |
| $\mathrm{tb}_{\text {RFF }}$ | $\overline{\text { R HIGH to FF HIGH }}$ | 35 |  | 35 |  | 45 |  | 60 |  | ns | 7 |
| $\mathrm{tb}_{\text {WFF }}$ | W LOW to FF LOW | 35 |  | 35 |  | 45 |  | 60 |  | ns | 7 |
| $\mathrm{tb}_{\text {RAEF }}$ | $\overline{\mathrm{R}}$ Low to Almost EF LOW | 50 |  | 50 |  | 60 |  | 75 |  | ns | 7 |
| $\mathrm{tb}_{\text {WAEF }}$ | W High to Almost EF High | 50 |  | 50 |  | 60 |  | 75 |  | ns | 7 |
| $\mathrm{tb}_{\text {RAFF }}$ |  | 50 |  | 50 |  | 60 |  | 75 |  | ns | 7 |
| $\mathrm{tb}_{\text {WAFF }}$ | W Low to Almost FF Low | 50 |  | 50 |  | 60 |  | 75 |  | ns | 7 |

NOTE: $\bar{R}$ or $W$ is internal signal derived from $\overline{D S}_{A} \& R / W_{A}$ or $\overline{D S}_{B}$ \& $R / W_{B}$.


READ


WRITE


Note: Refer to Address Control (Table 1) for other selection

Figure 1. Read and Write Timings (A-Side)


Figure 2. Carry Out Command Timing (A-Side Only)

WRITE
Case 1: When access controls are $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ and $\mathrm{DS}_{B}$


Case 2: When access controls $R / W_{B}$ and $D S_{B}$ are programmed as $\bar{R}_{B}$ and $W_{B}$


READ
Case 1: When access controls are $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$


Case 2: When access controls $R / W_{B}$ and $D S_{B}$ are programmed as $\bar{R}_{B}$ and $W_{B}$


Figure 3. Read and Write Timings (B-Side)

Case 1: Access controls are $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ and $\mathrm{DS}_{\mathrm{B}}$


Case 2: Access controls $R / W_{B}$ and $D S_{B}$ pins are programmed as $\bar{R}_{B}$ and $W_{B}$


Figure 4. Reread, Rewrite, Load Reread, Load Rewrite Timings (B-Side)


Note: Depends on the Intel or Motorola mode bit, BiFIFO either generates $\mathrm{DS}_{\mathrm{B}}$ and $\mathrm{R} / \mathrm{F}_{\mathrm{B}}$ or $\mathrm{R}_{\mathrm{B}}$ and $\mathrm{W}_{\mathrm{B}}$
Figure 5. Request and Acknowledge Timings (B-Side Only)

BYPASS

$$
\begin{aligned}
& A<B \\
& C S_{A} \\
& A_{1}=1, A_{0}=1 \\
& R / W_{A}=1
\end{aligned}
$$

$D_{A}(16) D_{A}(7: 0)$

$A \longrightarrow B$
$\mathrm{CS}_{\mathrm{A}}=0$
$A_{1}=1, A_{0}=1$
$R / W_{A}=0$


Figure 6. Bypass Timings

FIFO B $\longrightarrow$ A: Empty and Full Flags


Note: $t_{\text {RAEF }}, t_{\text {WAEF }}, t_{\text {RAFF }}, t_{\text {WAFF }}$ are the same to the above timings.

FIFO $\mathrm{B} \longleftarrow$ A: Empty and Full Flags


Note: $t_{\text {RAEF }}, t_{\text {WAEF }}, t_{\text {RAFF }}, t_{\text {WAFF }}$ are the same to the above timings.

Figure 7. Flag Timings

## PARITY ERROR

Set Parity Error: Flag A is programmed to output read or write parity error on B side


Clear Parity Error: By issuing a command on A side


Figure 8. Parity Timings (B-Side Only)

DETAILED BLOCK DIAGRAM


## FUNCTIONAL DESCRIPTION

FIFOs are used to link processors and peripherals together asynchronously to transfer data. Often the data on each side must be passed in both directions and requires two FIFOs arranged side-by-side. Furthermore, CPUs are usually 16 or 32 bits wide while peripherals' width is typically 8 -bit, causing a mismatch in bus bandwidths. The BIFIFO is an integrated solution to this class of applications: offering both asynchronous bidirectional data buffering and bus matching capabilities.

The BiFIFO contains two 1 K by 18 FIFOs connected side by side to two data ports: A and B. Port A is 18-bit wide while port B, with a 2-to-1 multiplexer, is 9-bit wide. A word (2 bytes) written into port A requires two reads from port B to retrieve both bytes. Similarly, a word is sent into port B one byte at a time and read as a whole word form A side.

The BiFIFO also contains several innovative, programmable features:

- Width Expansion: Width expandable to match 32 -bit to 8 -bit buses configuration by using two BiFIFOs, programmed as "Master" and "Slave" devices; or match 32-bit to 16-bit buses configuration by using 2 BiFIFOs.
- DMA Style Handshake: Option available on port B side to control read and write activities when connected to peripherals with REQUEST and ACKNOWLEDGE kind of handshake.
- Block Transmit: Capability to Reread and Rewrite from port B.
- Flags: Four empty, full and programmable flags (empty + offset,
full-offset) per FIFO, can be multiplexed into four flag pins.
- Parity: Parity generate or check on port B.
- Pass-Through: On-chip transceiver to pass through the FIFOs for direct and synchronous communication between two data ports.
- Odd Byte: 8 bits can be read into port B without using FIFO. An odd byte written into B port can be accessed by reading STATUS register.
These features can be selected by programming a set of six internal Configuration Registers or by "executing a command" from port A. There are six possible modes of operation from port A, depending on $\overline{C S}_{A^{\prime}}$, and $A_{1}$ and $A_{0}$ pins:

1. Port $A$ disabled $\left(\overline{C S}_{A}=0\right)$.
2. FIFO access.
3. Direct access to port B, pass through FIFOs.
4. Program Configuration Registers.
5. Read Status Registers.
6. Carry out a command.

## Reset

IDT72520 can be reset through hardware pin, power up or through bit on register. Reset for IDT7252 is performed on power up or through software command, no hardware pin is available. During reset, both internal Read and Write pointers are set to the first location.

## Width Expansion



Figure 9. 32-Bit to 8-Bit BiFIFO EXPANSION (peripheral mode)

In the 32-8 expansion configuration (for both CPU and peripheral modes) the byte arrangement on the A side and data access on the $B$ side is as follows:

A Side: The byte arrangement: (BYTE-ORDER bit in CONFIG. register is programmed as 0 )

| D (31:24) <br> BYTE 3 | D (23:16) <br> BYTE 2 | D (15:8) <br> BYTE 1 | D (7:0) <br> BYE 0 |
| :---: | :---: | :---: | :---: |
| MASTER BIFIFO |  | SLAVE BIFIFO |  |

B SIde: The order of data being accessed: (SLAVE BiFIFO is always read or written first)


## DMA Style Handshake Mechanism

There are two operational modes for the 8-bit (port B) interface. The modes are tailored to facilitate connection with intelligent
devices such as CPUs which can generate read and write strobes, or less intelligent devices such as peripherals which require that read and write strobes be generated for them (see Figure 10).

CPU INTERFACE MODE

DMA MODE
(Peripheral Interface)


Figure 10. Interface Modes

The BiFIFO responds to an active signal on the REQ input by strobing the $\overline{\mathrm{ACK}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$ lines and asserting the $\mathrm{R} \overline{\bar{W}_{B}}$ output. All timing is relative to a shift register clock generated by CLK or CLK divided by two. When in the DMA (peripheral) mode and the passthrough buffers are used for a synchronous transfer, the read/write strobe from the A port are passed through to the B port.

## Parity

The BiFIFO supports parity in two fashions: Check or Generate In the parity check mode, the parity check circuitry monitors data passed through the Data B bus and sets the parity error flag. While transferring data from the Data $B$ bus into the $\mathrm{B}->$ A FIFO, an error sets the Write Parity error flag. Transferring the data from the A->B FIFO through the Data B bus, an error sets the Read Parity error flag. The OR of these two flags is available as an option for output on the flag A pin.

In the Generate mode, the ninth bit of data on the B side of the A->B FIFO is ignored and the Parity Check is disabled. The parity generate circuit output is placed on the ninth bit of the Data B bus output during a data transfer from the A->B FIFO On writing into the B->A FIFO from the Data B bus the parity is generated and stored.

The pass-through bus is treated in the same way that the FIFO data is treated.

## Pass-Through (Synchronous Access)

The BiFIFO includes a unique data path that bypasses the FIFOs such that a processor can talk synchronously with the peripheral to initialize it and then communicate asynchronously via the FIFOs. The parity generate and check circuitry (if selected) also comes into play during the synchronous transfer of data via the pass-through buffers. When in the peripheral (DMA) pass-through
mode, the $\mathrm{DS}_{\mathrm{B}}$ and $\mathrm{R} / \bar{W}_{B}$ pins are outputs and reflect the action of the $\overline{D S}_{A}$ and $R / \bar{W}_{A}$ inputs. Only lower byte $D_{A}(16)$ and $D_{A}(7: 0)$ are passed-through to $D_{в}(8: 0)$. In the 32-8 expansion configuration, when using the bypass mode, the Master device should be in DMA mode while the Slave should be in CPU mode, so that only the Master's transceiver is activated. During regular FIFO read and write modes, both master and slave should be in DMA mode. REQ should be low during initialization of BIFIFO and peripheral.

## REGISTER DESCRIPTION

## Address Control

The address lines indicate the resource to be accessed. There are six items that can be accessed: the FIFO B->A, FIFO A->B, 8 -bit data bus, the flag configuration registers, status and command (see Table 1).

| $\overline{\mathrm{CS}}_{\mathrm{A}}$ | $A_{1}$ | A $_{0}$ | READ | WRITE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | FIFO B->A | FIFO A->B |
| 0 | 0 | 1 | 8-bit bus direct | 8-bit bus direct |
| 0 | 1 | 0 | Configuration Register | Configuration Register |
| 0 | 1 | 1 | Status | Command |
| 1 | X | X | X | X |

Note: Port $B$ use $\overline{\mathrm{DS}}_{\mathrm{B}}$ and $\mathrm{R} / \bar{W}_{B}$ in the same way that Port $A$ generates internal strobes.

Table 1. Address Control for Port A.

## Command Register

The command feature allows the user to direct the BiFIFO to do something in real-time rather than setting up configuration
registers in an idle condition. The command port format and a list of commands is shown in Table 2. The commands are accessed through the command port $\left(A_{1}, A_{0}=11\right)$.


1. If operands are not shown for opcode, then they are in don't care condition.
2. Resetboth FIFOs, REQ, Configuration Registers $0,1,2,3,5,7$. Reset Configuration Register 4 to default. DMA direction $B \rightarrow A$. Clear parity error flags. Select Status Format 0 .
Table 2. Command Function and Operand

## Configuration Registers

Several configuration registers control the BiFIFO operation (Table 3). The configuration registers are accessed by executing a
command to point to a particular location, then reading or writing the content via address $2\left(A_{1}, A_{0}=10\right)$. On reset, all registers, except Register 4 (Table 3, 4), default to Zero.


Note: 0110010000100000 is default for Register 4. All others default to 0.

Table 3. Configuration Registers

Configuration Registers 0 through 3:

Configuration Register 4:

These program the offset for the almost empty and almost full flags. The values in these registers are unsigned positive numbers.

This is used to select internal flags for the external flag pins A through D. The register is divided into four fields of four bits each. The four bit fields not only select which flag to output but also the polarity at the output. This creates an easier interface to processors and peripherals (see Table 4).

| SEL | SELECTED FLAG | SEL | SELECTED FLAG |
| :---: | :---: | :---: | :---: |
| 0000 | Empty $A->B$ | 1000 | Empty A->B |
| 0001 | Empty + Offiset $A->B$ | 1001 | Empty + Offset A-> B |
| 0010 | Full $A->B$ | 1010 | Full A-> B |
| 0011 | Full-Offset $A->B$ | 1011 | Full - Offset A-> B |
| 0100 | Empty $\mathrm{B}->\mathrm{A}$ | 1100 | Empty $\mathrm{B}->\mathrm{A}$ |
| 0101 | Empty + Offset B->A | 1101 | Empty + Offset B->A |
| 0110 | Full $B->A$ | 1110 | Full $\mathrm{B}->\mathrm{A}$ |
| 0111 | Full-Offset B->A | 1111 | Full-Offiset B->A |

Table 4. Flag Polarity and Selection Codes

Configuration Register 5: : This contains fields to control various functions (see Table 5).

| BIT | FUNCTION |  |  |
| :---: | :---: | :---: | :---: |
| 0 | Select: $D S_{B}$ \& $R W_{B}$ or $R_{B}$ \& $W_{B}$ | 0 | Provides the strobes as $\mathrm{R}_{B}$ \& $\mathrm{W}_{B}$ (intel Mode) |
|  |  | 1 | $\overline{D S_{B}} \& \mathrm{RNW}_{\mathrm{B}}$ (Motorola Mode) |
| 1 | Byte order of 16-bit word | 0 | Lower byte $D_{A}(7: 0)$ of a word is read or written first on Port B |
|  |  | 1 | Higher byte $\mathrm{D}_{\mathrm{A}}(15: 8)$ |
| 2 | Enable Reread | 0 | Disable Reread |
|  |  | 1 | Enable Reread |
| 3 | Enable Rewrite | 0 | Disable Rewrite |
|  |  | 1 | Enable Rewrite |
| 4 | REQ polarity | 0 | REQ active HIGH |
|  |  | 1 | REQ active LOW |
| 5 | ACK polarity | 0 | ACK active LOW |
|  |  | 1 | ACK active $\overline{\mathrm{HIGH}}$ |
| 6-7 | REQ/ACK Timing | 00 | 2 clock cycle between REQ $\triangle$ \& $\overline{\text { CKK }} \boldsymbol{\nabla}$ |
|  |  | 01 | 3 clock cycle between REQ $\triangle$ \& $\overline{\text { ACK }} \boldsymbol{\nabla}$ |
|  |  | 10 | 4 clock cycle between REQ $\triangle$ \& $\overline{\text { ACK }} \boldsymbol{\nabla}$ |
|  |  | 11 | 5 clock cycle between REQ $\mathbf{\Delta}$ \& ACK $\boldsymbol{\nabla}$ |
| 8 | Read \& Write Strobe | 0 | Read and write strobe: 1 cycle LOW |
|  |  | 1 | Read and write strobe: 2 cycle LOW |
| 9 | Clock Frequency (Internal) | 0 | CLK signal generates the REQ/ACK sequence |
|  |  | 1 | CLK signal divided by two |
| 10 | Interface Mode Select | 0 | CPU interface mode |
|  |  | 1 | DMA (peripheral interface) mode |
| 11-12 | Expansion Mode | 00 | Standalone mode |
|  |  | 01 | Reserved |
|  |  | 10 | Expanded least significant (Slave) |
|  |  | 11 | (Expanded most significant (Master) |
| 13 | Unused | Note: All default to 0. |  |
| 14 | Unused |  | . . |
| 15 | Unused |  |  |

Table 5. Register 5 Format

Configuration Register 6: This register is unused.

Configuration Register 7: This is used to select parity functions (Table 6).

| BIT | FUNCTION |  |  |
| :---: | :---: | :---: | :---: |
| 0-7 | Unused |  |  |
| 8 | Parity in Control $B->A$ | $-\frac{0}{1}$ | Disable Parity Generate, Enable Parity Check Enable Parity Generate, Disable Parity Check |
| 9 | Parity Out Control $A->B$ | $\frac{0}{1}$ | Disable Parity Generate, Enable Parity Check |
| 10 | Parity Odd/Even | $-\frac{0}{1}$ | Odd <br> Even |
| 11 | Select Parity Error on Flag A pin | $\frac{0}{1}$ | No Parity Error <br> Parity Error |
| 15-12 | Unused | Note: All default to 0 . |  |

Table 6. Parity Function

## Status Register

There are two formats for the status register (Table 7) which are selected using the Select Status Format command (opcode 7 of Table 2). Once a format has been selected it remains in force until reprogrammed by the select command.

| Bit | Status Register Format 0 |
| :---: | :---: |
| 0 | Even Byte Latch Bits 0-7 |
| 1 |  |
| 2 |  |
| 3 |  |
| 4 |  |
| 5 |  |
| 6 |  |
| 7 |  |
| 8 | Valid Bit |
| 9 | Write Parity Error |
| 10 | Read Parity Error |
| 11 | Status Format: 0 |
| 12 | A->B Full |
| 13 | A->B Full - Offset |
| 14 | B->A Empty |
| 15 | B->A Empty + Offset |


| Bit | Status Register Format 1 |
| :--- | :--- |
| 0 | Reserved |
| 1 | Reserved |
| 2 | Reserved |
| 3 | DMA Direction |
| 4 | A->B Empty |
| 5 | A->B Empty + Offset |
| 6 | B->A Full |
| 7 | B- $>$ A Full - Offset |
| 8 | Valid Bit |
| 9 | Write Parity Error |
| 10 | Read Parity Error |
| 11 | Status Format: 1 |
| 12 | A->B Full |
| 13 | A->B Full - Offset |
| 14 | B->A Empty |
| 15 | B->A Empty + Offset |

Note: All default to 0 .
Table 7. Status Register Format

On reset and the default condition, the format 0 is selected. Once a format has been selected, the register is read via address $A_{1}, A_{0}=11$.

In format 0, bits 0 through 7 are the contents of the odd byte latch. Taken together with the valid bit (bit 8), the processor can determine if there is a byte written into the BiFIFO and what the byte is. When Bit $8=0$, a byte is written into the BiFIFO but not yet in the B->A FIFO memory.

In format 1, bits 0 through 2 are reserved. Bit 3 is the DMA direction selected via the command register: 0 for $A->B$ and 1 for $\mathrm{B}->\mathrm{A}$. Bits 4 to 7 reflect the status FIFOs on the Data B side.

The reset of the bits are the same for format 0 and 1. Bit 9 is the Write Parity Error flag active High. The Write Parity Error flag is associated with data written into the B->A FIFO on the Data B bus. Bit 10 is the Read Parity Error flag active High. The Read Parity Error flag is associated with data read from the A $->$ B FIFO on the Data B bus. The parity error flag once set remain set until cleared using the clear parity error commands. Bit 11 is the status format selected. The status format verifies the present Status Register Format the user is in. Bits 12 to 15 reflect the Data A side of the FIFOs.

## ORDERING INFORMATION



[^7]
## FEATURES:

- Bi-directional First-In/First Out (FIFO) memory
- Back-to-back $1 \mathrm{~K} \times 18$-bit FIFO organization
- 35ns access time
- Facilitates processor-to-peripheral and processor-to-processor communication
- Matches bus widths: 16-bit to 16-bit and 32-bit to 32-bit buses
- Asynchronous and simultaneous read and write operations
- Width expandable to 36 bits
- Six general purpose programmable I/O pins
- Hardware Reread and Rewrite
- Hardware Load Reread and Load Rewrite for data retransmission
- Hardware Reset
- Built-in pass-through path
- On-chip DMA for easy peripheral interfacing
- Available in 68-pin PGA, and 68-pin LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72521 BiFIFO is a compact, highly integrated solution for simplifying data transfer between two processors or a
processor and peripheral. With access speed of 35 ns , the BiFIFO can improve system performance of the peripheral interface by virtue of its concurrent transfer capability. The BiFIFO can handle data transfer between 16 -bit to 16 -bit or 32 -bit to 32 -bit buses.

Both ports, organized in $1 \mathrm{~K} \times 18$-bit, can be operated concurrently, essentially operating as two FIFOs in one chip. A data passthrough mode allows for command and status transfer between two devices. To improve system performance when interfacing to peripherals which support DMA operations, a Request (REQ) and Acknowledge ( $\overline{\mathrm{ACK}}$ ) handshake is included.

Four external flag pins can be used to configure and access any one of sixteen internal flags (four in each FIFO with both positive and negative polarity). The four internal flags are Empty, Empty + Offset, Full and Full-Offset. The offset value and flag polarity can be programmed through internal registers.

The BiFIFO incorporates Reread ( $\overline{\mathrm{RER}}$ ) and Rewrite ( $\overline{\mathrm{REW}}$ ). The internal read and write pointers can be set by the user through a control register. Upon signaling the $\overline{\mathrm{RER}}$ input, the read pointer is set with value of RER pointer and data is read again. With signaling $\overline{R E W}$, the write pointer is set with value of $\overline{\text { REW }}$ pointer and data is written again. These internal read and write pointers can be set by the user through a control register. In addition, the BiFIFO has hardware Load Reread, Load Rewrite and Reset capabilities.

The BiFIFO is available in a 68-pin PGA and 68-pin LCC and PLCC packages. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and BIFIFO are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## PIN DESCRIPTIONS

| SYMBOL | NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{A} 0}-\mathrm{D}_{\mathrm{A} 17}$ | Data A | 1/0 | Data inputs \& outputs for 18-bit Port A. |
| $\mathrm{D}_{80}-\mathrm{D}_{317}$ | Data B | 1/0 | Data inputs \& outputs for 18 -bit Port B. |
| $\overline{\mathrm{CS}}{ }_{\text {A }}$ | Chip Select | 1 | Port $A$ is accessed when chip select is LOW. |
| $\overline{D S}$ | Data Strobe | 1 | Port A is accessed when $\overline{D S}_{A}$ is LOW, thereby activating Read or Write based upon selection of $\mathrm{R} / W_{A}$. |
| $\overline{\mathrm{DS}}$ | Data Srobe | 1/0 | Port B is accessed when $\overline{D S}_{\mathrm{B}}$ is LOW. |
| $\mathrm{R} / \bar{W}_{\text {A }}$ | Read/Write | 1 | Controls Read or Write operation of Port A when DS ${ }_{\text {A }}$ is LOW. |
| $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ | Read/Write | 1/0 | Controls Read or Write operation of Port B when $\mathrm{DS}_{\mathrm{B}}$ is LOW. . |
| RER | Reread | 1 | Loads Read pointer with value of RER pointer when LOW. |
| REW | Rewrite | 1 | Loads Write pointer with value of REW pointer when LOW. |
| LDRER | Load Reread | 1 | Saves the Read pointer value in the Reread pointer. |
| LDREW | Load Rewrite | 1 | Saves the Write pointer value in the Rewrite Pointer. |
| RS | Reset | 1 | Reset is performed through hardware pin, power up or by a bit in an internal register. During reset, both internal Read and Write pointers are set to the first location |
| REQ | Request | 1 | Port B input signal requesting a data transfer between B port and Peripheral through DMA handshake. |
| $\overline{\text { ACK }}$ | Acknowledge | 0 | DMA handshake response to the active signal from REQ input. |
| CLK | Clock | 1 | Input clock pin ( $70 \%$ duty cycle max.). |
| $A_{0}, A_{1}$ | Address | 1 | With $\overline{C S}_{A}$ LOW, address lines and $R / W_{A}$ select one of the 6 modes, FIFO $A->B$, FIFO $B->A$, Direct pass-through path, configuration registers, status register, and command register. |
| $\mathrm{FLG}_{\mathrm{A}}-\mathrm{FLG}_{\mathrm{D}}$ | Flags | 0 | These four pins output four of sixteen flags (Empty, Empty + Offset, Full, Full-Offset) for eitherA->B, or for $\mathrm{B}->\mathrm{A}$ in two polarities. Flags are programmed via the configuration registers. |
| $\mathrm{PIO}_{0}-\mathrm{PIO}_{5}$ | Program Bits | 1/0 | Six general purpose programmable pins as either input or output ports. |
| $\mathrm{V}_{\text {CC }}$ | Power Supply |  | Two power supply pins, 5 V . |
| GND | Ground |  | Five GND pins at OV. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCM }}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\text {CCC }}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{H}}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\text {LL }}{ }^{(1)}$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT72521L COMMERCIAL $T_{A}=35,50,80 \mathrm{~ns}$ |  |  | IDT72521L MILITARY$T_{A}=40,50,80 \mathrm{~ns}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $\mathrm{I}_{1 L}{ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lOL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage Iout $=-1 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Logic "0" Voltage $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | $V$ |
| $\mathrm{lcC1}^{(3)}$ | Average $V_{C C}$ Power Supply Current | - | 90 | 160 | - | 120 | 170 | mA |
| $\mathrm{ICC2}^{(3)}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RST}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{lcca}^{(L)}{ }^{(3)}$ | Power Down Current <br> (All Input $=V_{C C}=-0.2 \mathrm{~V}$ ) | - | - | 2 | - | - | 4 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{OUT}}$.
2. $R \geq V_{H}, 0.4 \leq V_{O U T} \leq V_{C C}$
3. I $I_{c c}$ measurements are made with outputs open.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ss |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE $\left(T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)^{(1)}$

| SYMBOL | PARAMETER | CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}^{(3)}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}{ }^{(2,3)}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 12 | pF |

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.
?. With output deselected.
2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS
(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | FIG. | COM'L. |  | MIL |  | MILITARY AND COMMERCIAL |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} 72521 \times 35 \\ \text { MIN. MAX. } \end{gathered}$ |  | $\begin{aligned} & 72521 \times 40 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 72521 \times 50 \\ & \text { MIN. } \end{aligned}$ |  | $\begin{aligned} & 72521 \times 80 \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ |  |  |
| TIMINGS (A-Side 18-Bit) |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{ta}_{\mathrm{A}}$ | Access Time | 1 | 35 | - | 40 | - | 50 | - | 80 | - | ns |
| ta $_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low Z | 1,6 | 5 | - | 5 | - | 5 | - | 110 | - | ns |
| $\mathrm{ta}_{\mathrm{RHZ}}$ | Read Pulse High to Data Bus at High Z | 1,6 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| $\mathrm{ta}_{\mathrm{DV}}$ | Data Valid from Read Pulse High | 1,6 | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t a_{\text {RC }}$ | Read Cycle Time | 1 | 45 | - | 50 | - | 65 | - | 100 | - | ns |
| $t a n_{\text {RPW }}$ | Read Pulse Width | 1 | 35 | - | 40 | - | 50 | - | 80 | - | ns |
| $\mathrm{ta}_{\text {RR }}$ | Read Recovery Time | 1 | 10 | - | 10 | - | 15 | - | 20 | - | ns |
| $\mathrm{ta}_{\text {S1 }}$ | $\overline{C S}{ }_{A}, A_{1}, A_{0}, \mathrm{R} / W_{A}$ Set-Up Time | 1 | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| $\mathrm{ta}_{\mathrm{H} 1}$ | $\mathrm{CS}_{A}, \mathrm{~A}_{1}, \mathrm{~A}_{0}, \mathrm{R} / \mathrm{W}_{\mathrm{A}}$ Hold Time | 1 | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| $\mathrm{ta}_{\mathrm{Ds}}$ | Data Set-Up Time | 1,2 | 18 | - | 20 | - | 30 | - | 40 | - | ns |
| ${ }^{\text {ta }}{ }_{\text {DH }}$ | Data Hold Time | 1,2 | 0 | - | 0 | - | 5 | - | 10 | - | ns |
| $t a_{\text {wc }}$ | Write Cycle Time | 1 | 45 | - | 50 | - | 65 | - | 100 | - | ns |
| ta wPW | Write Pulse Width | 1,2 | 35 | - | 40 | - | 50 | - | 80 | - | ns |
| $\mathrm{ta}_{\text {WR }}$ | Write Recovery Time | 1 | 10 | - | 10 | - | 15 | - | 20 | - | ns |
| ta ${ }_{\text {WRCOM }}$ | Write Recovery Time after Command | 2 | 35 | - | 40 | - | 50 | - | 80 | - | ns |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )


TIMINGS (B-Side 9-Bit)

| $\mathrm{tb}_{\mathrm{A}}$ | Access Time | 3 | 35 | - | 40 | - | 50 | - | 80 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tb}_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low Z | 3,6 | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| $\mathrm{tb}_{\mathrm{RHZ}}$ | Read Pulse High to Data Bus at High Z | 3,6 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| $\mathrm{tb}_{\mathrm{DV}}$ | Data Valid from Read Pulse High | 3,6 | 5 | - | 5 | - | 5 | - | 5 | - | ns ' |
| $\mathrm{tb}_{\mathrm{RC}}$ | Read Cycle Time | 3 | 45 | - | 50 | - | 65 | - | 100 | - | ns |
| $\mathrm{tb}_{\text {RPW }}$ | Read Pulse Width | 3 | 35 | - | 40 | - | 50 | - | 80 | - | ns |
| $\mathrm{tb}_{\text {RR }}$ | Read Recovery Time | 3 | 10 | - | 10 | - | 15 | - | 20 | - | ns |
| $\mathrm{tb}_{\mathrm{S} 1}$ | $\mathrm{R} / \bar{W}_{\mathrm{B}}$ Set-Up Time | 3 | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| $\mathrm{tb}_{\mathrm{H} 1}$ | $\mathrm{R} / \overline{\mathrm{w}}_{\mathrm{B}}$ Hold Time | 3 | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| $\mathrm{tb}_{\mathrm{DS}}$ | Data Set-Up Time | 3 | 18 | - | 20 | - | 30 | - | 40 | - | ns |
| $\mathrm{tb}_{\mathrm{OH}}$ | Data Hold Time | 3 | 0 | - | 0 | - | 5 | - | 10 | - | ns |
| tbwc | Write Cycle Time | 3 | 45 | - | 50 | - | 65 | - | 100 | - | ns |
| tbwpw | Write Pulse Width | 3 | 35 | - | 40 | - | 50 | - | 80 | - | ns |
| tbwr | Write Recovery Time | 3 | 10 | - | 10 | - | 15 | - | 20 | - | ns |
| tbiser | RER, REW, LDRER, LDREW Set-Up and Recovery Time | 4 | 10 | - | 10 | - | 15 | - | 15 | - | ns |

REQ-ACK (B-Side 9-Bit)

| $\mathrm{tb}_{\mathrm{CKC}}$ | Clock Cycle Time | 5 | 17.5 | - | 20 | - | 25 | - | 40 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tb}_{\mathrm{CKH}}$ | Clock Pulse HIGH | 5 | 6 | - | 8 | - | 10 | - | 16 | - | ns |
| tbckL | Clock Pulse LOW | 5 | 6 | - | 8 | - | 10 | - | 16 | - | ns |
| tbreos | Request Set-Up Time | 5 | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| tb ${ }_{\text {REQH }}$ | Request Hold Time | 5 | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{tb}_{\text {Ackl }}$ | Delay From Rising Clock Edge to ACK Switching | 5 | 18 | - | 20 | - | 25 | - | 35 | - | ns |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | FIG. | COM'L. |  | MIL. |  | MILITARY AND COMMERCIAL |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 7 \\ & \text { MIN. } \end{aligned}$ | $\begin{gathered} \times 35 \\ \text { MAX. } \end{gathered}$ | $\begin{array}{r} 72 \\ \text { MIN. } \end{array}$ | $40$ MAX. | $\begin{array}{r} 72 \\ \text { MIN. } \end{array}$ | $\times 50$ MAX. | $\begin{aligned} & 72! \\ & \text { MIN. } \end{aligned}$ | $\times 80$ MAX. |  |
| BYPASS MODE |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{ta}_{\text {BYA }}$ | B->A Bypass Access | 6 | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| $\mathrm{ta}_{\text {BYD }}$ | $B->A$ Bypass Delay | 6 | 15 |  | 17 |  | 20 |  | 30 |  | ns |
| $\mathrm{ta}_{\text {BYH }}$ | $B->A$ Data Hold | 6 | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| $\mathrm{tb}_{\text {BYA }}$ | A-> B Bypass Access | 6 | 20 |  | 25 |  | 30 |  | 40 |  | ns |
| tb ${ }_{\text {BrD }}$ | A-> B Bypass Delay | 6 | 15 |  | 17 |  | 20 |  | 30 |  | ns |
| $\mathrm{tb}_{\text {BYH }}$ | A $->$ B Data Hold | 6 | 5 |  | 5 |  | 5 |  | 10 |  | ns |
| FLAGS TIMINGS |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {feF }}$ | $\overline{\mathrm{R}}$ LOW to EF LOW | 7 | 35 |  | 35 |  | 45 |  | 60 |  | ns |
| $t_{\text {WEF }}$ | W HIGH to EF HIGH | 7 | 35 |  | 35 |  | 45 |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{ffF}}$ | $\overline{\text { R HIGH to FF HIGH }}$ | 7 | 35 |  | 35 |  | 45 |  | 60 |  | ns |
| $t_{\text {WFF }}$ | W LOW to FF LOW | 7 | 35 |  | 35 |  | 45 |  | 60 |  | ns |
| $t_{\text {RAEF }}$ | $\overline{\text { R Low to Almost EF LOW }}$ | 7 | 50 |  | 50 |  | 60 |  | 75 |  | ns |
| $t_{\text {WAEF }}$ | T High to Almost EF High | 7 | 50 |  | 50 |  | 60 |  | 75 |  | ns |
| $t_{\text {RAFF }}$ | $\overline{\text { R High to Almost FF High }}$ | 7 | 50 |  | 50 |  | 60 |  | 75 |  | ns |
| ${ }^{\text {W }}$ WAFF | W Low to Almost FF Low | 7 | 50 |  | 50 |  | 60 |  | 75 |  | ns |
| PROGRAMMABLE I/O TIMINGS |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PIOA }}$ | PIO Access Time | 8 | 25 | - | 25 | - | 30 | - | 30 | - | ns |
| $t_{\text {PIOS }}$ | B-> A Set-Up Time | 8 | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {P }}$ PIOH | B->A Hold Time | 8 | 5 | - | 5 | - | 10 | - | 10 | - | ns |

## NOTE:

1. $\bar{R}$ or $W$ is internal signal derived from $\overline{D S}_{A} \& R / W_{A}$ or $\overline{D S}_{A} \& R / W_{B}$.


READ


WRITE


Note: Refer to Address Control (Table 1) for other selection

Figure 1. Read and Write Timings (A-Side)


Figure 2. Carry Out Command Timing (A-Side Only)

WRITE
Case 1: When access controls are $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$


Case 2: When access controls $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ and $\overline{\mathrm{DS}} \mathrm{B}_{\mathrm{B}}$ are programmed as $\overline{\mathrm{R}}_{\mathrm{B}}$ and $\mathrm{W}_{\mathrm{B}}$


READ
Case 1: When access controls are $\mathrm{R} / \bar{W}_{\mathrm{B}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$

$$
\begin{array}{r}
\mathrm{R} / \bar{W}_{\mathrm{B}}=1 \\
\mathrm{DS}_{\mathrm{B}} \\
\mathrm{D}_{\mathrm{B}}(8: 0)
\end{array}
$$



Case 2: When access controls $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$ are programmed as $\mathrm{F}_{\mathrm{B}}$ and $\mathrm{W}_{\mathrm{B}}$


Figure 3. Read and Write Timings (B-Side)

Case 1: Access controls are $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$


Case 2: Access controls $\mathrm{R} \overline{\mathrm{N}}_{\mathrm{B}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$ pins are programmed as $\overline{\mathrm{R}}_{\mathrm{B}}$ and $\nabla_{\mathrm{B}}$


Figure 4. Reread, Rewrite, Load Reread, Load Rewrite Timings (B-Side)

te: Depends on the Intel or Motorola mode bit, BiFIFO either generates $\overline{D S} S_{B}$ and $\mathrm{R} \mathrm{W}_{\mathrm{B}}$ or $\bar{R}_{\mathrm{B}}$ and $\mathrm{W}_{\mathrm{B}}$ in the Request and Acknowledge mode
Figure 5. Request and Acknowledge Timings (B-Side Only)

BYPASS

$$
\begin{aligned}
& A \longleftarrow B \\
& C S_{A} \\
& A_{1}=0 ; A_{0}=1 \\
& R / W_{A}=1
\end{aligned}
$$



Figure 6. Bypass Timings


Note: $t_{\text {RAEF, }} t_{\text {WAEF }}, t_{\text {RAFF }}, t_{\text {WAFF }}$ are the same to the above timings.

FIFO B A: Empty and Full Flags
$\mathrm{R} / \mathrm{W}_{\mathrm{B}}=1$


Note: $t_{\text {RAEF }}, t_{\text {WAEF }}, t_{\text {RAFF }}, t_{\text {WAFF }}$ are the same to the above timings.

Figure 7. Flag Timings

PROGRAMMABLE INPUT/OUTPUT (PIO)
$A \longrightarrow B:$ Write into Register 6


Note: (i) is any number from 0 to 5
$A \longleftarrow$ B: Read from Register 6

$$
\mathrm{R} / \mathbb{W}_{\mathrm{A}}=1
$$



Note: (i) is any number from 0 to 5
Figure 8. Programmable I/O Timings

## FUNCTIONAL DESCRIPTION

FIFOs are used to link processors and peripherals together asynchronously to transfer data. Often the data on each side must be passed in both directions and requires two FIFOs arranged side-by-side. The BiFIFO is an integrated solution to this class of applications offering asynchronous bidirectional data buffering. The BiFIFO contains two 1 K by 18 FIFOs connected side by side to two data ports: A and B.

The BiFIFO also contains several innovative, programmable features:

- DMA Style Handshake: Option available on port B side to control read and write activities when connected to peripherals with REQUEST and ACKNOWLEDGE kind of handshake.
- Block Transmit: Capability to Reread and Rewrite from port B.
- Flags: Four empty, full and programmable flags (empty+ offset, full-offset) per FIFO, can be multiplexed into four flag pins.
- Programmable I/O: Six general purpose programmable pins each can be an output or input or input ports.
- Pass-Through: On-chip transceiver to pass through the FIFOs for direct and synchronous communication between two data ports.
These features can be selected by programming a set of six internal Configuration Registers or by "executing a command" from port A. There are six possible modes of operation from port A, depending on $\overline{\mathrm{CS}}_{\mathrm{A}}, \mathrm{A} 1$ and A 0 pins:

1. Port A disabled ( $\overline{\mathrm{CS}}_{\mathrm{A}}=0$ )
2. FIFO access.
3. Direct access to port B, pass through FIFOs.
4. Program Configuration Registers.
5. Read Status Registers.
6. Carry out a command.

## DMA Style Handshake Mechanism

There are two operational modes for the 8-bit (port B) interface. The modes are tailored to facilitate connection with intelligent devices such as CPUs which can generate read and write strobes, or less intelligent devices such as peripherals which require that read and write strobes be generated for them (see Figure 9).

Figure 9. Interface Modes

The BiFIFO responds to an active signal on the REQ input by strobing the $\overline{\mathrm{ACK}}$ and $\overline{\mathrm{DS}}_{\mathrm{B}}$ lines and asserting the $\mathrm{R} \bar{W}_{B}$ output. All timing is relative to a shift register clock generated by CLK or CLK divided by two. When in the DMA (peripheral) mode and the passthrough buffers are used for a synchronous transfer, the read/write strobe from the A port are passed through to the B port.

## Reset

The IDT72521 can be reset through hardware pin, power up or
through bit on register. During reset, both internal Read and Write pointers are set to the first location.

## Programmable I/O

There are six programmable I/O pins: PIO (5:0). When programmed as inputs, PIO (5:0) can be read from port A's $D_{A}(5: 0)$. When PIO (5:0) are outputs, any data written into $\mathrm{D}_{\mathrm{A}}(5: 0)$ will show up on PIO (5:0). The data direction is individually selectable by programming the Register 7 (see Figure 10).


Figure 10. Programmable Input/Output

## Pass-Through (Synchronous Access)

The BiFIFO includes a unique data path that bypasses the FIFOs such that a processor can talk synchronously with the peripheral to initialize it and then communicate asynchronously via the FIFOs. The parity generate and check circuitry (if selected) also comes into play during the synchronous transfer of data via the pass-through buffers. When in the peripheral (DMA) pass-through mode, the $\overline{\mathrm{DS}}_{\mathrm{B}}$ and $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{B}}$ pins are outputs and reflect the action of the $\overline{D S}_{A}$ and $\mathrm{R} / \bar{W}_{\mathrm{A}}$ inputs. REQ should be low during initialization

## of BiFIFO and peripheral.

## REGISTER DESCRIPTION

## Address Control

The address lines indicate the resource to be accessed. There are six items that can be accessed: the FIFO B->A, FIFO A->B, 8 -bit data bus, the flag configuration registers, status and command (see Table 1).

| $\overline{C S}_{\mathbf{A}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | READ | WRITE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | FIFO B->A | FIFO $\mathrm{A}->\mathrm{B}$ |
| 0 | 0 | 1 | 18-bit bus direct | 18-bit bus direct |
| 0 | 1 | 0 | Configuration Register | Configuration Register |
| 0 | 1 | 1 | Status | Command |
| 1 | X | X | X | X |

Note: Port B uses $\overline{\mathrm{DS}} \mathrm{B}$ and $\mathrm{R} / \mathrm{W}_{\mathrm{B}}$ in the same way that Port A generates internal strobes.

Table 1. Address Control for Port A.

## Command Register

The command feature allows the user to direct the BiFIFO to do something in real-time rather than setting up configuration
registers in an idle condition. The command port format and a list of commands is shown in Table 2. The commands are accessed through the command port ( $\mathrm{A}_{1}, \mathrm{~A}_{0}=11$ ).


NOTES:

1. If operands are not shown for opcode, then they are in don't care condition.
2. Reset both FiFOs, REQ, Configuration Registers $0,1,2,3,5,7$. Reset Configuration Register 4 to default. DMA direction $\mathrm{B} \rightarrow \mathrm{A}$. Clear Parity Error flags.

Table 2. Command Function and Operand

## Configuration Registers

Several configuration registers control the BiFIFO operation (Table 3). The configuration registers are accessed by executing a
command to point to a particular location, then reading or writing the content via address $2\left(A_{1}, A_{0}=10\right)$. On reset, all registers except Register 4 (Tables 3, 4) default to Zero.

| Operands | Selection |
| :---: | :--- |
| 000 | Reg 0: |
| 001 | Reg 1: |
| 010 | Reg 2: |
| 011 | Reg 3: |
| 100 | Reg 4: |
| 101 | Reg 5: |
| 110 | Reg 6: |
| 111 | $R e g 7:$ |



NOTE: 0110010000100000 is default for Register A. All others default to 0 .

Table 3. Configuration Registers

Configuration Registers 0 through 3: These program the offset for the almost empty and almost full flags. The values in these registers are unsigned positive numbers.

## Configuration Register 4:

This is used to select internal flags for the external flag pins A through D. The register is divided into four fields of four bits each. The four bit fields not only select which flag to output but also the polarity at the output. This creates an easier interface to processors and peripherals (see Table 4).

| SEL | SELECTED FLAG |
| :--- | :--- |
| 0000 | $\overline{\text { Empty } A->B}$ |
| 0001 | $\overline{\text { Empty }+ \text { Offset } A->B}$ |
| 0010 | $\overline{\text { Full } A->B}$ |
| 0011 | $\overline{\text { Full }- \text { Offset } A->B}$ |
| 0100 | $\overline{\text { Empty B->A }}$ |
| 0101 | $\overline{\text { Empty }+ \text { Offset } B->A}$ |
| 0110 | $\overline{\text { Full } B->A}$ |
| 0111 | $\overline{\text { Full-Otfset } B->A}$ |


| SEL | SELECTED FLAG |
| :--- | :--- |
| 1000 | Empty A->B |
| 1001 | Empty + Offset A->B |
| 1010 | Full A->B |
| 1011 | Full - Offset A->B |
| 1100 | Empty B->A |
| 1101 | Empty + Offset B->A |
| 1110 | Full B->A |
| 1111 | Full-Offset B->A |

Table 4. Flag Polarity and Selection Codes

Configuration Register 5: This contains fields to control various functions (see Table 5).


Table 5. Register 5 Format

## Configuration Register 6:

The configuration register 6 is used to store data to be output on the I/O pins. Data to be output is written into the bit position: 0 to 5 . The bit positions 6 through 15 are unused. This register can only be written.

| 15 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT 6-15 ARE UNUSED |  | PIO5 | PIO4 | PIO3 | PIO2 | PIO1 | PIOO |

Table 6. I/O Output Control

## Configuration Register 7:



Table 7. I/O Direction Control

## Status Register

Bit Othrough 2 are unused. Bit 3 is the DMA direction selected via the command register: 0 for $\mathrm{A}->\mathrm{B}$ and 1 for $\mathrm{B}->\mathrm{A}$. The bit 4 through 7 are flag status which are: Empty A->B, Empty + Offset

A->B, Full-Offset B->A and Full B->A. The bits 8 through 11 are unused. The status bits for the Data A side of the FIFOs are found in bits 12 to 15: Full-Offset A->B, Full A->B, Empty B->A, and Empty + Offset $\mathrm{B}->\mathrm{A}$.

| Bit | Status Register |
| :--- | :--- |
| 0 | Reserved |
| 1 | Reserved |
| 2 | Reserved |
| 3 | DMA Direction |
| 4 | A->B Empty |
| 5 | A->B Empty + Offset |
| 6 | B->A Full |
| 7 | B->A Full - Offset |
| 8 | Reserved |
| 9 | Reserved |
| 10 | Reserved |
| 11 | Reserved |
| 12 | A->B Full |
| 13 | A->B Full - Offset |
| 14 | B->A Empty |
| 15 | B->A Empty + Offset |

Table 8. Status Register Format

## ORDERING INFORMATION



## Product Sblector and Crose Retorence mulces

Technology/ Copelmimes
Guallyy and Rellabillty
Staic RAMIS

Munturor RAME

FHa mennories

## Digital Signal Processing (DSP)

Bitshoe Mhconrocessor Devices (MDCROSLUEUM) and EDC
Logire Devices
Data Somversion
ECL PMOducts
Subsystoms Movtulas
Applomtion and Techuncol Nokes
Package Diagram Ounlues

## DIGITAL SIGNAL PROCESSING

Digital Signal Processing (DSP) building block components ease the high bandwidth digital processing of analog signals using complex algorithms. Integrated Device Technology's advances in VLSI design and CMOS technology have accelerated development of high-speed DSP building block components which address similar advances in DSP algorithms. All IDT DSP components are designed with a three-bus architecture, ideal for high bus bandwidth systems.

Fixed-point multipliers, multiplier-accumulators, multi-level pipeline register files and DSP arithmetic-logic units offer high-performance functions for 12-bit and 16-bit data. IDT offers the fastest fixed-point building blocks in the industry for the most demanding DSP system requirements.

IDT's goal is to provide the highest level of integration and highest performance components for the most demanding DSP systems.

## TABLE OF CONTENTS

CONTENTS PAGE
Digital Signal ProcessingIDT 7209$12 \times 12$ Parallel Multiplier-Accumulator7-1
IDT 7210 $16 \times 16$ Parallel Multiplier-Accumulator ..... 7-9IDT 7212
IDT 7212 $12 \times 12$ Parallel Multiplier ..... 7-20
IDT 7213 $12 \times 12$ Parallel Multiplier (Single Clock) ..... 7-20
IDT 7216 $16 \times 16$ Parallel Multiplier ..... 7-55IDT 7217IDT 7243IDT 7317IDT 7320IDT 7321$16 \times 16$ Parallel Multiplier (32-Bit Output)7-55
$16 \times 16$ Parallel Multiplier-Accumulator (19-Bit Output) ..... 7-9
$16 \times 16$ Parallel Multiplier (32-Bit Output) (S14-12)
$16 \times 16$ Parallel Multiplier (32-Bit Output) (S14-12) ..... S7-1 ..... S7-1
16-Bit CMOS Multilevel Pipeline Registers (S14-12) ..... S7-9
16-Bit CMOS Multilevel Pipeline Registers (S14-12) ..... S7-9
16-Bit CMOS Cascadable ALU (S14-12) ..... S7-15
16-Bit CMOS Cascadable ALU (S14-12) ..... S7-15
IDT 738416-Bit CMOS Cascadable ALUS7-23
$16 \times 16$-BIT PARALLEL CMOS MULTIPLIER WITH 32-BIT OUTPUT

## DESCRIPTION

The IDT7317 is high-speed, low-power $16 \times 16$-bit multiplier that has double the throughput of comparable devices by virtue of a full 32-bit output product bus. The Most Significant Product (MSP) and Least Significant Product (LSP) can be independently enabled on an external 16-bit bus or simultaneously enabled on an external 32-bit bus. IDT's high-performance CEMOS ${ }^{\text {™ }}$ technology produces very fast ( 20 ns ) clocked multiply times.

The output structure includes a programmable one-bit shifter for improved dynamic range algorithms using block floating point. This multiplier offers flexible configurations for clocked and flowed-through multiplications.

The IDT7317 is ideal for digital signal processing (DSP) applications requiring single-cycle 32-bit integer products. Some typical applications for this multiplier are 1-D and 2-D fast Fourier transforms (FFT), matrix multiplications, FIR and IIR filtering.

Military versions of the IDT7317 are manufactured in compliance with the latest revision of MIL-STD-883, Class B for high-reliability systems.

## FUNCTIONALBLOCK DIAGRAMS





PLCC TOP VIEW

## PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{X}_{0}-\mathrm{X}_{15}$ | 1 | Sixteen multiplicand data inputs. |  |
| XM | 1 | Mode control for $X$ data input port. A LOW designates unsigned data input and a HIGH designates two's complement data input. |  |
| $Y_{0}-Y_{15}$ | 1 | Sixteen multiplier data inputs. |  |
| YM | 1 | Mode control for $Y$ data input port. A LOW designates unsigned data input and a HIGH designates two's complement data input. |  |
| CLK | 1 | The rising edge of the clock loads all registers. |  |
| ENX | 1 | Register enable for the $X$ data input port along with the $X M$ pin. |  |
| ENY | 1 | Register enable for the Y data input port along with the YM pin. |  |
| ENP | 1 | Register enable for the P output product. |  |
| FTX | 1 | When this control is HIGH, the $X$ register is transparent; $X$ input data and $X M$ are not clocked. |  |
| FTY | 1 | When this control is HIGH, the Y register is transparent; Y input data and YM are not clocked. |  |
| FTP | 1 | When this control is HIGH, the P register is transparent; P output data is not clocked. |  |
| $\mathrm{SH}_{0}-\mathrm{SH}_{2}$ | 1 | Controls output product shifting. Shifting is controlled as follows: |  |
|  |  | $\mathbf{S H}_{2}$ $\mathbf{S H}_{1}$ $\mathbf{S H}_{0}$ <br> 0   | ACTION |
|  |  | 0 X X <br> 1 0 0 <br> 1 0 1 <br> 1 1 0 <br> 1 1 1 | no shift. <br> arithmetic shift left (up) by 1 position with 0 fill. <br> logical shift left (up) by 1 position with 0 fill. <br> arithmetic shift right (down) by 1 position with sign extension. <br> logical shift right (down) by 1 position with 0 fill. |
| OEM | 1 | Three-state enable for most significant product ( $\mathrm{P}_{16}-\mathrm{P}_{31}$ ). |  |
| ठEL | 1 | Three-state enable for least significant product ( $P_{0}-P_{15}$ ). |  |
| $P_{0}-P_{15}$ | 0 | Sixteen least significant product outputs. |  |
| $P_{18}-P_{31}$ | 0 | Sixteen most significant product outputs. |  |
| $V_{C C}$ |  | Two power pins at +5 V potential nominal. |  |
| GND |  | Four ground pins. |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under. Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is sampled at initial characterization and is not $100 \%$ tested.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | - | - | 0.8 | V |

AC ELECTRICAL CHARACTERISTICS - COMMERCIAL $N_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | 7317120 |  | 7317L35 |  | 7317L55 |  | 7317L75 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {muC }}$ | Unlocked Multiply Time ${ }^{(2)}$ | - | 35 | - | 55 | - | 75 | - | 100 | ns |
| $t_{M C}$ | Clocked Multiply Time ${ }^{(2)}$ | - | 20 | - | 35 | - | 55 | - | 75 | ns |
| ${ }^{\text {t }}$ SD | $X, Y$ Input Data Set-up Time ${ }^{(2)}$ | 8 | - | 10 | - | 13 | - | 18 | - | ns |
| ${ }_{\text {t }}$ | $X, Y$ Input Data Hold Time ${ }^{(2)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {SE }}$ | Clock Enable Set-up Time ${ }^{(2)}$ | 8 | - | 8 | - | 8 | - | 8 | - | ns |
| ${ }^{\text {t }} \mathrm{HE}$ | Clock Enable Hold Time ${ }^{(2)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {PWH }}$ | Clock Pulse Width High ${ }^{(2)}$ | 9 | - | 10 | - | 15 | - | 20 | - | ns |
| $t_{\text {PWL }}$ | Clock Pulse Width Low ${ }^{(2)}$ | 9 | - | 10 | - | 15 | - | 20 | - | ns |
| $t_{\text {POP }}$ | Clock Output to $\mathrm{P}^{(2)}$ | - | 18 | - | 25 | - | 30 | - | 35 | ns |
| $t_{\text {ENA }}$ | 3-State Enable Time ${ }^{(1)}$ | - | 18 | - | 25 | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\text {DIS }}$ | 3-State Disable Time ${ }^{(1)}$ | - | 15 | - | 22 | - | 25 | - | 30 | ns |

NOTE:

1. Transition is measured +500 mV from steady-state voltage with loading specified in Figure 1. $\mathrm{V}_{\mathrm{x}}=0 \mathrm{~V}$ and 2.6 V .
2. $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA}$ during AC tests.

AC ELECTRICAL CHARACTERISTICS - MILITARY $N_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | 7317L25 |  | 7317L40 |  | 7317L65 |  | 7317L90 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\text {MUC }}$ | Unlocked Multiply Time ${ }^{(2)}$ | - | 38 | - | 60 | - | 85 | - | 125 | ns |
| ${ }^{\text {m }}$ M | Clocked Multiply Time ${ }^{(2)}$ | - | 25 | - | 40 | - | 65 | - | 90 | ns |
| $\mathrm{t}_{\text {SD }}$ | X,Y Input Data Set-up Time ${ }^{(2)}$ | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| ${ }^{\text {HD }}$ | $X, Y$ Input Data Hold Time ${ }^{(2)}$ | 2 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {SE }}$ | Clock Enable Set-up Time ${ }^{(2)}$ | 12 | - | 15 | - | 15 | - | 15 | - | ns |
| $\mathrm{t}_{\text {HE }}$ | Clock Enable Hold Time ${ }^{(2)}$ | 2 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {PWH }}$ | Clock Pulse Width High ${ }^{(2)}$ | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| $t_{\text {PWL }}$ | Clock Pulse Width Low ${ }^{(2)}$ | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| $t_{\text {PDP }}$ | Clock Output to $\mathrm{P}^{(2)}$ | - | 20 | - | 25 | - | 30 | - | 40 | ns |
| $t_{\text {ENA }}$ | 3-State Enable Time ${ }^{(1)}$ | - | 20 | - | 25 | - | 30 | - | 40 | ns |
| ${ }_{\text {tis }}$ | 3-State Disable Time ${ }^{(1)}$ | - | 18 | - | 22 | - | 30 | - | 35 | ns |

## NOTE:

1. Transition is measured +500 mV from steady-state voltage with loading specified in Figure $1 . \mathrm{V}_{\mathrm{X}}=0 \mathrm{~V}$ and 2.6 V .
2. $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA}$ during AC tests.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



Figure 2. Set-Up And Hold Time


Figure 1. AC Output Test Load $\left(V_{x}=2.0 \mathrm{~V}\right.$ except for $t_{\text {DIS }}$ and $t_{E N A}$ )


Figure 3. Three-State Control Timing Diagram


Figure 4. IDT7317 Timing Diagram

CLK


Figure 5. Simplified Timing Dlagram-Typical Application


Figure 6. Fractional Two's Complement Notation


Figure 7. Fractional Unsigned Magnitude Notation


Figure 8. Fractional Mixed Mode Notation


Figure 9. Integer Two's Complement Notation


Figure 10. Integer Unsigned Magnitude Notation


Figure 11. Integer Mixed Mode Notation

## ORDERING INFORMATION



|  | 16-BIT CMOS MULTILEVEL PIPELINE REGISTERS | PRELIMINARY IDT 7320 IDT 7321 |
| :---: | :---: | :---: |

## FEATURES:

- IDT7320: Eight 16 -bit high-speed pipeline registers
- IDT7321: Seven 16-bit high-speed pipeline registers plus a direct feed-through path
- $12 n \mathrm{n}$ to 20 ns access time
- Programmable multilevel register configurations
- Powerful instruction set: transfer, hold, load directly
- Functionally replaces four Am29520s
- Applications as temporary address storage or programmable pipeline registers for DSP products
- Coefficient storage for FIR filters
- Three-state outputs
- TTL-compatible
- Produced with advanced submicron CEMOS ${ }^{\text {TM }}$ high-performance technology
- Available in 48 -pin plastic and ceramic DIP and 52-pin surface mount PLCC and LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION

The IDT7320 and IDT7321 are multilevel pipeline registers. With IDT's high-performance CEMOS technology, the IDT7320 and IDT7321 have access times of 12ns.

The IDT7320 contains eight 16-bit registers which can be configured as one 8 -level, two 4-level, four 2-level or eight 1-level pipeline registers.

The IDT7321 contains seven 16-bit registers and a direct feed-through path. The seven registers can be configured as one 7-level, a 4 -level plus a 3-level, three 2-level or seven 1-level pipeline registers.

An eight-to-one output multiplexer allows data to be read from any one of the registers or from the feed-through path on the IDT7321. Three input control pins (SELo -SEL ${ }_{2}$ ) select which of the multiplexer inputs are directed to the output $\left(Y_{0}-Y_{15}\right)$.

These pipeline registers are ideal for high throughput, vectororiented operations such as those in digital signal processing (DSP). The IDT7320 and IDT7321 can also be used as quick access scratch pad registers for general purpose computing.

The two pipeline registers are packaged in 48-pin plastic and ceramic DIPs for through-hole designs as well as 52 -pin PLCC and LCC for surface mount designs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAMS



## PIN CONFIGURATIONS



PLCC/LCC
TOP VIEW


DIP
TOP VIEW

## PIN DESCRIPTIONS

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ | 1 | Sixteen-bit data input port. |
| $Y_{0}-Y_{15}$ | 0 | Sixteen-bit data output port. |
| $10-I_{3}$ | 1 | Four control pins to select the register operation performed. |
| $\mathrm{SEL}_{0}-\mathrm{SEL}_{2}$ | 1 | Three control pins to select the register appearing at the output. |
| CL.K | 1 | Clock input. |
| CEN | 1 | Clock enable control pin. When this pin is low, the instruction $I_{0}-I_{3}$ is performed on the registers. When high, no register operation occurs. |
| OE | 1 | Output enable control pin. When this pin is high, the output port $F$ is in a high impedance state. When low, the output port $F$ is active. |
| $\mathrm{V}_{\text {cc }}$ |  | Power supply pin, 5V. |
| GND |  | Ground pins, OV. |

IDT7320 OUTPUT SELECTION

| SEL 2 | SEL, | SELo | Y OUTPUT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $A \rightarrow Y_{0}-Y_{15}$ |
| 0 | 0 | 1 | $\mathrm{B} \rightarrow \mathrm{Y}_{0}-Y_{15}$ |
| 0 | 1 | 0 | $C \rightarrow Y_{0}-Y_{15}$ |
| 0 | 1 | 1 | $D \rightarrow Y_{0}-Y_{15}$ |
| 1 | 0 | 0 | $E \rightarrow Y_{0}-Y_{15}$ |
| 1 | 0 | 1 | $F \rightarrow Y_{0}-Y_{15}$ |
| 1 | 1 | 0 | $G \rightarrow Y_{0}-Y_{15}$ |
| 1 | 1 | 1 | $H \rightarrow Y_{0}-Y_{15}$ |

IDT7321 OUTPUT SELECTION

| SEL $_{2}$ | SEL $_{1}$ | SEL $_{0}$ | Y OUTPUT |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $\mathrm{~A} \rightarrow Y_{0}-Y_{15}$ |
| 0 | 0 | 1 | $\mathrm{~B} \rightarrow Y_{0}-Y_{15}$ |
| 0 | 1 | 0 | $\mathrm{C} \rightarrow \mathrm{Y}_{0}-Y_{15}$ |
| 0 | 1 | 1 | $\mathrm{D} \rightarrow \mathrm{Y}_{0}-Y_{15}$ |
| 1 | 0 | 0 | $\mathrm{E} \rightarrow Y_{0}-Y_{15}$ |
| 1 | 0 | 1 | $\mathrm{~F} \rightarrow \mathrm{Y}_{0}-Y_{15}$ |
| 1 | 1 | 0 | $\mathrm{G} \rightarrow \mathrm{Y}_{0}-Y_{15}$ |
| 1 | 1 | 1 | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow Y_{0}-Y_{15}$ |

IDT7320 INSTRUCTION TABLE

| $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | MNEMONIC | FUNCTION | PIPELINE LEVELS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | LDA | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A}$ | 1 |
| 0 | 0 | 0 | 1 | LDB | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~B}$ | 1 |
| 0 | 0 | 1 | 0 | LDC | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{C}$ | 1 |
| 0 | 0 | 1 | 1 | LDD | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{D}$ | 1 |
| 0 | 1 | 0 | 0 | LDE | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E}$ | 1 |
| 0 | 1 | 0 | 1 | LDF | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~F}$ | 1 |
| 0 | 1 | 1 | 0 | LDG | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{G}$ | 1 |
| 0 | 1 | 1 | 1 | LDH | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{H}$ | 1 |
| 1 | 0 | 0 | 0 | LSHAH | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D} \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G} \rightarrow \mathrm{H}$ | 8 |
| 1 | 0 | 0 | 1 | LSHAD | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D}$ | 4 |
| 1 | 0 | 1 | 0 | LSHEH | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G} \rightarrow \mathrm{H}$ | 4 |
| 1 | 0 | 1 | 1 | LSHAB | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B}$ | 2 |
| 1 | 1 | 0 | 0 | LSHCD | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{C} \rightarrow \mathrm{D}$ | 2 |
| 1 | 1 | 0 | 1 | LSHEF | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E} \rightarrow \mathrm{F}$ | 2 |
| 1 | 1 | 1 | 0 | LSHGH | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{G} \rightarrow \mathrm{H}$ | 2 |
| 1 | 1 | 1 | 1 | HOLD | Hold All Registers | - |

IDT7321 INSTRUCTION TABLE

| $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $l_{1}$ | $\mathrm{I}_{0}$ | MNEMONIC | FUNCTION | PIPELINE LEVELS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | LDA | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A}$ | 1 |
| 0 | 0 | 0 | 1 | LDB | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~B}$ | 1 |
| 0 | 0 | 1 | 0 | LDC | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{C}$ | 1 |
| 0 | 0 | 1 | 1 | LDD | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{D}$ | 1 |
| 0 | 1 | 0 | 0 | LDE | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E}$ | 1 |
| 0 | 1 | 0 | 1 | LDF | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~F}$ | 1 |
| 0 | 1 | 1 | 0 | LDG | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{G}$ | 1 |
| 0 | 1 | 1 | 1 | HOLD | Hold All Registers | - |
| 1 | 0 | 0 | 0 | LSHAG | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D} \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G}$ | 7 |
| 1 | 0 | 0 | 1 | LSHAD | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D}$ | 4 |
| 1 | 0 | 1 | 0 | LSHEG | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G}$ | 3 |
| 1 | 0 | 1 | 1 | LSHAB | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B}$ | 2 |
| 1 | 1 | 0 | 0 | LSHCD | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{C} \rightarrow \mathrm{D}$ | 2 |
| 1 | 1 | 0 | 1 | LSHEF | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E} \rightarrow \mathrm{F}$ | 2 |
| 1 | 1 | 1 | 0 | LDG | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{G}$ | 1 |
| 1 | 1 | 1 | 1 | HOLD | Hold All Registers | - |

## IDT7320 PIPELINE CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## IDT7321 PIPELINE CONFIGURATIONS



RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCM }}$ | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\text {CC }}$ | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | - | - | 0.8 | V |

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 12 | pF |

NOTE:

1. This parameter is sampled at initial characterization and is not 100\% tested.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL |  |  | MILITARY |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILL}^{\text {l }}$ | Input Leakage Current | $V_{C C}=$ Max., $V_{\text {OUT }}=0$ to $V_{C C}$ | - | 0.1 | 5 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILOI}^{\text {L }}$ | Output Leakage Current | Hi Z. $\mathrm{V}_{\text {cc }}=$ Max., $\mathrm{V}_{\text {Out }}=0$ to $\mathrm{V}_{\text {cc }}$ | - | 0.1 | 5 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{cc}}$ | Operating Power Supply Current | Outputs Open; $f=67 \mathrm{MHz}$ |  |  |  |  |  |  |  |
| l $\mathrm{ccas}^{1}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{iN}} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {iN }} \leq \mathrm{V}_{\text {IL }}$ |  |  |  |  |  |  |  |
| lccoz | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}} \leq 0.2 \mathrm{~V}$ |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-15.0 \mathrm{~mA}\left(\mathrm{COM}^{\prime} \mathrm{L}\right), \\ & \mathrm{I}_{\mathrm{OH}}=-12.0 \mathrm{~mA}(\mathrm{MIL} .) \end{aligned}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=24.0 \mathrm{~mA}\left(\mathrm{COM}^{\prime} \mathrm{L}\right), \\ & \mathrm{I}_{\mathrm{OL}}=20.0 \mathrm{~mA}(\mathrm{MIL} .) \end{aligned}$ |  |  | 0.4 | - | - | 0.4 | V |

## NOTE:

1. Typical implies $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

AC ELECTRICAL CHARACTERISTICS - COMMERCIAL ( $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| PARAMETER | $\begin{aligned} & 7320 \mathrm{~L} 10 \\ & 7321 \mathrm{~L} 10 \end{aligned}$ |  | $\begin{aligned} & \text { 7320L12 } \\ & \text { 7321L12 } \end{aligned}$ |  | $\begin{aligned} & 7320 L 15 \\ & 7321 L 15 \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| CLK to $Y_{0}-Y_{15}$ Propagation Delay | - | - | - | 12 | - | 15 | ns |
| SEL ${ }_{0}-\mathrm{SEL}_{2}$ to $Y_{0}-\mathrm{Y}_{15}$ Propagation Delay | - | *- | - | 12 | - | 15 | ns |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ to CLK Setup Time |  | $\stackrel{+}{+}$ | 3 | - | 4 | - | ns |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ to CLK Hold Time | - | , \% | 1 | - | 2 | - | ns |
| $I_{0}-I_{3}$ to CLK Setup Time | , \% | \% | 4 | - | 5 | - | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ to CLK Hold Time | $\stackrel{\square}{*}$ |  | 2 | - | 2 | - | ns |
| OE Enable Time | K, \% | - | - | 9 | - | 10 | ns |
| OE Disable Time | - | - | - | 8 | - | 9 | ns |
| CLK Pulse Width HIGH | - | - | 4 | - | 5 | - | ns |
| CLK Pulse Width LOW | - | - | 4 | - | 5 | - | ns |
| CLK Period | - | - | - | 12 | - | 15 | ns |

AC ELECTRICAL CHARACTERISTICS - MILITARY $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}\right.$ to $\left.125^{\circ} \mathrm{C}\right)$

| PARAMETER | $\begin{aligned} & 7320 \mathrm{~L} 12 \\ & 7321 \mathrm{~L} 12 \end{aligned}$ |  | $\begin{aligned} & 7320 \mathrm{~L} 15 \\ & 7321 \mathrm{~L} 15 \end{aligned}$ |  | $\begin{aligned} & \text { 7320L20 } \\ & 7321 \mathrm{~L} 20 \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| CLK to $Y_{0}-Y_{15}$ Propagation Delay | - | - | - | 15 | - | 20 | ns |
| SEL $L_{0}-\mathrm{SEL}_{2}$ to $Y_{0}-\mathrm{Y}_{15}$ Propagation Delay | - | $\stackrel{4}{-}$ | - | 15 | - | 20 | ns |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ to CLK Setup Time |  | $\stackrel{*}{*}$ | 4 | - | 5 | - | ns |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ to CLK Hold Time | - | \% ${ }^{\text {\% }}$ | 2 | - | 3 | - | ns |
| $I_{0}-I_{3}$ to CLK Setup Time | \%, \% | $\stackrel{+}{+}$ | 5 | - | 6 | - | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{3}$ to CLK Hold Time | $\%^{\text {\% }}$ - ${ }^{\text {a }}$ |  | 2 | - | 3 | - | ns |
| OE Enable Time | * | - | - | 10 | - | 13 | ns |
| OE Disable Time | - | - | - | 9 | - | 13 | ns |
| CLK Pulse Width HIGH | - | - | 5 | - | 6 | - | ns |
| CLK Pulse Width LOW | - | - | 5 | - | 6 | - | ns |
| CLK Period | - | - | - | 15 | - | 20 | ns |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



Figure 1. AC Output Test Load $\left(V_{x}=2.0 \mathrm{~V}\right.$ except for OE enable/disable)

## ORDERING INFORMATION




## FEATURES:

- High-performance 16-bit Arithmetic Logic Unit (ALU)
- $20 n$ s to $55 n$ s clocked ALU operations
- Ideal for radar, sonar or image processing applications
- IDT7381:
- 54/74S381 instruction set (8 functions)
- Replaces Gould S614381 or Logic Devices L4C381
- Cascadable with or without carry look-ahead
- IDT7383:
- 32 advanced ALU functions
-     - Cascadable without carry look-ahead
- Pipeline or flow-through modes
- Internal feedback path for accumulation
- Three-state outputs
- TTL-compatible
- Produced with advanced submicron CEMOS ${ }^{\text {TM }}$ highperformance technology
- Available in 68-lead PGA and 68-pin surface mount PLCC, LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7381 and IDT7383 are high-speed cascadable Arithmetic Logic Units (ALUs). Both three-bus devices have two input registers, ultra-fast 16-bit ALUs and 16-bit output registers. With IDT's high-performance CEMOS technology, the IDT7381/7383 can do arithmetic or logic operations in 20ns. The IDT7381 functionally replaces four 54/74S381 four-bit ALUs in a 68-pin package.

The two input operands, $A$ and $B$, can be clocked or fed through for flexible pipelining. The $F$ output can also be set into clocked or flow-through mode. An output enable is provided for three-state control of the output port on a bus.

The IDT7381 has three function pins to select 1 of 8 arithmetic or logic operations. The two $R$ and $S$ selection pins determine whether A, B, F or 0 are fed into the ALU. This ALU has carry out, propagate and generate outputs for cascading using carry look-ahead.

The IDT7383 has five function pins to select 1 of 32 arithmetic or logic operations and the R, S input selections to the ALU. The R and SALU inputs can be A, B, F, O or all 1 s . This ALU has a carry out pin for cascading.

The IDT7381 and IDT7383 are available in 68-pin PLCC, LCC or PGA packages. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, for high reliability systems.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS

IDT7381


PLCC/LCC
TOP VIEW

Pin 1 Designator

1DT7383


PLCC/LCC
TOP VIEW


PIN DESCRIPTIONS

## IDT7381 AND IDT7383 PINS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | 1 | Sixteen-bit data input port. |
| $\mathrm{B}_{0}-\mathrm{B}_{15}$ | 1 | Sixteen-bit data input port. |
| ENA | 1 | Register enable for the A input port; active low pin. |
| ENB | 1 | Register enable for the B input port; active low pin. |
| FTAB | 1 | Flow-through control pin. When this pin is high, both register A and B are transparent. |
| $F_{0}-F_{15}$ | 0 | Sixteen-bit data output port. |
| ENF | 1 | Register enable for the F output port; active low pin. |
| FTF | 1 | Flow-through control pin. When this pin is high, the F register is transparent. |
| CLK | 1 | Clock input. |
| $\overline{O E}$ | 1 | Output enable control pin. When this pin is high, the output port $F$ is in a high impedance state. When low, the output port F is active. |
| $\mathrm{C}_{0}$ | 1 | Carry input. This pin receives arithmetic carries from less significant ALU components in a cascaded configuration. |
| $\mathrm{C}_{18}$ | 0 | Carry output. This pin produces arithmetic carries to more significant ALU components in a cascaded configuration. |
| OVF | 0 | This pin indicates a two's complement arithmetic overflow. |
| z | 0 | This pin indicates a zero output result. |
| $\mathrm{V}_{\text {CC }}$ |  | Power supply pin, 5V. |
| GND |  | Ground pin, OV . |

## IDT7381 PINS

| PIN NAME | I/O |  |
| :--- | :---: | :--- |
| $\mathrm{RS}_{0}-\mathrm{RS}_{1}$ | I | Two control pins used to select input operands for the R and S multiplexers. |
| $\mathrm{I}_{0}-\mathrm{I}_{2}$ | I | Three control pins to select the ALU function performed. |
| P | O | Indicates the carry propagate output state of the ALU. |
| $\overline{\mathrm{G}}$ | O | Indicates the carry generate output state of the ALU. |

IDT7381 R AND S MUX TABLE

| RS $_{\mathbf{1}}$ | RS $_{\mathbf{0}}$ | R MUX | S MUX |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $A$ | $F$ |
| 0 | 1 | $A$ | 0 |
| 1 | 0 | 0 | B |
| 1 | 1 | $A$ | $B$ |

IDT7381 ALU FUNCTION TABLE

| $I_{\mathbf{2}}$ | $I_{1}$ | $I_{0}$ | FUNCTION |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $F=0$ |
| 0 | 0 | 1 | $F=\bar{R}+S+C_{0}$ |
| 0 | 1 | 0 | $F=R+\bar{S}+C_{0}$ |
| 0 | 1 | 1 | $F=R+S+C_{0}$ |
| 1 | 0 | 0 | $F=R$ xor $S$ |
| 1 | 0 | 1 | $F=R$ or $S$ |
| 1 | 1 | 0 | $F=R$ and $S$ |
| 1 | 1 | 1 | $F=$ all 1 ' F |

PIN DESCRIPTIONS (Continued)

IDT7383 PINS

| PIN NAME | $1 / O$ |  |
| :--- | :---: | :--- |
| $\mathrm{I}_{0}-\mathrm{I}_{4}$ | I | DESCRIPTION |
| N | O | The control pins to select the ALU function performed. |

IDT7383 ALU FUNCTION TABLE

| $\mathrm{I}_{4}$ | $I_{3}$ | $\mathrm{I}_{2}$ | $I_{1}$ | $I_{0}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | $F=A+B+C_{0}$ |
| 0 | 0 | 0 | 0 | 1 | $F=A$ or $B$ |
| 0 | 0 | 0 | 1 | 0 | $F=A+B$ or $C_{0}$ |
| 0 | 0 | 0 | 1 | 1 | $F=\bar{A}+B+C_{0}$ |
| 0 | 0 | 1 | 0 | 0 | $F=A+C_{0}$ |
| 0 | 0 | 1 | 0 | 1 | $F=\bar{A}$ or $F$ |
| 0 | 0 | 1 | 1 | 0 | $F=A-1+C_{0}$ |
| 0 | 0 | 1 | 1 | 1 | $F=\bar{A}+C_{0}$ |
| 0 | 1 | 0 | 0 | 0 | $F=A+F+C_{0}$ |
| 0 | 1 | 0 | 0 | 1 | $F=A$ or $F$ |
| 0 | 1 | 0 | 1 | 0 | $F=A+F+C_{0}$ |
| 0 | 1 | 0 | 1 | 1 | $F=\bar{A}+F+C_{0}$ |
| 0 | 1 | 1 | 0 | 0 | $\mathrm{F}=\mathrm{F}+\mathrm{B}+\mathrm{C}_{0}$ |
| 0 | 1 | 1 | 0 | 1 | $F=\bar{A}$ or $B$ |
| 0 | 1 | 1 | 1 | 0 | $F=F+B+C_{0}$ |
| 0 | 1 | 1 | 1 | 1 | $\mathrm{F}=\mathrm{F}+\mathrm{B}+\mathrm{C}_{0}$ |
| 1 | 0 | 0 | 0 | 0 | $F=A$ xor $B$ |
| 1 | 0 | 0 | 0 | 1 | $F=A$ and $B$ |
| 1 | 0 | 0 | 1 | 0 | $F=\bar{A}$ and $B$ |
| 1 | 0 | 0 | 1 | 1 | $F=A$ xnor $B$ |
| 1 | 0 | 1 | 0 | 0 | $F=A \operatorname{xor} F$ |
| 1 | 0 | 1 | 0 | 1 | $F=A$ and $F$ |
| 1 | 0 | 1 | 1 | 0 | $F=\bar{A}$ and $F$ |
| 1 | 0 | 1 | 1 | 1 | $F=$ all 1 's |
| 1 | 1 | 0 | 0 | 0 | $F=B+C_{0}$ |
| 1 | 1 | 0 | 0 | 1 | $F=A$ and $\bar{B}$ |
| 1 | 1 | 0 | 1 | 0 | $F=\bar{B}+C_{0}$ |
| 1 | 1 | 0 | 1 | 1 | $F=B-1+C_{0}$ |
| 1 | 1 | 1 | 0 | 0 | $F=F+C_{0}$ |
| 1 | 1 | 1 | 0 | 1 | $F=A$ or $\bar{B}$ |
| 1 | 1 | 1 | 1 | 0 | $F=F-1+C_{0}$ |
| 1 | 1 | 1 | 1 | 1 | $F=F+C_{0}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CCM }}$ | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\text {CC }}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {H }}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\text {L }}$ | Input Low Voltage | - | - | 0.8 | V |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{OV}$ | 12 | pF |

NOTE:

1. This parameter is sampled at initial characterization and is not 100\% tested.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP. ${ }^{(1)}$ MAX. |  |  | MIN. | ILITARY TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ا إل | Input Leakage Current | $V_{C C}=$ Max., $V_{\text {OUT }}=0$ to $V_{C C}$ | - | 0.1 | 5 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{L}}$ | Output Leakage Current | Hi $\mathrm{Z}, \mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {Out }}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 0.1 | 5 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| Icc | Operating Power Supply Current | Outputs Open; $f=25 \mathrm{MHz}$ | - | 30 | 60 | - | 30 | 80 | mA |
| $\mathrm{ICCO}_{1}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 15 | 35 | - | 15 | 45 | mA |
| ${ }^{\text {cccaz }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ | - | 2 | 10 | - | 2 | 15 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $V_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

NOTE:

1. Typical implies $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

AC ELECTRICAL CHARACTERISTICS-COMMERCIAL ( $V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
MAXIMUM COMBINATIONAL PROPAGATION DELAYS

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 7381 L 20 \\ & 7383 L 20 \end{aligned}$ |  | $\begin{aligned} & 7381 L 25 \\ & 7383 \mathrm{~L} 25 \end{aligned}$ |  | $\begin{aligned} & 7381 L 40 \\ & 7383 L 40 \end{aligned}$ |  | $\begin{aligned} & 7381 L 55 \\ & 7383 L 55 \end{aligned}$ |  |  |
|  | $F_{0}-F_{15}$ | FLAGS ${ }^{(2)}$ | $F_{0}-F_{15}$ | FLAGS ${ }^{(2)}$ | $\mathrm{F}_{0}-\mathrm{F}_{15}$ | FLAGS ${ }^{(2)}$ | $\mathrm{F}_{0}-\mathrm{F}_{15}$ | FLAGS ${ }^{(2)}$ |  |
| $\mathrm{FTAB}=0, \mathrm{FTF}=0$ | 9 | 18 | 11 | 23 | 18 | 36 | 25 | 50 | ns |
| CLK |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{0}$ | - | 13 | - | 16 | - | 26 | - | 36 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, R S_{0}, R S_{1}{ }^{(1)}$ | - | 18 | - | 23 | - | 36 | - | 50 | ns |
| FTAB $=0, \mathrm{FTF}=1$ | 18 | 18 | 23 | 23 | 36 | 36 | 50 | 50 | ns |
| CLK |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{0}$ | 14 | 13 | 18 | 16 | 28 | 26 | 39 | 36 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}{ }^{(1)}$ | 20 | 18 | 25 | 23 | 40 | 36 | 55 | 50 | ns |
| FTAB $=1, \mathrm{FTF}=0$ | - | 16 | - | 20 | - | 32 | - | 44 | ns |
| $\mathrm{A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{0}-\mathrm{B}_{15}$ |  |  |  |  |  |  |  |  |  |
| CLK | 9 | - | 11 | - | 18 | - | 25 | - | ns |
| $\mathrm{C}_{0}$ | - | 13 | - | 16 | - | 26 | - | 36 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}(1)$ | - | 18 | - | 23 | - | 36 | - | 50 | ns |
| FTAB $=1$, FTF $=1$ | 17 | 16 | 21 | 20 | 34 | 32 | 47 | 44 | ns |
| $\mathrm{A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{0}-\mathrm{B}_{15}$ |  |  |  |  |  |  |  |  |  |
| CLK | - | - | - | - | - | - | - | - | ns |
| $\mathrm{C}_{0}$ | 14 | 13 | 18 | 16 | 28 | 26 | 39 | 36 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}(1)$ | 20 | 18 | 25 | 23 | 40 | 36 | 55 | 50 | ns |

MINIMUM SETUP AND HOLD TIMES RELATIVE TO CLOCK (CLK)

| INPUT | $\begin{aligned} & \text { 7381L20 } \\ & \text { 7383L20 } \end{aligned}$ |  | $\begin{aligned} & 7381 L 25 \\ & 7383 \mathrm{~L} 25 \end{aligned}$ |  | $\begin{aligned} & 7381 L 40 \\ & 7383 L 40 \end{aligned}$ |  | $\begin{aligned} & 7381 L 55 \\ & 7383 L 55 \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SETUP | HOLD | SETUP | HOLD | SETUP | HOLD | SETUP | HOLD |  |
| FTAB $=0$ | 4 | 0 | 5 | 0 | 8 | 0 | 11 | 0 | ns |
| $A_{0}-A_{15}, B_{0}-B_{15}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{0}$ | 13 | 0 | 16 | 0 | 26 | 0 | 36 | 0 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, R S_{0}, \mathrm{RS}_{1}{ }^{(1)}$ | 19 | 0 | 24 | 0 | 38 | 0 | 52 | 0 | ns |
| ENA, ENB, ENF | 4 | 0 | 5 | 0 | 8 | 0 | 11 | 0 | ns |
| FTAB $=1$ | 20 | 0 | 25 | 0 | 40 | 0 | 55 | 0 | ns |
| $\mathrm{A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{0}-\mathrm{B}_{15}$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{0}$ | 20 | 0 | 25 | 0 | 40 | 0 | 55 | 0 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}{ }^{(1)}$ | 20 | 0 | 25 | 0 | 40 | 0 | 55 | 0 | ns |
| ENA, ENB, ENF | - | - | - | - | - | - | - | - | ns |

MINIMUM CLOCK CYCLE TIMES AND PULSE WIDTHS

| PARAMETER | $\begin{array}{\|l} 7381 L 20 \\ 7383 L 20 \end{array}$ | $\left\lvert\, \begin{aligned} & 7381 L 25 \\ & 7383 L 25 \end{aligned}\right.$ | $\begin{array}{\|l\|} 7381 L 40 \\ 7383 L 40 \end{array}$ | $\begin{aligned} & 7381 L 55 \\ & 7383 L 55 \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock LOW Time | 5 | 6 | 10 | 14 | ns |
| Clock HIGH Time | 5 | 6 | 10 | 14 | ns |
| Clock Period | 20 | 25 | 40 | 55 | ns |

NOTES:

1. ForIDT7381, pins $I_{0}-I_{2}, \mathrm{RS}_{0}, \mathrm{RS}_{1}$ apply. For IDT7383, pins $\mathrm{I}_{0}-\mathrm{I}_{4}$ apply
2. Flags are $\bar{P}, \bar{G}, O V F, Z, C_{16}$ for IDT7381. Flags are $N, O V F, Z, C_{16}$ for IDT7383.

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

| PARAMETER | $\begin{aligned} & 7381 L 20 \\ & 7383 L 20 \end{aligned}$ | $\left.\begin{array}{\|l\|} \hline 7381 L 25 \\ 7383 \mathrm{~L} 25 \end{array} \right\rvert\,$ | $\begin{aligned} & 7381 L 40 \\ & 7383 L 40 \end{aligned}$ | $\begin{aligned} & 7381 L 55 \\ & 7383 L 55 \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Time | 8 | 10 | 16 | 22 | ns |
| Disable Time | 8 | 10 | 16 | 22 | ns |

AC ELECTRICAL CHARACTERISTICS - MILITARY (VCC $=5 \mathrm{~V} \pm 10 \% . \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
MAXIMUM COMBINATIONAL PROPAGATION DELAYS

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 7381 L 25 \\ & 7383 L 25 \end{aligned}$ |  | $\begin{aligned} & 7381 \mathrm{~L} 30 \\ & 7383 \mathrm{~L} 30 \end{aligned}$ |  | $\begin{aligned} & 7381 L 40 \\ & 7383 L 40 \end{aligned}$ |  | $\begin{aligned} & 7381 L 55 \\ & 7383 L 55 \end{aligned}$ |  |  |
|  | $\mathrm{F}_{0}-\mathrm{F}_{15}$ | FLAGS ${ }^{(2)}$ | $F_{0}-F_{15}$ | FLAGS ${ }^{(2)}$ | $\mathrm{F}_{0}-\mathrm{F}_{15}$ | FLAGS ${ }^{(2)}$ | $F_{0}-F_{15}$ | FLAGS ${ }^{(2)}$ |  |
| FTAB $=0, \mathrm{FTF}=0$ | 15 | 29 | 17 | 36 | 22 | 43 | 30 | 60 | ns |
| CLK |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{0}$ | - | 21 | - | 25 | - | 31 | - | 43 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}{ }^{(1)}$ | - | 29 | - | 36 | - | 43 | - | 60 | ns |
| FTAB $=0, \mathrm{FTF}=1$ | 29 | 29 | 36 | 36 | 43 | 43 | 60 | 60 | ns |
| CLK |  |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{0}$ | 23 | 21 | 28 | 25 | 34 | 31 | 47 | 43 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}{ }^{(1)}$ | 33 | 29 | 39 | 36 | 48 | 43 | 66 | 60 | ns |
| FTAB $=1, \mathrm{FTF}=0$ | - | 26 | - | 31 | - | 38 | - | 53 | ns |
| $\mathrm{A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{0}-\mathrm{B}_{15}$ |  |  |  |  |  |  |  |  |  |
| CLK | 15 | - | 17 | - | 22 | - | 30 | - | ns |
| $\mathrm{C}_{0}$ | - | 21 | - | 25 | - | 31 | - | 43 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}(1)$ | - | 29 | - | 36 | - | 43 | - | 60 | ns |
| FTAB $=1, \mathrm{FTF}=1$ | 28 | 26 | 33 | 31 | 41 | 38 | 56 | 53 | ns |
| $\mathrm{A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{0}-\mathrm{B}_{15}$ |  |  |  |  |  |  |  |  |  |
| CLK | - | - | - | - | - | - | - | - | ns |
| $\mathrm{C}_{0}$ | 23 | 21 | 28 | 25 | 34 | 31 | 47 | 43 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}(1)$ | 33 | 29 | 39 | 36 | 48 | 43 | 66 | 60 | ns |

## MINIMUM SETUP AND HOLD TIMES RELATIVE TO CLOCK (CLK)

| INPUT | $\begin{aligned} & 7381 L 25 \\ & 7383 L 25 \end{aligned}$ |  | $\begin{aligned} & 7381 \mathrm{L30} \\ & 7383 \mathrm{~L} 30 \end{aligned}$ |  | $\begin{aligned} & 7381 L 40 \\ & 7383 L 40 \end{aligned}$ |  | $\begin{array}{r} 7381 L 55 \\ 7383 L 55 \end{array}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SETUP | HOLD | SETUP | HOLD | SETUP | HOLD | SETUP | HOLD |  |
| FTAB $=0$ | 7 | 0 | 8 | 0 | 10 | 0 | 13 | 0 | ns |
| $A_{0}-A_{15}, B_{0}-B_{15}$ |  |  |  |  |  |  |  |  |  |
| Co | 21 | 0 | 25 | 0 | 31 | 0 | 43 | 0 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}{ }^{(1)}$ | 31 | 0 | 37 | 0 | 46 | 0 | 62 | 0 | ns |
| ENA, ENB, ENF | 7 | 0 | 8 | 0 | 10 | 0 | 13 | 0 | ns |
| FTAB $=1$ |  |  |  |  |  |  |  |  |  |
| $\mathrm{A}_{0}-\mathrm{A}_{15}, \mathrm{~B}_{0}-\mathrm{B}_{15}$ | 33 | 0 | 39 | 0 | 48 | 0 | 66 | 0 | ns |
| $\mathrm{C}_{0}$ | 33 | 0 | 39 | 0 | 48 | 0 | 66 | 0 | ns |
| $\mathrm{I}_{0}-\mathrm{I}_{4}, \mathrm{RS}_{0}, \mathrm{RS}_{1}(1)$ | 33 | 0 | 39 | 0 | 48 | 0 | 66 | 0 | ns |
| ENA, ENB, ENF | - | - | - | - | - | - | - | - | ns |

MINIMUM CLOCK CYCLE TIMES AND

## PULSE WIDTHS

| PARAMETER | 7381L25 <br> 7383L25 | $\mathbf{7 3 8 1 L 3 0}$ | 7383L30 | 7381L40 | 7381L55 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 73814 | UNITS |  |  |  |  |
| Clock LOW Time | 6 | 8 | 10 | 14 | ns |
| Clock HIGH Time | 6 | 8 | 10 | 14 | ns |
| Clock Period | 25 | 30 | 40 | 55 | ns |

## NOTES:

1. For IDT7381, pins $\mathrm{I}_{0}-\mathrm{I}_{2}, \mathrm{RS}_{0}, \mathrm{RS}_{1}$ apply. For IDT7383, pins $\mathrm{I}_{0}-\mathrm{I}_{4}$ apply.
2. Flags are $\bar{P}, \bar{G}$, OVF, $Z, C_{16}$ for IDT7381. Flags are $N, O V F, Z, C_{16}$ for IDT7383.

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

| PARAMETER | 7381L25 | 7381L30 | 7381L40 | 7381L55 | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 7nable Time | 13 | 16 | 19 | 26 | ns |
| Disable Time | 13 | 16 | 19 | 26 | ns |

AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure-1 |



Figure 1. AC Output Test Load $\left(V_{x}=2.0 \mathrm{~V}\right.$ except for OE enable/disable)

## ORDERING INFORMATION



## FEATURES:

- High-performance 16-bit Arithmetic Logic Unit (ALU)
- $20 n \mathrm{n}$ to 55 ns clocked ALU operations
- Ideal for radar, sonar, or image processing applications
- Includes flexible funnel shifter
- Pipeline or flow-through modes
- Multi-level pipeline register on one input port
- Three accumulators with an internal feedback path
- Scaling shifter on output stage for dynamic range control
- Rounding on output stage
- Bit reversal on output stage for FFT address generation
- Three-state outputs
- TTL-compatible
- Produced with advanced submicron CEMOS ${ }^{\text {TM }}$ technology
- Available in 84-lead PGA and 84-pin surface mount PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7384 is a high-speed cascadable Arithmetic Logic Unit (ALU). This three-bus device has a 4-level pipeline register on one input port (A port) and a single input register on the other input port (B port). An ultra-fast 16-bit ALU, a funnel shifter with merge capabilities, and three accumulators make up the heart of the IDT7384. With IDT's high-performance CEMOS ${ }^{\text {TM }}$ technology, the IDT7384 can do arithmetic or logic operations in 20ns. Results of ALU operations can be scaled, rounded, or bit reversed for FFT address generation using the IDT7384 output stage.

The two input operands, A and B, can be clocked or fed through for flexible pipelining. The F accumulators can also be set into clocked or flow-through mode. The A port has a 4-level pipeline register that can be configured as 1 four-level, 2 two-level, or 4 single-level pipelines. The three LDAO-LDA2 control pins set the configuration and the register loaded.

The IDT7384 has five function pins to select 1 of 32 arithmetic or logic operations and the R, S input selections to the ALU. The R and SALU inputs can be A, B, F, or all 1's. This ALU has a carry out pin for cascading. Three accumulators are provided on the IDT7384 for intermediate result storage.

The IDT7384 funnel shifter will do logical shifts, rotates, and rotates with merges. The 16 -bit R-multiplexer and S-multiplexer inputs can be concatenated in either order for 32-bit logical shifts. A 16 -bit result is extracted at the funnel shifter output. The Rmultiplexer input can be rotated or rotated and merged with the F. feedback bus using the S -multiplexer input as a mask.

The output stage of this ALU can round the F result up or down by one bit. The $F$ result can also be arithmetically or logically shifted by one bit under the IDT7384 output control (FS0-FS5). Bit reversal can be performed on the $F$ result to generate fast Fourier transform (FFT) addresses.

An output enable is provided for three-state control of the output port on a bus.

The IDT7384 is available in 84-pin PLCC or PGA packages. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B for high reliability systems.

FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATIONS


PLCC
TOP VIEW

| $\mathrm{FS}_{3}$ | $\mathrm{FS}_{1}$ | $\mathrm{FS}_{0}$ | z | C16 | GND | $A_{15}$ | $A_{12}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{9}$ | $\mathrm{AB}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIOO | $\mathrm{FS}_{4}$ | $\mathrm{FS}_{2}$ | SIO16 | OVF/ | $A_{13}$ | $\mathrm{A}_{14}$ | $A_{11}$ | $\mathrm{AB}_{3}$ | $\mathrm{AB}_{2}$ | $A_{8}$ |
| $\overline{O E}$ | $\mathrm{FS}_{5}$ |  |  | N/G | $\mathrm{V}_{\mathrm{cc}}$ | CLK |  |  | $\mathrm{AB}_{0}$ | $A_{7}$ |
| $\mathrm{F}_{14}$ | $F_{15}$ |  |  | G84-1 |  |  |  |  | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ |
| $\mathrm{F}_{11}$ | $F_{12}$ | $F_{10}$ |  |  |  |  |  | $A_{1}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ |
| $\mathrm{F}_{8}$ | $F_{13}$ | $\mathrm{F}_{9}$ |  |  |  |  |  | $A_{0}$ | $\mathrm{B}_{15}$ | $\mathrm{A}_{4}$ |
| $\mathrm{F}_{7}$ | $\mathrm{F}_{6}$ | $F_{5}$ |  |  |  |  |  | $\mathrm{B}_{12}$ | $\mathrm{B}_{13}$ | $\mathrm{B}_{14}$ |
| $\mathrm{F}_{4}$ | $F_{3}$ | PIN 1 DESIGNATOR |  |  |  |  |  |  | $\mathrm{B}_{10}$ | $\mathrm{B}_{11}$ |
| $\mathrm{F}_{2}$ | $\mathrm{F}_{0}$ | - |  | $\mathrm{I}_{4}$ | FEN1 | GND |  |  | LDA2 | $\mathrm{B}_{9}$ |
| $F_{1}$ | $\mathrm{FB}_{1}$ | $\mathrm{C}_{0}$ | $\mathrm{I}_{2}$ | $\frac{\mathrm{MSW}}{\mathrm{LSW}}$ | FENO | $B_{1}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{7}$ | LDA1 | $\mathrm{B}_{8}$ |
| $\mathrm{FB}_{0}$ | $I_{0}$ | $I_{1}$ | $\mathrm{I}_{3}$ | ENB | $\mathrm{B}_{2}$ | $\mathrm{B}_{0}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{5}$ | $\mathrm{B}_{6}$ | LDAO |

Product Selector and Cross Peference Guides
Technology/Capabilities
Quality and Rellability
Static RAMS
Multi-por RAMs
FIFO Memories
Digital Signal Processing (DSP)
Bit-Slice Microprocessor Devices (MICROSLICE ${ }^{\text {TM }}$ ) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Application and Technical Notes
Package Diagram Ouxines

## BIT-SLICE MICROPROCESSOR DEVICES (MICROSLICE) AND MEMORY SUPPORT

## MICROSLICE

Microprogrammable microprocessor building blocks offer the system designer the ultimate in system hardware and software performance and flexibility. Integrated Device Technology through architectural enhancements and high-performance, low power CEMOS technology advance bit-slice performance levels far beyond competitive components.

The IDT49C400 building block family exemplify this performance leadership, providing increased circuit density over bipolar building blocks at equivalent and faster speeds. Featured in this product family are the world's fastest 16-bit microprocessors and sequencers. Also, IDT manufactures pin-compatible CMOS 2900 products, the IDT39C00 family, which offer speed upgrades of up to $50 \%$ faster than equivalent bipolar components.

In addition to providing high performance and increased levels of integration, low power CMOS technology permits the aggressive adaptation of surface mount packages, especially 25 mil center pin to pin spacing packages. The IDT49C402 is the first product available in a 25 mil center 68 -pin ceramic quad flatpack, with a footprint of 0.470 square inches, $53 \%$ smaller than a Pin Grid Array or a Plastic Leaded Chip Carrier (PLCC).

## MEMORY SUPPORT

Error Detection and Correction (EDC) plays a major role in ensuring data integrity for large, high-speed memory arrays. IDT pioneered CMOS EDC units in 1986 with the introduction of the 39C60, 16-bit EDC, detecting errors in 20ns maximum. The industry standard IDT49C460 has established a new level for high performance EDC, with 16 ns maximum detect times. And the IDT49C460 is the only 32-bit EDC cascadable to 64-bit, ideal for today's high bandwidth memory systems.

With the announcement of the Flow-thru EDC ${ }^{\text {m }}$ IDT49C465, IDT has established the next industry standard for high performance memory error detection and correction. Using a flow through architecture, memory system data correction throughput is effectively doubled in 64-bit applications.

IDT will continue to introduce speed upgrades to existing products and offer new architectural enhancements to improve system performance.

## TABLE OF CONTENTS

CONTENTS PAGE
Bit-Slice Microprocessor Devices (MICROSLICE ${ }^{\text {M }}$ ) and Error Detection and Correction IDT 39C01 4-Bit Microprocessor Slice (14-56) ..... 8-1
IDT 39C02 Carry-Lookahead Generator ..... 8-12
IDT 39C03 4-Bit Microprocessor Slice (14-56) ..... 8-16
IDT 39C10 12-Bit Sequencer (14-56, 14-197) ..... 8-63
IDT 49C25 Microcycle Length Controller ..... 8-117IDT 49 C 40216-Bit Microprocessor Slice (14-41, 14-56, 14-197, 14-200, 14-203)S8-1
IDT 49C403 16-Bit Microprocessor Slice w/SPC ${ }^{\text {m }}$ (14-41, 14-56, 14-154, 14-197, S14-1) ..... S8-13
IDT 49C404 32-Bit Microprogram Microprocessor w/SPC ${ }^{\text {m }}$ ..... 8-182
IDT 49C410 16-Bit Sequencer (14-56, 14-86, 14-197, 14-200) ..... S8-45
IDT 49C4120-Bit Interruptable Sequencer w/SPC ${ }^{\text {™ }}$8-208
IDT 39C60 16-Bit Cascadable EDC (14-22, S14-49) ..... S8-5632-Bit Cascadable EDC (14-22, S14-49)S8-83
IDT 49C465 32-Bit Flow-Thru Error Detection and Correction Unit ..... S8-108


## MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- Functionally equivalent to four 2901 s and one 2902
- IDT49C402B 55\% faster than four 2901Cs and one 2902A
- Expanded two-address architecture with independent, simultaneous access to two $64 \times 16$ register files
- Expanded destination functions with 8 new operations allowing Direct Data to be loaded directly into the dual-port RAM and Q Register
- Clamp diodes on all inputs provide noise suppression
- Fully cascadable
- 68-pin plastic and ceramic PGA, Shrink-DIP ( $600 \mathrm{mil}, 70$ mil centers), LCC ( 25 and 50 mil centers) and Ceramic Quad Flatpack ( 25 mil centers)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49C402s are high-speed, fully cascadable 16-bit CMOS microprocessor slice units which combine the standard functions of four 2901s and a 2902 with additional control features aimed at enhancing the performance of bit-slice microprocessor designs.

The IDT49C402s include all of the normal functions associated with standard 2901 bit-slice operation: (a) a 3-bit instruction field ( $\mathrm{l}_{0}$, $\mathrm{I}_{1}, \mathrm{I}_{2}$ ) which controls the source operand selection for the ALU; (b) a 3-bit microinstruction field $\left(I_{3}, I_{4}, I_{5}\right)$ used to control the eight possible functions of the ALU; (c) eight destination control functions which are selected by the microcode inputs ( $\mathrm{I}_{8}, \mathrm{l}_{7}, \mathrm{I}_{8}$ ); and (d) a tenth microinstruction input, $l_{9}$, offering eight additional destination control functions. This $\mathrm{l}_{9}$ input, in conjunction with $\mathrm{I}_{8}, \mathrm{I}_{7}$ and $\mathrm{I}_{8}$, allows for shifting the Q Register up and down, loading the RAM or Q Register directly from the D inputs without going through the ALU and new combinations of destination functions with the RAM A port output available at the Y output pins of the device.

Also featured is an on-chip dual-port RAM that contains 64 words by 16 bits-four times the number of working registers in a 2901.

The IDT49C402s are fabricated using CEMOS, a CMOS technology designed for high performance and high reliability. These performance enhanced devices feature both bipolar speed and bipolar output drive capabilities while maintaining exceptional microinstruction speeds at greatly reduced CMOS power levels.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{5}$ | 1 | Six address inputs to the register file which selects one register and displays its contents through the A port. |
| $B_{0}-B_{5}$ | 1 | Six address inputs to the register file which selects one of the registers in the file, the contents of which is displayed through the B port. It also selects the location into which new data can be written when the clock goes LOW. |
| $\mathrm{I}_{0}-\mathrm{I}_{9}$ | 1 | Ten instruction control lines which determine what data source will be applied to the ALU $(0,1,2)$, what function the ALU will perform $\mathrm{l}(3,4,5)$ and what data is to be deposited in the $Q$ Register or the register file $I_{(6,7,8,9)}$. Original 2901 destinations are selected if $\mathrm{l}_{\mathrm{g}}$ is disconnected. In this mode, proper $\mathrm{l}_{\mathrm{g}}$ bias is controlled by an internal pullup resistor to $\mathrm{V}_{\mathrm{cc}}$. |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ | 1 | Sixteen-bit direct data inputs which are the data source for entering external data into the device ALU, Q Register or RAM. $D_{0}$ is the LSB. |
| $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 0 | Sixteen three-state output lines which, when enabled, display either the sixteen outputs of the ALU or the data on the A port of the register stack. This is determined by the destination code $\mathrm{I}_{(6,7,8,9)}$. |
| $\overline{\mathrm{G}} / \mathrm{F}_{15}$ | 0 | A multipurpose pin which indicates the carry generate ( $\overline{\mathrm{G}}$ ) function at the least significant and intermediate slices or as $\mathrm{F}_{15}$ the most significant ALU output (sign bit). $\bar{G} / F_{15}$ selection is controlled by the MSS pin. If MSS $=$ HIGH, $F_{15}$ is enabled. If MSS $=$ LOW, G is enabled. |
| $\mathrm{F}=0$ | 0 | Open drain output which goes HIGH if the $F_{0}-F_{15}$ ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic). |
| $\mathrm{C}_{\mathrm{n}}$ | 1 | Carry-in to the internal ALU. |
| $\mathrm{C}_{n+18}$ | 0 | Carry-out of the internal ALU. |
| $\begin{aligned} & \mathrm{Q}_{15} \\ & \mathrm{RAM}_{15} \end{aligned}$ | 1/0 | Bidirectional lines controlled by $\mathrm{I}_{(6,7,8,8)}$. Both are three-state output drivers connected to the TTL-compatible inputs. When the destination code on $\mathcal{I}_{(6,7,8,9)}$ indicates an up shitt, the three-state outputs are enabled, the MSB of the Q Register is available on the $\mathrm{Q}_{15}$ pin and the MSB of the ALU output is available on the $\mathrm{RAM}_{15}$ pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM. |
| Qo RAM 0 | 1/0 | Both bidirectional lines function identically to $\mathrm{Q}_{15}$ and RAM $\mathrm{H}_{15}$ lines except they are the LSB of the Q Register and RAM. |
| $\overline{\text { OE }}$ | 1 | Output enable. When pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled. |
| P/OVR | 0 | A multipurpose pin which indicates the carry propagate ( $\bar{P}$ ) output for performing a carry lookahead operation or overflow (OVR) the Exclusive-OR of the carry-in and carry-out of the ALU MSB. OVR, at the most significant end of the word, indicates that the result of an arithmetic two's complement operation has overflowed into the sign bit. $\bar{P} / \mathrm{OVR}$ selection is controlled by the MSS pin. If MSS = HIGH, OVR is enabled. If MSS = LOW, $\bar{P}$ is enabled. |
| CP | 1 | The clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the $64 \times 16$ RAM which compromises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this. |
| MSS | 1 | When HIGH, enables OVR and $F_{15}$ on the $\bar{P} /$ OVR and $\bar{G} / F_{15}$ pins. When LOW, enables $\bar{G}$ and $\bar{P}$ on these pins. If left open. internal pullup resistor to $V_{C C}$ provides declaration that the device is the most significant slice. |

## DEVICE ARCHITECTURE:

The IDT49C402 CMOS bit-slice microprocessor is configured sixteen bits wide and is cascadable to any number of bits $(16,32,48$, 64). Key elements which make up this 16 -bit microprocessor slice are the (1) register file ( $64 \times 16$ dual-port RAM) with shifter, (2) ALU and (3) Q Register and shifter.

REGISTER FILE-A 16-bit data word from one of the 64 RAM registers can be read from the A port as selected by the 6-bit A address field. Simultaneously, the same data word, or any other word from the 64 RAM registers, can be read from the B port as selected by the 6 -bit B address field. New data is written into the RAM register location selected by the B address field during the clock (CP) LOW time. Two sixteen-bit latches hold the RAM A port and B port during the clock (CP) LOW time, eliminating any data races. During clock HIGH these latches are transparent, reading the data selected by the A and $B$ addresses. The RAM data input field is driven froma fourinput multiplexer that selects the ALU output or the D inputs. The ALU output can be shifted up one position, down one position or not shifted. Shifting data operations involve the RAM 15 and RAM $M_{0} / \mathrm{O}$ pins. For a shift up operation, the RAM shifter MSB is connected to an enabled $\mathrm{RAM}_{15} \mathrm{I} / \mathrm{O}$ output while the RAM $1 / \mathrm{O}$ input is selected as the input to the LSB. During a shift down operation, the RAM shifter LSB is connected to an enabled RAM $/ / O$ output while the RAM 15 I/O input is selected as the input to the MSB.

ALU - The ALU can perform three binary arithmetic and five logic operations on the two 16 -bit input words S and R. The S input field is driven from a 3-input multiplexer and the $R$ input field is driven from a 2 -input multiplexer with both having a zero source operand. Both multiplexers are controlled by the $\mathrm{I}_{(0,1,2)}$ inputs. This multiplexer configuration enables the user to select various pairs of the $A, B, D$, $Q$ and " 0 " inputs as source operands to the ALU. Microinstruction inputs $I_{(3,4,5)}$ are used to select the ALU function. This high-speed ALU cascades to any word length, providing carry-in ( $\mathrm{C}_{n}$ ), carry-out ( $\mathrm{C}_{\mathrm{n}+16}$ ) and an open-drain ( $\mathrm{F}=0$ ) output. When all bits of the ALU are zero, the pull-down device of $F=0$ is off, allowing a wire-OR of this pin over all cascaded devices. Multipurpose pins $\overline{\mathrm{G}} / \mathrm{F}_{15}$ and $\overline{\mathrm{P}} / \mathrm{OVR}$ are aimed at accelerating arithmetic operations. For intermediate and least significant slices, the MSS pin is programmed LOW, selecting the carry-generate ( $\overline{\mathrm{G}}$ ) and carry-propagate $(\overline{\mathrm{P}})$ output functions to be used by carry lookahead logic. For the most significant slice, MSS is programmed high, selecting the sign-bit ( $F_{15}$ ) and the two's complement overflow (OVR) output functions. The sign bit ( $F_{15}$ ) allows the ALU sign bit to be monitored without enabling the three-state ALU outputs. The overflow (OVR) output is high when the two's complement arithmetic operation has overflowed into the sign bit as logically determined from the Exclusive-OR of the carry-in and carry-out of the most significant bit of the ALU. The ALU data outputs are available at the three-state outputs $Y_{(0-15)}$ or as
inputs to the RAM register file and Q Register under control of the $l_{(6,7,8,8)}$ instruction inputs.

Q REGISTER - The Q Register is a separate 16-bit file intended for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. It is driven from a 4-input multiplexer. In the no-shift mode, the multiplexer enters the ALU F output or Direct Data into the Q Register. In either the shift up or shift down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The Q shifter has
two ports, $Q_{0}$ and $Q_{15}$, which operate comparably to the RAM shifter. They are controlled by the $l_{(6,7,8,8)}$ inputs.
The clock input of the IDT49C402 controls the RAM, Q Register and $A$ and $B$ data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and $\mathrm{l}_{(6,7,8,9)}$ define the RAM as the destination, new data will be written into the RAM file defined by the B address field.

ALU SOURCE OPERAND CONTROL

| MNEMONIC | MICROCODE |  |  |  | ALU SOURCE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OPERANDS |  |  |  |  |  |  |
|  | I $_{\mathbf{2}}$ | I $_{\mathbf{1}}$ | $\mathrm{I}_{0}$ | OCTAL <br> CODE | R | S |  |
| AQ | L | L | L | 0 | A | Q |  |
| AB | L | L | H | 1 | A | B |  |
| ZQ | L | H | L | 2 | 0 | Q |  |
| ZB | L | H | H | 3 | 0 | B |  |
| ZA | H | L | L | 4 | 0 | A |  |
| DA | H | L | H | 5 | D | A |  |
| DQ | H | H | L | 6 | D | Q |  |
| DZ | H | H | H | 7 | D | 0 |  |

ALU ARITHMETIC MODE FUNCTIONS

| $\begin{aligned} & \text { OCTAL } \\ & \mathbf{I}_{5,4,3,2,1,0} \end{aligned}$ |  | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ |  | $C_{n}=H$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GROUP | FUNCTION | GROUP | FUNCTION |
| $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | ADD | $\begin{aligned} & \hline A+Q \\ & A+B \\ & D+A \\ & D+Q \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { plus one } \end{aligned}$ | $\begin{aligned} & A+Q+1 \\ & A+B+1 \\ & D+A+1 \\ & D+Q+1 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 2 \\ 3 \\ 4 \\ 7 \\ \hline \end{array}$ | PASS | $\begin{aligned} & \hline \mathbf{Q} \\ & \mathbf{B} \\ & A \\ & \mathrm{D} \end{aligned}$ | Increment | $\begin{aligned} & \hline Q+1 \\ & B+1 \\ & A+1 \\ & D+1 \end{aligned}$ |
| $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | Decrement | $\begin{aligned} & Q-1 \\ & B-1 \\ & A-1 \\ & D-1 \end{aligned}$ | PASS | $\begin{aligned} & Q \\ & \mathbf{B} \\ & A \\ & A \end{aligned}$ |
| $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | 1's Comp. | $-Q-1$ $-B-1$ $-A-1$ $-D-1$ | 2's Comp. (Negate) | $-Q$ $-B$ $-A$ $-D$ |
| 1 1 1 1 2 2 2 2 | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \\ & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | Subtract (1's Comp.) | $\begin{aligned} & Q-A-1 \\ & B-A-1 \\ & A-D-1 \\ & Q-D-1 \\ & A-Q-1 \\ & A-B-1 \\ & D-A-1 \\ & D-Q-1 \end{aligned}$ | Subtract (2's Comp.) | $\begin{aligned} & Q-A \\ & B-A \\ & A-D \\ & Q-D \\ & A-Q \\ & A-B \\ & D-A \\ & D-Q \end{aligned}$ |

## ALU FUNCTION CONTROL

| MNEMONIC | microcode |  |  |  | FUNLU | SYMBOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{5}$ | $t_{4}$ | $\mathrm{I}_{3}$ | OCTAL CODE |  |  |
| ADD | L. | L | L | 0 | R Plus S | R+S |
| SUBR | L | L | H | 1 | S Minus R | S-R |
| SUBS | L | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | RORS | RVS |
| AND | H | L | $L$ | 4 | R AND S | $R \wedge S$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | R^S |
| EXOR | H | H | L | 6 | REX-OR S | RTS |
| EXNOR | H | H | H | 7 | R EX-NORS | RTS |

## ALU LOGIC MODE FUNCTIONS

| OCTAL |  | GROUP | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{I}_{5,4,3}$, | $\mathrm{I}_{2,1,0}$ |  |  |
| 4 <br> 4 <br> 4 <br> 4 <br> 4 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | AND | $\begin{aligned} & \hline A \wedge Q \\ & A \wedge B \\ & D \wedge A \\ & D \wedge Q \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | OR | AVQ $A \vee B$ DVA DVO DVQ |
| $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | EX-OR | $\begin{aligned} & A \nabla Q \\ & A \nabla B \\ & D \nabla A \\ & D \nabla O \end{aligned}$ DひQ |
| $\begin{aligned} & 7 \\ & 7 \\ & 7 \\ & 7 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | EX-NOR | $\begin{aligned} & \overline{\overline{A V O}} \\ & \overline{A \nabla B} \\ & \overline{D F A} \end{aligned}$ |
| $\begin{aligned} & 7 \\ & 7 \\ & 7 \\ & 7 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | INVERT | $\bar{Q}$ $\frac{B}{B}$ $\frac{A}{D}$ |
| $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & \hline \end{aligned}$ | PASS | $\begin{aligned} & \hline \mathbf{Q} \\ & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | PASS | Q B A D |
| 4 4 4 4 | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \\ & \hline \end{aligned}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 5 \\ & 5 \\ & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | MASK | $\begin{aligned} & \bar{A} \wedge Q \\ & \bar{A} \wedge B \\ & \bar{D} \wedge A \\ & \bar{D} \wedge Q \end{aligned}$ |

SOURCE OPERAND AND ALU FUNCTION MATRIX ${ }^{(1)}$

| $\underset{\mathbf{i}_{5,4,3}}{\text { OCTAL }}$ | ALUNCTION | $\mathrm{I}_{2,1,0}$ OCTAL |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | ALU SOURCE |  |  |  |  |  |  |  |
|  |  | A，Q | A，B | 0，Q | 0，B | 0，A | D，A | D，Q | D， 0 |
| 0 | $C_{n}=L$ <br> R Plus S <br> $\mathrm{C}_{\mathrm{n}}=\mathrm{H}$ | $\begin{gathered} A+Q \\ A+Q+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} Q \\ Q+1 \end{gathered}$ | $\begin{gathered} B \\ B+1 \end{gathered}$ | $\begin{gathered} A \\ A+1 \end{gathered}$ | $\begin{gathered} D+A \\ D+A+1 \\ \hline \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | $\begin{gathered} D \\ D+1 \end{gathered}$ |
| 1 | $\begin{gathered} C_{n}=L \\ S \text { Minus } R \\ C_{n}=H \end{gathered}$ | $\begin{gathered} Q-A-1 \\ Q-A \end{gathered}$ | $\begin{gathered} B-A-1 \\ B-A \end{gathered}$ | $\begin{gathered} Q-1 \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{B}-1 \\ \mathrm{~B} \end{gathered}$ | $\begin{gathered} A-1 \\ A \end{gathered}$ | $\begin{gathered} A-D-1 \\ A-D \end{gathered}$ | $\begin{gathered} Q-D-1 \\ Q-D \end{gathered}$ | $\begin{gathered} -D-1 \\ -D \end{gathered}$ |
| 2 | $\begin{aligned} & C_{n}=L \\ & \text { R Minus } s \\ & C_{n}=H \end{aligned}$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \end{gathered}$ | $\begin{gathered} -B-1 \\ -B \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{gathered} D-A-1 \\ D-A . \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} D-1 \\ D \end{gathered}$ |
| 3 | R OR S | $A \vee Q$ | AVB | Q | B | A | DVA | DVQ． | D |
| 4 | R AND S | A $\wedge$ Q | $A \wedge B$ | 0 | 0 | 0 | D＾A | D＾Q | 0 |
| 5 | $\overline{\mathrm{R}}$ AND S | $\bar{A} \wedge Q$ | $\bar{A} \wedge B$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX－OR S | Aフo | A宜 | Q | B | A | DかA | DかQ | D |
| 7 | R EX－NOR S | $\overline{\text { AVO }}$ | $\overline{\text { ATB }}$ | $\overline{\mathbf{0}}$ | $\bar{B}$ | $\overline{\text { A }}$ | $\overline{\text { DFA }}$ | DTO | $\overline{\mathrm{D}}$ |

NOTE：
1．$+=$ Plus；$-=$ Minus；$\Lambda=$ AND； $\boldsymbol{\nabla}=E X-O R ; V=O R$

## ALU DESTINATION CONTROL ${ }^{(1)}$

| MNEMONIC | MICROCODE |  |  |  |  | RAM <br> FUNCTION |  | Q REGISTER FUNCTION |  | $\stackrel{Y}{\text { OUTPUT }}$ | $\begin{aligned} & \text { RAMM } \\ & \text { SHIFTER } \end{aligned}$ |  | $\stackrel{Q}{\text { SHIFTER }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{9}$ | $\mathrm{I}_{8}$ | $\mathrm{I}_{7}$ | $\mathrm{I}_{6}$ | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ | SHIFT | LOAD | SHIFT | LOAD |  | RAM ${ }_{0}$ | RAM ${ }_{15}$ | $\mathrm{Q}_{0}$ | $Q_{15}$ |  |
| OREG | H | L | L | L | 8 | x | NONE | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | $x$ | x | X | X | Existing 2901 Functions |
| NOP | H | L | L | H | 9 | X | NONE | X | NONE | F | X | X | X | X |  |
| RAMA | H | L | H | L | A | NONE | $F \rightarrow B$ | X | NONE | A | x | X | X | x |  |
| RAMF | H | L | H | H | B | NONE | $\mathrm{F} \rightarrow \mathrm{B}$ | X | NONE | F | X | X | X | X |  |
| RAMQD | H | H | L | L | C | DOWN | $\mathrm{F} / 2 \rightarrow \mathrm{~B}$ | DOWN | Q／2 $\rightarrow$ O | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $Q_{0}$ | $\mathrm{IN}_{15}$ |  |
| RAMD | H | H | L | H | D | DOWN | F／2 $\rightarrow$ B | x | NONE | F | $\mathrm{F}_{0}$ | $\mathrm{N}_{15}$ | $\mathrm{Q}_{0}$ | X |  |
| RAMQU | H | H | H | L | E | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{15}$ | $\mathrm{IN}_{0}$ | $\mathrm{Q}_{15}$ |  |
| RAMU | H | H | H | H | F | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | NONE | F | $\mathrm{IN}_{0}$ | $F_{15}$ | X | $\mathrm{Q}_{15}$ |  |
| DFF | L | L | L | L | 0 | NONE | $D \rightarrow B$ | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | X | X | X | $\times$ | New Added IDT49C402 Functions |
| DFA | L | L | L | H | 1 | NONE | $D \rightarrow B$ | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | A | X | X | X | X |  |
| FDF | L | L | H | L | 2 | NONE | $F \rightarrow B$ | NONE | $D \rightarrow 0$ | F | X | X | X | X |  |
| FDA | L | L | H | H | 3 | NONE | $F \rightarrow B$ | NONE | $D \rightarrow 0$ | A | X | X | X | X |  |
| XQDF | L | H | L | L | 4 | $X$ | NONE | DOWN | Q／2 $\rightarrow$ Q | F | X | X | $\mathrm{Q}_{0}$ | $\mathrm{IN}_{15}$ |  |
| DXF | L | H | L | H | 5 | NONE | $\mathrm{D} \rightarrow \mathrm{B}$ | x | NONE | F | X | x | $\mathrm{Q}_{0}$ | X |  |
| XQUF | L | H | H | L | 6 | X | NONE | UP | $2 \mathrm{O} \rightarrow \mathrm{Q}$ | F | $x$ | X | $\mathrm{IN}_{0}$ | $Q_{15}$ |  |
| XDF | L | H | H | H | 7 | X | NONE | NONE | $D \rightarrow 0$ | F | X | X | X | $\mathrm{Q}_{15}$ |  |

NOTE：
1．$X=$ Don＇t Care．Electrically，the shift pin is a TTL input internally connected to a three－state output which is in the high－impedance state．
$B=$ Register Addressed by B inputs．
UP is toward MSB：DOWN is toward LSB．

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T} .}$ | Power Dissipation | 1.5 | 1.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%$ (Military)

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level ${ }^{(4)}$ |  | 2.0 | - | - | V |
| $V_{\text {lL }}$ | Input LOW Level | Guaranteed Logic Low Level (4) |  | - | - | 0.8 | V |
| ${ }_{1 H}$ | Input HIGH Current | $\mathrm{V}_{\text {cc }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voitage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{V} \end{aligned}$ | $\mathrm{VOH}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{lOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{i N}=V_{I H} \text { or } V_{V L} \end{aligned}$ | $\mathrm{bL}=300 \mu \mathrm{~A}$ | - | GND | VLC | V |
|  |  |  | $\mathrm{lbL}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}^{\text {OL }}=24 \mathrm{~mA} \mathrm{COM}{ }^{\text {L }}$. | - | 0.3 | 0.5 |  |
| l OZ | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{0}=0 \mathrm{~V}$ | - | -0.1 | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ ( Max.) | - | 0.1 | 10 |  |
| los | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{V}_{\text {OUT }}=0 V^{(3)}$ |  | -15 | -30 | - | mA |

NOTES:

1. For conditions shown as max. or min. use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment. Guaranteed by design.

## DC ELECTRICAL CHARACTERISTICS (Cont'd)

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ' CcOH | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ (CMOS Inputs) | $\begin{aligned} & V_{C C}=M a x . \\ & V_{H C} \leq V_{\mathrm{H}}, V_{\mathrm{IL}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=0, C P=H \end{aligned}$ | MIL. | - | 150 | 265 | mA |
|  |  |  | COM'L. | - | 150 | 215 |  |
| 'CCOL | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{L}$ (CMOS Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{HH},} \mathrm{~V}_{\mathrm{IL}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{CP}}=0, \mathrm{CP}=\mathrm{L} \end{aligned}$ | MIL. | - | 80 | 135 | mA |
|  |  |  | СОМ'L. | - | 80 | 110 |  |
| ${ }^{1} \mathrm{COT}$ | Quiescent Input Power Supply ${ }^{(5)}$ Current (per Input @ TTL High) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{fCP}=0$ | MIL. | - | 0.3 | 0.6 | $\mathrm{mA} /$ Input |
|  |  |  | COM'L. | - | 0.3 | 0.5 |  |
| ${ }^{\prime} C C D$ | Dynamic Power Supply Current | $V_{C C}=M a x .$ <br> $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{LL}} \leq \mathrm{V}_{\mathrm{LC}}$ <br> Outputs Open, $\mathrm{OE}=\mathrm{L}$ | MIL. | - | 2.0 | 3.0 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | СОМ'L. | - | 2.0 | 2.5 |  |
| Icc | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=M a x ., f_{C P}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{O E}=\mathrm{L}$ <br> $C P=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{IL}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | 135 | 255 | mA |
|  |  |  | СОм'L. | - | 135 | 190 |  |
|  |  | $V_{C C}=M a x ., f_{C P}=10 M H z$ <br> Outputs Open, $\overline{O E}=\mathbf{L}$ <br> $C P=50 \%$ Duty cycle $V_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | MIL. | - | 145 | 265 |  |
|  |  |  | COM'L. | - | 145 | 200 |  |

## NOTES:

5. $\mathrm{I}_{\mathrm{CCT}}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $\mathrm{I}_{\text {ссон }}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{\mathrm{CC}}=I_{\mathrm{CCOH}}\left(\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCOL}}\left(1-\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+I_{\mathrm{CCD}}\left(f_{\mathrm{CP}}\right)$
$\mathrm{CD}_{\mathrm{H}}=$ Clock duty cycle high period
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle TTL high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$N_{T}=$ Number of dynamic inputs driven at TTL levels
$\mathrm{f}_{\mathrm{CP}}=$ Clock Input frequency

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using $\mathrm{V}_{\mathrm{IL}} \leq 0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}} \geq 3 \mathrm{~V}$ for AC tests.

## IDT49C402B

## AC ELECTRICAL CHARACTERISTICS

(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT49C402B over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. All times are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between OV and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. ${ }^{(6)}$ | COM'L. | UNIT |
| :---: | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from selection of $A, B$ registers to end of cycle) | $23$ | $\text { in is } 19$ | ns |
| Maximum Clock Frequency to shift Q (50\% duty cycle. $1=\mathrm{C} 32 \text { or } \mathrm{E} 32)$ | $42$ | $49$ | MHz |
| Minimum Clock LOW Time \%\% | , < 11 , \% | 9 | ns |
| Minimum Clock HIGH Time $\chi_{*}$, ${ }_{\text {, }}$, | , , 111 | 9 | ns |
| Minimum Clock Period $\%$ \$ \% \% | 24 | 20 | ns |

COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\underset{\mathbf{G}, \overline{\mathrm{P}}}{\mathrm{MSS}}=$ |  | (MSS = H) |  |  |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | \%\% \% \% |  | RAM $_{0}$ RAM $_{15}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L | MIL. | COM'L. | MIL | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COML. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Address | 31 | 28 | 29 | 26 | 31 | 28 | 31 | 28 | 28 | 26. | 31. | $28:$ | 32 | 29 | - | - | ns |
| D | 26 | 23 | 23 | 21 | 23 | 21 | 25 | 22 | 22 | 20 | 26. | 23 | 24 | 23 | - | - | ns |
| $\mathrm{C}_{n}$ | 22 | 20 | - | - | 20 | 18 | 19 | 17 | 15 | \% 14 | 22 | + 20 | 18 | 17 | - | - | ns |
| 10.1.2 | 28 | 26 | 24 | 22 | 28 | 26 | 27 | 25 | 23 | 21 | 28 | 26 | 26 | 24 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 28. | 26 | 22 | 21 | 27 | 25 | 27 | 25 | 22. | 20. | 28 | 26 | 25 | 23 | - | - | ns |
| I6.7.8.9 | 20 | 18 | - | - | - | - | - | - | . | * - | - | - | 16 | 14 | 16 | 14 | ns |
| A Bypass <br> ALU (I = AXX, <br> 1XX, 3XX) | 24 | 22 | - | - | - | - | - | - | \%. |  | - | - | - | - | - | - | ns |
| Clock | 27 | 25 | 25 | 22 | 26 | 24 | 27 | 25. | 25 | 23 | 27 | 25 | 27 | 25 | 20 | 18 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

|  | CP: |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| InPUT | SET-UP TIME BEFORE H $\rightarrow$ L |  | HOLD TIME AFTER H $\rightarrow$ L |  | SET-UP TIME BEFORE L $\rightarrow$ H |  | HOLD TIME <br> AFTER L $\rightarrow$ H |  | UNIT |
|  | MIL. | COM'L. | MIL | M'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Source Address | 10 | 9 | 2, (3) | $1^{(3)}$ | $20.9+$ TPWL $^{(4)}$ |  | 2 | 1 | ns |
| B Destination Address | 10 | 9 | . | Do not change (2) |  |  | 2 | 1 | ns |
| D | - ${ }^{(1)}$ | -\% | $\stackrel{\text { a }}{ }$ | - | 12/22 ${ }^{(5)}$ | 10/20 ${ }^{(5)}$ | 2 | 1 | ns |
| $C_{n}$ | - | , | - | - | 16 | 14 | 0 | 0 | ns |
| $\mathrm{I}_{0.1 .2}$ | - |  | - | - | 26 | 24 | 0 | 0 | ns |
| 13,4.5 | - |  | - | - | 26 | 24 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8,9}$ | 10 | 9 | Do not change (2) |  |  |  | 0 | 0 | ns |
| RAM0, 15, Qo. 15 | - | - | - | - | 12 | 10 | 0 | 0 | ns |

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses mustbe stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs. TPWL is the minimum clock Low time.
5. First value is direct path (DATA ${ }_{I N} \rightarrow$ RAM/Q Register). Second value is indirect path (DATA ${ }_{I N} \rightarrow$ ALU $\rightarrow$ RAM/Q Register).
6. Guaranteed by design.

## IDT49C402A

## AC ELECTRICAL CHARACTERISTICS

 (Military and Commercial Temperature Ranges)The tables below specify the guaranteed performance of the IDT49C402A over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. All times are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between OV and 3 V with signal transition rates of 1 V pernanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL.(6) | COM'L. | UNIT |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 28 | 24 | ns |
| Maximum Clock Frequency to <br> shift Q (50\% duty cycle, | 35 | 41 | MHz |
| = C32 or E32) |  |  |  |$\quad$| Minimum Clock LOW Time | 13 | 11 |
| :--- | :---: | :---: |
| ns |  |  |
| Minimum Clock HIGH Time | 13 | 11 |
| Ms |  |  |
| Minimum Clock Period | 36 | 31 |
| ns |  |  |

## COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $(\underset{\mathbf{G}, \overline{\mathrm{P}}}{\mathrm{MSS}}$ |  | (MSS $=\mathrm{H}$ ) |  |  |  | $C_{n+16}$ |  | $F=0$ |  | $\begin{aligned} & \text { RAM }_{0} \\ & \text { RAM }_{15} \end{aligned}$ |  | $\begin{aligned} & Q_{0} \\ & Q_{15} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | Сом'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Address | 41 | 37 | 39 | 35 | 41 | 37 | 41 | 37 | 37 | 34 | 41 | 37 | 40 | 36 | - | - | ns |
| D | 32 | 29 | 29 | 26 | 29 | 26 | 31 | 28 | 27 | 25 | 32 | 29 | 28 | 26 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 28 | 25 | - | - | 26 | 24 | 25 | 23 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| lo. 1, 2 | 35 | 32 | 30 | 27 | 35 | 32 | 34 | 31 | 29 | 26 | 35 | 32 | 30 | 27 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 35 | 32 | 28 | 26 | 34 | 31 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| $\mathrm{I}_{6,7,8,9}$ | 25 | 23 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| $\begin{array}{\|l} \text { A Bypass } \\ \text { ALU }(I=A X X, \\ 1 X X, 3 X X) \\ \hline \end{array}$ | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $\sim$ | 34 | 31 | 31 | 28 | 33 | 30 | 34 | 31 | 30 | 27 | 34 | 31 | 34 | 31 | 25 | 23 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)



## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses mustbe stable prior to the $H \rightarrow$ Ltransition to allow time to access the source data before the latches close. The $A$ address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.
5. First value is direct path (DATA IN $\rightarrow$ RAM/Q Register). Second value is indirect path (DATA ${ }_{I N} \rightarrow$ ALU $\rightarrow$ RAM/Q Register).
6. Guaranteed by design.

## IDT49C402

## AC ELECTRICAL CHARACTERISTICS

(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT49C402 over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. All times are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNIT |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 50 | 48 | ns |
| Maximum Clock Frequency to <br> shift Q (50\% duty cycle, <br> I = C32 or E32) | 20 | 21 | MHz |
| Minimum Clock LOW Time | 30 | 30 | ns |
| Minimum Clock HIGH Time | 20 | 20 | ns |
| Minimum Clock Period | 50 | 48 | ns |

## COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\left(\mathrm{MSS}_{\mathbf{G}, \overline{\bar{P}}}=\mathrm{L}\right)$ |  |  |  |  |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | F $=0$ |  | RAM $_{0}$ RAM $_{15}$ |  | $\begin{aligned} & Q_{0} \\ & Q_{15} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Address | 52 | 47 | 47. | 42 | 52 | 47 | 47 | 42 | 38 | 34 | 52 | 47 | 44 | 40 | - | - | ns |
| D | 35 | 32 | 34 | 31 | 35 | 32 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 29 | 26 | - | - | 29 | 26 | 27 | 25 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| 10.1.2 | 41 | 37 | 30 | 27 | 41 | 37 | 38 | 35 | 29 | 26 | 41 | 37 | 30 | 27 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 40 | 36 | 28 | 26 | 40 | 36 | 37 | 34 | 27 | 25 | 40 | 36 | 28 | 26 | - | - | ns |
| $\mathrm{I}_{6,7,8,9}$ | 26 | 24 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| $\begin{array}{\|l\|} \hline \text { A Bypass } \\ \text { ALU }(I=A X X, \\ 1 X X, 3 X X) \\ \hline \end{array}$ | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock | 42 | 38 | 41 | 37 | 42 | 38 | 41 | 37. | 30 | 27 | 42 | 38 | 41 | 37 | 25 | 23 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . INPUT ... | $\begin{aligned} & \text { SET } \\ & \text { BEF } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { SET-1 } \\ & \text { BEFO } \end{aligned}$ |  |  | $\begin{aligned} & \text { ME } \\ & \rightarrow H \end{aligned}$ | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Source Address | 20 | 18 | $2^{(3)}$ | $1^{(3)}$ | 50, 20 | WL ${ }^{(4)}$ | 2 | 1 | ns |
| B Destination Address | 20 | 18 |  | Do no | ge ${ }^{(2)}$ |  | 2 | 1 | ns |
| D | - (1) | - | - | - | $30 / 40{ }^{(5)}$ | 26/36 ${ }^{(5)}$ | 2 | 1 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 35 | 32 | 0 | 0 | ns |
| $\mathrm{l}_{0,1,2}$ | - | - | - | - | 45 | 41 | 0 | 0 | ns |
| I3, 4, 5 | - | - | - | - | 45 | 41 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8,9}$ | 12 | 11 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| RAM0, 15, $Q_{0,15}$ | - | - | $-$ | - | 12 | 11 | 0 | 0 | ns |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $\mathrm{H} \rightarrow$ Ltransition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.
5. First value is direct path (DATA IN $\rightarrow$ RAM/Q Register). Second value is indirect path (DATA IN $\rightarrow$ ALU $\rightarrow$ RAM/Q Register).
6. Guaranteed by design.

IDT49C402B
OUTPUT ENABLE/DISABLE TIMES
( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\text {our }}$ in nanoseconds)

| input | OUTPUT | ENABLE |  | disable |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | сом'L. |
| OEE. | \%/8. | \% 20 M \% |  | \%.a8: | \% 10.3 |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

IDT49C402A
OUTPUT ENABLE/DISABLE TIMES
( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\text {out }}$ in nanoseconds)

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L. |
| $\overline{\mathrm{OE}}$ | Y | 22 | 20 | 20 | 18 |

## IDT49C402

OUTPUT ENABLE/DISABLE TIMES
( $C_{L}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\text {out }}$ in nanoseconds)

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L. |
| $\overline{O E}$ | $Y$ | 25 | 23 | 25 | 23 |

TEST LOAD CIRCUIT


Figure 1. Switching Test Circuit (All Outputs)

INPUT/OUTPUT INTERFACE CIRCUIT


Figure 2. Input Structure (AII Inputs)


Figure 3. Output Structure (All Outputs Except $F=0$ )


Figure 4. Output Structure
( $\mathrm{F}=0$ )

## CRITICAL SPEED PATH ANALYSIS

Critical speed paths are for the IDT49C402A versus the equivalent bipolar circuit implementation using four 2901Cs and one 2902A is shown below.

The IDT49C402A operates faster than the theoretically achievable values of the discrete bipolar implementation. Actual speed values for the discrete bipolar circuit will increase due to on-chip/ off-chip circuit board delays.

TIMING COMPARISON: IDT49C402A vs 2901C w/2902A

|  | DATA PATH (COM'L.) |  | DATA PATH <br> (MIL.) |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | AB ADDR $\rightarrow$ F $=0$ | AB ADDR $\rightarrow \mathrm{RAM}_{0,15}$ | AB ADDR $\rightarrow$ F $=0$ | AB ADDR $\rightarrow$ RAM $_{0,15}$ |  |
| Four 2901Cs + 2902A | $\geq 71$ | $\geq 71$ | $\geq 83.5$ | $\geq 83.5$ | ns |
| IDT49C402A | 37 | 36 | 41 | 40 | ns |
| Speed Savings | 34 | 35 | 42.5 | 43.5 | ns |

TIMING COMPARISON: IDT49C402 vs 2901C w/2902A

|  | DATA PATH (COM'L.) |  | DATA PATH (MIL.) |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | AB ADDR $\rightarrow$ F $=0$ | AB ADDR $\rightarrow$ RAM $_{0,15}$ | AB ADDR $\rightarrow$ F $=0$ | AB ADDR $\rightarrow$ RAM $_{0,15}$ |  |
| Four 2901Cs + 2902A | $\geq 71$ | $\geq 71$ | $\geq 83.5$ | $\geq 83.5$ | ns |
| IDT49C402 | 47 | 40 | 52 | 44 | ns |
| Speed Savings | 24 | 31 | 31.5 | 39.5 | ns |

ORDERING INFORMATION


## FEATURES:

- Monolithic 16 -bit CMOS $\mu$ P Slice
- Replaces four 2903As/29203s and a 2902A
- Fast
- 50\% faster than four 2903As/29203s and a 2902
- Low power CMOS
- Commercial: 250mA (max.)
- Military: 275mA (max.)
- Performs binary and BCD Arithmetic
- Expanded two-address architecture with independent, simultaneous access to two, expandable $64 \times 16$ register files
- Word/Byte Control
- Expanded $4 \times 16$ Q Register
- Performs Byte Swap and Word/Byte Operation
- Fully cascadable without the need for additional carry lookahead
- Incorporates three 16-bit Bidirectional Busses
- Includes Serial Protocol Channel (SPC ${ }^{\text {TM }}$ )
- Flexible on-chip diagnostics
- Serially monitors all pin states
- Reads and Writes to Register File
- High Output Drive
- Commercial: 16mA (max.)
- Military: 12mA (max.)
- Available in 108-pin PGA
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49C403 is a high-speed, fully cascadable 16-bit CMOS microprocessor slice. It combines the standard function of four $2903 \mathrm{~s} / 29203 \mathrm{~s}$ and one 2902 with additional control features aimed at enhancing the performance of all bit-slice microprocessor designs.

Included in this extremely low power, yet fast IDT49C403 device are 3 bidirectional data buses, 64 word $\times 16$-bit two-port expandable RAM, 4 word $\times 16$-bit Q Register, parity generation, sign extension, multiplication/division and normalization logic. Additionally, the IDT49C403 offers the special feature of enhanced byte support through both word/byte control and byte swap control.

The IDT49C403 easily supports fast 100 ns microcycles and will enhance the speed of all existing quad 2903A/29203 systems by $50 \%$. Being specified at an extremely low 250 mA , the IDT device offers an immediate system power savings and improved reliability.

Also featured on the IDT49C403 is an innovative diagnostics capability known as Serial Protocol Channel (SPC). This on-chip feature greatly simplifies the task of writing and debugging microcode, field maintenance debug and test, along with system testing during manufacturing.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS, SPC and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## DETAILED BLOCK DIAGRAM




| PIN NO. | NAME | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \\ & \hline \end{aligned}$ | NAME | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | NAME | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | NAME | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | NAME | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | NAME | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | NAME | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | NAME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | N/C | 84 | DB7 | C7 | DCMP | E10 | W/B | H1 | DA2 | K4 | DA8 | L7 | WE | M10 | $0_{0}$ |
| A2 | $\mathrm{v}_{\mathrm{cc}}$ | B5 | DB4 | C8 | $\mathrm{I}_{5}$ | E11 | $\overline{\mathrm{OEY}}$ | H2 | DA3 | K5 | DA12 | L8 | $\mathrm{B}_{2}$ | M11 | $\mathrm{V}_{\mathrm{cc}}$ |
| A3 | $\overline{\text { OEB }}$ | B6 | DB1 | C9 | IEN | E12 | $\mathrm{SIO}_{0}$ | H3 | DA5 | K6 | N/C | L9 | $\mathrm{B}_{5}$ | M12 | N/C |
| A4 | DB5 | B7 | $\overline{\text { MSS }}$ | C10 | $Y_{2}$ | F1 | GND | H10 | $\mathrm{Y}_{13}$ | K7 | $\mathrm{B}_{0}$ | L10 | Q |  |  |
| A5 | DB3 | B8 | $1_{7}$ | C11 | $Y_{5}$ | F2 | DB15 | H11 | $\mathrm{Y}_{11}$ | K8 | $\mathrm{B}_{4}$ | L11 | SCLK |  |  |
| A6 | DB0 | B9 | $\mathrm{C}_{\mathrm{n}+16}$ | C12 | $\mathrm{Y}_{6}$ | F3 | DB14 | H12 | $\mathrm{Y}_{10}$ | K9 | WRITE | L12 | $C / \bar{D}$ |  |  |
| A7 | GND | B10 | $\overline{\text { P/OVR }}$ | D1 | DB11 | F10 | $\mathrm{OlO}_{0}$ | J1 | DA4 | K10 | GND | M1 | $\mathrm{V}_{C C}$ |  |  |
| A8 | 18 | B11 | $Y_{1}$ | D2 | DB9. | F11 | $\mathrm{SIO}_{15}$ | J2 | DA6 | K11 | SDO | M2 | $\mathrm{A}_{5}$ |  |  |
| A9 | 16 | B12 | $Y_{3}$ | D3 | $\mathrm{I}_{3}$ | F12 | $\mathrm{QIO}_{5}$ | J3 | $A_{1}$ | K12 | $\mathrm{Y}_{15}$ | M3 | DA10 |  |  |
| A10 | $\overline{\mathrm{G}} / \mathrm{N}$ | C1 | D88 | D10 | $Y_{4}$ | G1 | OEA | J10 | SDI | L1 | $\mathrm{A}_{2}$ | M4 | DA13 |  |  |
| A11 | $Y_{0}$ | C2 | $\mathrm{I}_{4}$ | D11 | $\mathrm{Y}_{7}$ | G2 | DAO | J11 | $\mathrm{Y}_{14}$ | L2 | $\mathrm{A}_{4}$ | M5 | DA15 |  |  |
| A12 | $\mathrm{V}_{\mathrm{cc}}$ | C3 | GND | D12 | Z | G3 | DA1 | J12 | $\mathrm{Y}_{12}$ | L3 | DA9 | M6 | GND |  |  |
| B1 | $\mathrm{I}_{2}$ | C4 | $\mathrm{I}_{0}$ | E1 | DB13 | G10 | $Y_{9}$ | K1 | DA7 | L4 | DA11 | M7 | CP |  |  |
| B2 | $I_{1}$ | C5 | DB6 | E2 | DB12 | G11 | $Y_{8}$ | K2 | $\mathrm{A}_{0}$ | L5 | DA14 | M8 | $\mathrm{B}_{1}$ |  |  |
| B3 | $\mathrm{c}_{n}$ | C6 | DB2 | E3 | DB10 | G12 | GND | K3 | $\mathrm{A}_{3}$ | L6 | LSS | M9 | $\mathrm{B}_{3}$ |  |  |

PIN DESCRIPTION

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{A}_{0-5}$ | 1 | Six address inputs to the RAM containing the address of the RAM word appearing at output port A. |
| $\mathrm{B}_{0-5}$ | 1 | Six address inputs to the RAM which selects one of the words in the RAM, the contents of which is displayed through the B port. It also selects the location into which new data can be written when the WE input and CP input are low. |
| DA $\mathrm{O}_{-15}$ | I/O | Sixteen bi-directional data pins acting as operands R for entering external data into the ALU. DA ${ }_{0}$ is the LSB. The DA lines also function as an external output for RAM port A. |
| $\mathrm{DB}_{0-15}$ | 1/0 | Sixteen bi-directional data pins for entering external data into the ALU. The DB lines act as either RAM port B output data, or as input operands S to the ALU. |
| $\overline{\text { WE }}$ | 1 | The RAM write enable input, which when LOW causes the Y I/O port data to be written into the RAM when the CP input is low. When WE is HIGH writing data into the RAM is inhibited. |
| $\overline{\text { OEA }}$ | 1 | Output enable, which, when HIGH selects DA0-15 as the ALU R operand, and, when LOW, selects RAM output A as the ALU R operand and the $D A_{0-15}$ output data. |
| $\overline{\text { OEB }}$ | 1 | Output enable, which, when HIGH selects $\mathrm{DB}_{0-15}$ as the ALU $S$ operand, and, when LOW, selects RAM output $B$ as the ALU $S$ operand and the $\mathrm{DB}_{0-15}$ output data. |
| $\begin{aligned} & \hline \mathrm{SIO}_{0} \\ & \mathrm{SIO}_{15} \end{aligned}$ | I/O | Bidirectional serial shift inputs/outputs for the ALU shifter. $\mathrm{SIO}_{8}$ is an input and $\mathrm{SIO}_{15}$ is an output during a shift-up operation. $\mathrm{SIO}_{15}$ is an input and $\mathrm{SIO}_{0}$ is an output during a shift-down operation. Refer to Tables 4 (a, b, c, d) and 5 for an exact definition of these pins. |
| $\mathrm{QIO}_{0}$ $\mathrm{QiO}_{15}$ | I/O | Bidirectional serial shift inputs/outputs for the Q registers shifter. They operate like $\mathrm{SIO}_{0}$ and $\mathrm{SIO}_{15}$ pins. Refer to Tables 4 ( $a, b, c, d$ ) and 5 for an exact definition of these pins. |
| $\mathrm{C}_{\mathrm{n}}$ | 1 | Carry-in input to the ALU. |
| $\overline{\text { IEN }}$ | 1 | Instruction enable input. When LOW, it enables writing into the Q register and the Sign Compare flip-flop. When HIGH, the Q register and the Sign Compare flip-flop are in hold mode. IEN does not affect WRITE, but internally disables the RAM write enable. |
| $\overline{\text { LSS }}$ | 1 | Input pin, when held LOW, causes the chip to act as either stand alone slice (SA) or the least significant slice (LSS). When LSS is held HIGH, the chip acts as either an intermediate slice or most significant slice. |
| $\overline{M S S}$ | 1 | Input pin, when held LOW, programs the chip to act as either stand alone slice (SA) or the most significant slice (MSS), and holding it HIGH programs the chip to act either as an intermediate slice (IS) or the least significant slice (LSS). |
| $\overline{\text { WRITE }}$ | 0 | The WRITE signal is LOW when an instruction which causes data to be written into the RAM is being executed. This pin is normally connected to the WE pin. |
| $\mathrm{C}_{\mathrm{n}+18}$ | 0 | This output indicates the carry out of the ALU. Refer to Tables 6a and 6b for an exact definition of this pin. |
| Z | I/O | An open drain bidirectional pin. When HIGH it indicates that all outputs are LOW. $\mathbf{Z}$ is used as an input pin for some special functions. Refer to Tables $6 a$ and 6 b for an exact definition of this pin. |
| G/N | 0 | G indicates the carry generate function at the least significant and intermediate slices, and indicates the sign, N , of the ALU result at the most significant slice. Refer to Tables $6 a$ and 6 b for an exact definition of this pin. |
| $\overline{\mathrm{OEY}}$ | 1 | A control input pin. When LOW the ALU shifter output data is enabled onto the $Y_{0-15}$ lines. When HIGH the $Y_{0-15}$ three-state output buffers are disabled. |
| CP | 1 | Clock input. The Sign Compare flip-flop and the Q register are clocked on the LOW-to-HIGH transition of the CP signal. When WE and CP are LOW, data is written into the RAM. |
| F/OVR | 0 | $\overline{\mathrm{F}}$ indicates the carry propagate function at the least significant and intermediate slices, and indicates the conventional two's complement overflow, OVR, signal at the most significant slice. Refer to Tables 6 a and 6 b for an exact definition of this pin. |
| $Y_{0-15}$ | 1/0 | Sixteen bi-directional data pins. Controlled by OEY input, the ALU shifter output data can be enabled onto these lines, or external data is written directly into the RAM using these lines as data inputs. |
| $\mathrm{I}_{0-8}$ | 1 | The nine instruction inputs used to select the IDT49C403 operation to be performed. |
| $Q_{0-1}$ | 1 | Two address pins to select one of the four $Q$ registers. |
| W/B | 1 | Word/Byte control pin. Used only in the standard function mode, it selects Word mode when held HIGH and Byte mode when held LOW. Must be tied HIGH when the special functions are being used. |
| SDI | 1 | Serial Data Input pin, used for receiving diagnostic data and commands from a host system or from the SDO pin of a cascaded processor. |
| SDO | 0 | Serial Data Output pin, used for transmitting diagnostic data and commands to a host system or a cascaded processor via its SDI pin. |
| C/D | 1 | Input pin, when LOW defines the bit pattern being received at the SDI pin as Data, and when HIGH defines the incoming pattern as a Command for executing diagnostic functions. This pin should be tied HIGH when the diagnostics feature is not being used. |
| SCLK | 1 | Input pin used for clocking in diagnostic data and command information at the SDI pin. This pin should be tied LOW when the diagnostics function is not being used. |
| DCMP | 0 | Output pin, which, when HIGH indicates that the internal comparison between the Y or Q bus data and the data from the diagnostics data register resulted in a TRUE (they were equal). This feature is used for breakpoint detection. It is an open-drain pin and can be wire AND with other DCMP pins. |

## DEVICE ARCHITECTURE

The IDT49C403 CMOS microprocessor slice is configured sixteen bits wide and is cascadable to any number of bits $(32,48,64$, etc.). Key elements which make up this sixteen-bit microprocessor slice are: (1) the RAM file (a $64 \times 16$ dual-port RAM) with latches on both outputs. (2) a high-performance ALU with shifter, (3) a flexible Q register file ( $4 \times 16$ bits) with shifter input, (4) a nine-bit instruction decoder, and (5) Serial Protocol Channel.

The IDT49C403 incorporates Serial Protocol Channel (SPC ${ }^{\text {TM }}$ ). For system testing and debugging purposes SPC is a method by which data can be entered into and extracted from a device through a serial data input output, thus providing access to all internal registers.

## REGISTER FILE

The Register File is composed of $64 \times 16$ bit RAM locations. The RAM data is read from the A-port as controlled by the 6-bit A address field input. Simultaneously, data can be read from the B port as defined by the 6 -bit B address field input. If the same address is applied at both the A input field and the B input field, identical data will appear at the two respective output ports. Data is written into the RAM when WE, IEN and the clock CP are LOW. Both the RAM output data latches are transparent while CP is HIGH and latch the data when CP is LOW. The three-state output enable OEB allows RAM B port data to be read at the DB I/O port, while OEA performs the same function for the A port data at the DA I/O port.

New data is written into the RAM word defined by the B address field. External data at the Y I/O port can be written directly into the RAM, or the ALU shifter output data can be enabled onto the $\mathrm{Y} / / \mathrm{O}$ port and written into the RAM.

## ALU

The ALU can perform seven arithmetic and nine logic operations on the two 16 -bit input words S and R. Multiplexers at the ALU inputs allow selection of various pairs of ALU source operands. The OEA input selects either external DA data or RAM A port output data as the 16 -bit $R$ source operand. The $\overline{O E B}$ and $\mathrm{l}_{0}$ inputs provide selection of either RAM B port output, external DB data or the Q register file output as the 16 -bit S source operand. Also, during certain ALU operations, zeroes are forced at the ALU operand inputs. Thus, the ALU can operate on data from two external sources, from an external and an internal source, or from two internal sources. Table 1 shows all possible pairs of source operands as selected by OEA, OEB, and $\mathrm{I}_{0}$ inputs.

## Table 1. ALU Operand Sources ${ }^{(1)}$

| OEA | $\mathrm{I}_{0}$ | $\overline{\text { OEB }}$ | ALU OPERAND R | ALU OPERAND S |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | Ram Output A | Ram Output B |
| L | L | H | Ram Output A | $\mathrm{DB}_{0-15}$ |
| L | H | X | Ram Output A | Q Register |
| H | L | L | $D A_{0-15}$ | Ram Output B |
| H | L | H | DA $0_{0-15}$ | $\mathrm{DB}_{0-15}$ |
| H | H | X | $\mathrm{DA}_{0-15}$ | Q Register |

NOTE:

1. $\mathrm{L}=\mathrm{LOW}, \mathrm{H}=\mathrm{HIGH}, \mathrm{X}=$ DON'T CARE

The ALU performs special functions when instruction bits $I_{3}, I_{2}$, $I_{1}$, and $I_{0}$ are LOW. Table 5 defines these special functions and the operation which the ALU performs for each instruction. When the ALU executes instructions other than the special functions, the operation is defined by instruction bits $I_{4}, l_{3}, l_{2}$, and $I_{1}$. Table 2 defines the operation as a function of these four instruction bits.

Table 2. IDT49C403 ALU Functions ${ }^{(1)}$

| $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | ALU FUNCTIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | L | Special Functions |
| L | L | L | L | H | $F_{\text {F }}=\mathrm{HIGH}$ |
| L | L | L | H | X | $\mathrm{F}=\mathrm{S}-\mathrm{R}-1+\mathrm{C}_{\mathrm{n}}$ |
| L | L | H | L | X | $\mathrm{F}=\mathrm{R}-\mathrm{S}-1+\mathrm{C}_{\mathrm{n}}$ |
| L | L | H | H | X | $\mathrm{F}=\mathrm{R}+\mathrm{S}+\mathrm{C}_{\mathrm{n}}$ |
| L | H | L | L | X | $\mathrm{F}=\mathrm{S}+\mathrm{C}_{\mathrm{n}}$ |
| L | H | L | H | X | $\mathrm{F}=\overline{\mathrm{S}}+\mathrm{C}_{\mathrm{n}}$ |
| L | H | H | L | L | Reserved Special Functions |
| L | H | H | L | H | $\mathrm{F}=\mathrm{R}+\mathrm{C}_{\mathrm{n}}$ |
| L | H | H | H | L | Reserved Special Functions |
| L | H | H | H | H | $\mathrm{F}=\overline{\mathrm{R}}+\mathrm{C}_{\mathrm{n}}$ |
| H | L | L | L | L | Special Functions |
| H | L | L | L | H | $F_{1}$ =LOW |
| H | L | L | H | X | $F_{1}=\overline{\mathrm{R}}$ AND S |
| H | L | H | L | X | $\mathrm{F}_{1}=\mathrm{R}_{1}$ EXCLUSIVE NOR $\mathrm{S}_{1}$ |
| H | L | H | H | X | $F_{1}=R_{1}$ EXCLUSIVE OR $S_{1}$ |
| H | H | L | L | X | $\mathrm{F}_{1}=\mathrm{R}_{1}$ AND $\mathrm{S}_{1}$ |
| H | H | L | H | X | $F_{1}=R_{1}$ NORS $_{1}$ |
| H | H | H | L | X | $F_{1}=R_{1}$ NAND $S_{1}$ |
| H | H | H | H | $\times$ | $F_{1}=\mathrm{R}_{1}$ OR S ${ }_{1}$ |

## NOTE:

1. $\mathrm{L}=\mathrm{LOW}, \mathrm{H}=\mathrm{HIGH}, \mathrm{i}=0$ to $15, \mathrm{X}=$ Don't Care

The IDT49C403 may be cascaded in either a ripple carry or carry lookahead fashion. When configured as cascaded ALUs, the IDT49C403s must be programmed to be a most significant slice (MSS), an intermediate slice (IS), or a least significant slice (LSS) of the array. The carry generate, $\bar{G}$, and carry propagate, $\bar{P}$, signals that are necessary in a cascaded system are available as outputs on the IDT49C403 least significant and intermediate slices.

The IDT49C403 provides a carry-out signal $\mathrm{C}_{\mathrm{n}}+{ }_{16}$ which is available as an output of each slice. The carry-in, $\mathrm{C}_{n}$, and carry-out, $\mathrm{C}_{\mathrm{n}+16}$, are both active HIGH. Two other status outputs are generated by the ALU. These are the negative, N , and the overflow, OVR. The N output indicates positive or negative results, while the OVR output indicates that the arithmetic operation performed exceeded the available two's complement range. Thus the pins $\overline{\mathrm{G}} / \mathrm{N}$ and $\bar{P} /$ OVR indicate carry generate or propagate on the least significant and intermediate slice, and sign and overflow on the most significant slice.

Refer to Tables $6 a$ and 6 b for an exact definition of these four signals.

## ALU DESTINATION CONTROL

The following tables show how the shifter at the output of the ALU should function for non-special instructions. The main addition with respect to the IDT39C203 is the built in byte capability.

The 49C403 has two write enables internally. One for the upper byte and one for the lower byte. The enables are controlled by the instruction decode, external $\overline{W E}$ and the $W / \bar{B}$ input. For convenience to the user, the unused bits on the $Y$ bus (MSB, ....., 8) are zero during byte operation. The WE input must be directly connected to the WRITE output, or indirectly through some amount of gating (i.e., expansion RAM decoding gates).

The sign extend function is an exception to the rule with regard to the internal byte write enables. When executed, all of the write enables are active, irrespective of $W / \bar{B}$. In the SA and LSS slices, the contents of bit 7 is replicated on bits 8 to 15 and $\mathrm{SIO}_{15}$ in the byte mode. In the word mode bit 15 is placed on $\mathrm{SIO}_{15}$. In this way an 8 -bit word (byte) or a 16 -bit word can be extended to the entire width of the native data path. Extends of larger words than these, such as 24 and 32 bits, can be achieved by steering the MSS and LSS inputs of the IS slices to inform which device has the sign bit to extend. As Sign Extend requires internal gating of the write enables to the upper and lower portions of RAM, the instruction will not work with locations in memory expansion RAM.

## ALU SHIFTER

The ALU shifter shifts the ALU output data under instruction control. It can shift up one bit position (2F), shift down one bit position (F/2), or pass the ALU output non-shifted (F). An arithmetic
shift operation shifts the data around the most significant (Sign) bit of the most significant slice and a logical shift operation shifts the data through the most significant bit. Figure 1 shows these shift patterns. The $\mathrm{SIO}_{0}$ and $\mathrm{SIO}_{15}$ are bidirectional serial shift input/output pins. During a shift-up operation, $\mathrm{SIO}_{0}$ is generally an input while $\mathrm{SIO}_{15}$ is an output, whereas during a shift-down operation $\mathrm{SIO}_{0}$ is generally an output while $\mathrm{SIO}_{15}$ acts as an input. Refer to Tables 4 ( $a, b, c, d$ ) and 5 for an exact definition of these pins.

The ALU shifter also provides sign extension and parity generating/checking capabilities. Under instruction control, the $\mathrm{SIO}_{0}$ (Sign) input can be extended through $Y_{0}, Y_{1}, Y_{2}, \ldots . . Y_{15}$ and propagated to the $\mathrm{SIO}_{15}$ output. A cascadable, five-bit parity generator/ checking generates parity for the $\mathrm{Fo}_{0}, \mathrm{~F}_{1}, \mathrm{~F}_{2}, \ldots . . \mathrm{F}_{15}$ ALU outputs and $\mathrm{SIO}_{15}$ input and, under instruction control, is made available at the $\mathrm{SIO}_{0}$ output.


Figure 1. IDT49C403 Arithmetic and Logical Shift Operations

Table 5 defines the special functions and the operation the ALU shifter performs for each instruction. For instructions other than the special functions, the ALU shifter operation is determined by instruction bits $\mathrm{I}_{8}, \mathrm{I}_{7}, \mathrm{I}_{8}$, and $\mathrm{I}_{5}$. Table $4(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})$ defines the ALU shifter operation as a function of these four bits.

## WORD/BYTE CONTROL AND BYTE SWAP

In addition to the special ALU functions, the IDT49C403 also provides a Word and Byte control and Byte Swap features.

The W/Bpin at the Instruction Decoder input selects ALU operation on either a Word or a Byte. When W/B is HIGH, the ALU operates on a Word and, when W/Bis LOW, the ALU operates on a Byte. Table 4 ( $a, b, c, d$ ) shows the ALU Destination Controls for Word and Byte operations for each instruction mode.

The Byte Swap special function aliows the positions of the Upper and Lower bytes to be swapped before entering them as the ALU S operand. The ALU function then adds $\mathrm{C}_{\mathrm{n}}$ to this swapped word as its F output. Table 5 shows the instruction set that allows the ALU to operate the Byte Swap feature.

## Q REGISTER FILE

The $Q$ register is a separate 4 -word by 16 -bit file intended primarily for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. The ALU output, F, can be loaded into the Q register and/or the Q register output can be selected as one of the ALU S operands. The shifter at the input to the $Q$ register performs only logical
shifts. It can shift-up the data one bit position (2Q) or down one bit position (Q/2). For a shift-up operation, $\mathrm{QIO}_{0}$ acts as an input while $\mathrm{QIO}_{15}$ acts as an output; whereas, for a shift-down operation, $\mathrm{QIO}_{0}$ is an output and QIO ${ }_{15}$ is an input. By connecting QIO $_{15}$ of the most significant slice to $\mathrm{SIO}_{0}$ of the least significant slice, double-length arithmetic and logical shifting is possible with cascaded IDT49C403s.

The $Q_{0}$ and $Q_{1}$ inputs enable selection of any one of the four 16 -bit Q register files. Once a specific $Q$ register has been selected, access to the other three $Q$ registers is disabled and can be gained only after changing $Q_{0}$ and $Q_{1}$ levels to enable a different $Q$ register.

Table 5 defines the special functions and the operations which the Q register and shifter perform for selected instruction inputs. While executing instructions other than the special functions, the Q register and shifter operation is controlled by instruction bits $I_{8}, l_{7}, l_{6}$ and $I_{5}$. Table 4 ( $a, b, c, d$ ) defines the $Q$ register and shifter operation as a function of these four bits.

## INSTRUCTION DECODER

The internal control signals necessary for the operation of the IDT49C403 are generated by the instruction decoder as a function of the nine instruction inputs, $\mathrm{l}_{0-8}$; the instruction enable input, $\overline{\text { IEN; }}$; the $\overline{\mathrm{LSS}}$ input; the $\overline{\mathrm{MSS}}$ input; the W/B input and the WRITE output.

The WRITE output is LOW when an instruction which writes data into the RAM is executed. Refer to Tables $4(a, b, c, d)$ and 5 for
a definition of the WRITE output as a function of the instruction inputs.

When $\overline{\mathrm{EN}}$ is HIGH, the Q register and Sign Compare Flip-Flop contents are preserved. When IEN is LOW, the WRITE output is enabled and the $Q$ register and Sign Compare Flip-Flop can be written according to the IDT49C403 instruction. The Sign Compare Flip-Flop is an on-chip flip-flop which is used during a divide operation. See Figure 2.


Figure 2. Sign Compare Flip-Flop

## SLICE POSITION PROGRAMMING

The IDT49C403 can be programmed to operate in either a cascaded application or in the standalone mode. Table 3 shows its four programmed modes.

Table 3. SLICE Programming

| SLICE PROGRAM INPUTS |  | MODE OF OPERATION |
| :---: | :---: | :--- |
| $\overline{\text { MSS }}$ | LSS |  |
| LOW | LOW | Stand Alone Slice (SA) |
| LOW | HIGH | Most Significant Slice (MSS) |
| HIGH | HIGH | Intermediate Slice (IS) |
| HIGH | LOW | Least Significant Slice (LSS) |

## SPECIAL FUNCTIONS

Seventeen special functions are provided on the IDT49C403 which permit the implementation of the following operations:

- Single and Double Length Normalization
- Two's Complement Division
- Unsigned and Two's Complement Multiplication
- Conversion Between Two's Complement and Sign/Magnitude Representation
- Incrementation and Decrementation by One or Two
- BCD Add, Subtract, and Divide by Two
- Single and Double-precision BCD-to Binary and Binary-to-BCD Conversion
- Byte Swap

Adjusting a single-precision or double-precision floating-point number in order to bring its mantissa within a specified range can be performed using the single-length and double-length normalization operations.

Three special functions can be used to perform a two's comple-
ment, non-restoring divide operation. They provide single and double-precision divide operations and can be performed in " $n$ " clock cycles (where " $n$ " is the number of bits in the quotient).

The unsigned multiply special function and the two two's complement multiply special functions can be used to multiply two $n$-bit, unsigned or two's complement numbers respectively, in ' $n$ ' clock cycles. During the last cycle of the two's complement multiplication, a conditional subtraction rather than addition is performed due to the fact that the sign bit of the multiplier carries negative weight.

The sign/magnitude-two's complement special function can be used to convert number representation systems. A number expressed in sign/magnitude representation can be converted to the two's complement representation, and vice-versa, in one clock cycle.

Incrementing an unsigned or two's complement number by one or two is easily accomplished using the increment by one or two special function.

In addition to BCD arithmetic special functions to add or subtract two BCD numbers, a BCD divide by two adjust instruction can be used to obtain a valid BCD representation after shifting a number down by one bit.

The BCD/Binary conversion special function instructions permit single and double-precision algorithms to convert from BCD-toBinary and from Binary-to-BCD.

The Byte Swap feature allows the swapping of Lower and Upper bytes of a word before presenting them as the ALU S operand. The ALU then adds the carry $\mathrm{C}_{\mathrm{n}}$ to this swapped word to form its F output. This feature functions only for the ALU S operand.

## SERIAL DIAGNOSTICS

The Serial Protocol Channel ${ }^{\text {TM }}$ (SPC) is a flexible on-chip feature of the IDT49C403 and is a set of pins by which data can be entered into and extracted from a device through a serial data input and output port.

SPC can be used at many points in the life of a product for diagnostic purposes such as system level design debug and development; system test during manufacturing and field maintenance debug and test. It allows for observation of critical signals deep within the system. During system test, when an error is observed, these signals may be modified in order to zero in on the fault in the system. Serial diagnostics is primarily a scheme utilizing only four pins to examine and alter the internal state of a system for the purpose of monitoring and diagnosing system faults.

## Detailed SPC Architecture of the IDT49C403 BitSlice Microprocessor

The IDT49C403, a quad Am2903/29203 16-bit microprocessor slice, which includes an ALU and register file, is one of the devices on which IDT has incorporated the Serial Protocol Channel. The implementation of SPC on the IDT49C403 is shown in Figure 3.

Only four SPC pins (SDI, SDO, SCLK and C/D $)$ are used to serially access the I/O pad cells, as well as the internal ALU registers and buses. To control or monitor a section (such as the ALU), the appropriate command is loaded into the SPC command register. The desired function is then executed and the status information captured in the data register. The status information can then be serially shifted out and observed to verify proper system functionality.


Figure 3. Conceptual Diagram of IDT49C403 Die Incorporating SPC Scan Path

The block diagram in Figure 4 shows the detailed SPC architecture for the IDT49C403. It primarily consists of serial registers for command, data, addresses and decode/control logic. The SPC command register consists of a four-bit field (signals 4-7) and four discrete control lines (signals 3, 2, 1, 0). The four-bit field coordinates the transfer of data between RAM and the SPC data register, as well as controls an on-chip break detect mechanism. The other
discrete signals control the serial scan path through the I/O cells.
The SPC data register is in series with a RAM address register and I/O pad scan. The SPC data register is connected to the internal bus to gain access to the RAM register file as well as a data break point feature. The point of connection is the Y bus from the ALU back into the RAM.


Figure 4. Internal Organization of the SPC

The multiplexer at the output transmits information via the SDO pin selecting data from either the SPC data register and the I/O pads or the command string from the SPC command register.

## IDT49C403 SPC Command Opcodes

The SPC command register consists of an 8-bit field, as shown in Figure 5 . Bit 1 enables the READ function of the I/O pad cells. Bit 3 enables the BYPASS function to bypass the I/O pad cells and scan out only the RAM address and data registers. Bits 0 and 2 are
reserved. Bits 4 through 7 form the opcode field for reading and writing into the device.

The 4-bit command opcode field gives 16 possible command opcodes. The first 8 are reserved for writing data from the SPC data register into the registers and RAM on the device. The second 8 opcodes are reserved for reading data from registers and RAM into the 16 -bit SPC data register.

| COMMAND OPCODES |  |
| :---: | :--- |
| OPCODE | FUNCTION |
| 0 | Write RAM |
| 1 | Write Q Registers |
| 2 | Write Break Control |
| 3 | Write Break Data |
| 4 | Reserved |
| 5 | Reserved |
| 6 | Reserved |
| 7 | Reserved |
| 8 | Read RAM |
| 9 | Read Q Registers |
| 10 | Read Break Control |
| 11 | Read Break Data |
| 12 | View Y |
| 13 | Reserved |
| 14 | Reserved |
| 15 | NOP |



Figure 5. SPC Command Register and Opcodes for the IDT49C403

The command with opcode 0 causes a write to the internal device RAM. Opcode 1 is used to write to the $Q$ registers. Opcodes 2 and 3 are used to write data from SPC data register into the break data register and break control registers, respectively. Opcodes 4 through 7 are reserved opcodes.

Opcode 8 is used for reading RAM data into the SPC data register. Opcode 9 is used to read a value out of the $Q$ registers. (Here, also, the address register supplies the address of the $Q$ register to be accessed). Opcodes 10 and 11 are used for reading the break control register and the break data register, respectively. Opcode 12 is used to strobe data from the $Z$ bus into the 16 -bit diagnostics data register. Opcodes 13 and 14 are reserved opcodes. The last opcode, 15, is a no-operation opcode. This opcode can beused to scan the data in and out of the I/O pad cells and use the device in a pass-through mode (in a cascaded application) without affecting normal device operation.

All the reserved opcodes, if executed, perform a no-operation; however, they should not be relied upon to always perform NOPs as future upgrades may make use of reserved opcodes.

## Accessing the Contents of the IDT49C403 Register File

To read data from the device's internal RAM or other logic circuitry into the SPC data register, the address and don't care bits (for the SPC data register) are shifted in. The command is shifted into the SPC command register. The command register must be decoded to determine what data paths are to be steered in order to get data into the SPC data register. The read strobe, generated by the strobe logic, must then strobe this data (in parallel) into the SPC data register. The data can now be shifted out via the SDO pin and its contents disassembled and observed.

To perform the write operation, address and data must first be shifted into the SPC data register. The command is then shifted into the SPC command register via the command mode. This register provides information as to what data paths are to be steered. The address is supplied by the address register in the data scan path. The write strobe is then generated between the time the $C / \bar{D}$ line is
lowered and the SCLK line is raised. This is the strobe which actually clocks the data into the RAM or register in the device.

## Pad Cell Scan Path

Each I/O cell on the IDT49C403 contains a flip-flop which can be used to store the state of that cell and then be scanned out. Figure 6 shows the logic configuration. The READ line is enabled by a bit in the SPC command register and gated by the XFER signal, thus loading the scan flip-flops in parallel. The SCLK is then used to scan the data out of the SDO pin in series with the address and SPC data registers.


Figure 6. Serial Scan in the I/O Cell
The BYPASS bit in the SPC command register selects whether the shifting of the l/O cells will be bypassed such that only the RAM address and data registers are scanned out. When the READ bit is HIGH, data is transferred from the pins to the scan register when SCLK transitions HIGH after C/D has transitioned LOW. The BYPASS bit in the command register is active HIGH so that a HIGH level bypasses scanning the I/O cells.

Figure 7 shows the order in which the I/O pad cells are scanned. The clocking will shift out the data on the $\mathrm{Y}_{15}$ pin first and continue in series until the WRITE pin is shifted out last.

| 0 | Y 15 |
| :---: | :---: |
| 1 | Y 14 |
| 2 | Y 13 |
| 3 | Y 12 |
| 4 | Y 11 |
| 5 | Y 10 |
| 6 | Y 9 |
| 7 | Y 8 |
| 8 | QIO 15 |
| 9 | SIO 15 |
| 10 | QIO |
| 11 | SIO |
| 12 | $\overline{O E Y}$ |
| 13 | $Z$ |
| 14 | $\mathrm{~W} / \bar{B}$ |
| 15 | Y 7 |
| 16 | Y 6 |
| 17 | Y 5 |
| 18 | Y 4 |
| 19 | Y 3 |
| 20 | Y 2 |
| 21 | Y 1 |
| 22 | Y 0 |
| 23 | $\overline{I E N}$ |
| 24 | $\overline{\mathrm{P}} / \mathrm{N}$ |


| 25 | $\mathrm{G} / \mathrm{N}$ |
| :---: | :---: |
| 26 | CN 16 |
| 27 | 15 |
| 28 | 16 |
| 29 | 17 |
| 30 | 18 |
| 31 | DCMP |
| 32 | $\overline{\text { MSS }}$ |
| 33 | $\mathrm{DB0}$ |
| 34 | DB 1 |
| 35 | DB 2 |
| 36 | $\mathrm{DB3}$ |
| 37 | DB 4 |
| 38 | $\mathrm{DB5}$ |
| 39 | $\mathrm{DB6}$ |
| 40 | DB 7 |
| 41 | $\overline{\text { OEB }}$ |
| 42 | CN |
| 43 | 10 |
| 44 | 11 |
| 45 | 12 |
| 46 | 13 |
| 47 | 14 |
| 48 | DB8 |
| 49 | DB9 |


| 75 | DA12 |
| :---: | :---: |
| 76 | DA13 |
| 77 | DA14 |
| 78 | DA15 |
| 79 | $\overline{\text { LSS }}$ |
| 80 | CP |
| 81 | WE |
| 82 | B0 |
| 83 | B1 |
| 84 | B2 |
| 85 | B3 |
| 86 | B4 |
| 87 | B5 |
| 88 | Q0 |
| 89 | Q1 |
| 90 | WRITE |

Figure 7. Shift Order of I/O Pad Cells


Figure 8. Breakpoint Detect Circuitry

## Breakpoint Detection on the IDT49C403

Figure 8 shows the diagnostics breakpoint detection circuit on the IDT49C403. This circuit is designed to allow the user to monitor certain key data buses and detect the data patterns on the Y and Q buses. When a data pattern is detected, a breakpoint compare signal is generated on the DCMP pin and is used to halt the system operation. The DCMP is an open drain signal and should be wireORed with DCMP lines of other similar devices and monitored by the main sequencer in the system. The breakpoint detection mechanism thus allows for an easier debug of microcode with regard to the data path.

At the heart of the breakpoint detection circuit is a comparator which compares data from the break data register with data from either the Y bus or the Q bus. The break control register determines which of the two buses is selected for a comparison. The break control register also steers a multiplexer at the output of the comparator. This multiplexer selects between the equal-to signal,
latched equal-to, $V_{c c}$ or GND. The latched equal-to input into the multiplexer gives the user the ability to pipeline the match signal, thus shortening the system cycle time in the diagnostics mode. The Vcc and GND inputs to the multiplexer allow the programmer to disable the break compare feature by forcing the DCMP pin either LOW or HIGH, respectively.

When a match is made, the DCMP line goes HIGH. Thus, if any one slice in a cascade application does not match, the wire-ANDed DCMP will be low. Selecting Vcc via the multiplexer will disable matches altogether. To select GND, disable any one slice from the comparison.

Figure 9 shows the format of the break data and break control register. The break data pattern is 16 bits wide, with bit 16 being the most significant bit and last to be shifted in. The Break Control register contains three fields. Bits 0 and 1 control the DCMP output and bit 2 selects between the Y and the Q bus to be compared with the break data register. Bits 3 to 15 are reserved for future expansion.

BREAK DATA
REGISTER FORMAT
$\qquad$
BREAK DATA PATTERN

BREAK CONTROL REGISTER FORMAT


BREAK POINT CONTROL ACCESS

| BUS SEL | BUS |
| :---: | :---: |
| 0 | $Y$ |
| 1 | $Q$ |


| DCMP CONTROL | DCMP STATUS |
| :---: | :--- |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 | LOW

Figure 9. Breakpoint Control Registers and Opcodes

The SPC version allows data to be transferred into and out of a device and can also accommodate addresses and commands using the same number of pins. This is accomplished with a reconfiguration of the function of the diagnostic pins and internal logic. With this vastly expanded capability, SPC can conveniently be used in RAMs, peripherals an complex logic functions. These new capabilities allow the user to monitor and modify all of the storage elements and pins of a device. With a simple hardware interface and appropriate software, any type personal or mini computer can be turned into a development system for IDT parts with serial diagnostics.

Figure 10 shows the Serial Protocol Channel being used with a writable control store in a microprogrammed design. The control
store can be initialized through the SPC path. A register with SPC is used for the instruction register going into the IDT49C410 (16-bit microprogram sequencer) as well as data registers around the IDT49C403. In this way, the designer may use the Serial Protocol Channel to observe and modify the microcode coming out of the writable control store, as well as observing and being able to modify data and instructions in the overall machine.

The block diagram of the diagnostics ring shows how the devices with diagnostics are hooked together in a serial ring via the SDI and SDO signals. The diagnostics signals may be generated through registers which are hooked up to a microprocessor. This microprocessor could conceivably be an IBM PC.


Figure 10. Typical Microprogram Application with SPC

Table 4a. ALU Destination Control (Word Mode) for $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}$ or $\mathrm{I}_{3}=\mathrm{HIGH}, \overline{\mathrm{IEN}}=$ LOW

| $\begin{array}{lllll}l_{8} & l_{7} & l_{6} & l_{5}\end{array}$ | ALU SHIFTER FUNCTION | HEX | $\mathrm{SIO}_{15}$ |  |  |  | $\mathrm{SIO}_{0}$ | WRITE | Q REGISTER AND SHIFTER FUNCTION | $\mathrm{QIO}_{15}$ | $\mathrm{OIO}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SA | MSS | IS | LSS |  |  |  |  |  |
| L L L L | Arith. $F / 2 \rightarrow Y$ | 0 | Input $\longrightarrow$ |  |  |  | $\sum_{i}^{F_{0}}$ | L | Hold | z | $z$ |
| L L L H | Log. $\mathrm{F} / 2 \rightarrow Y$ | 1 |  |  |  |  | L | Hold | Z | Z |  |
| L L H L | Arith. $F / 2 \rightarrow Y$ | 2 |  |  |  |  | L | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $Q_{0}$ |  |
| L L H H | Log. $\mathrm{F} / 2 \rightarrow \mathrm{Y}$ | 3 |  |  |  |  | L | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $Q_{0}$ |  |
| L H L L | $\mathrm{F} \rightarrow \mathrm{Y}$ | 4 |  |  |  |  |  | L | Hold | Z | 2 |
| L H L H | $F \rightarrow Y$ | 5 |  |  |  |  | H | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $\mathrm{Q}_{0}$ |  |
| L H H L | $\mathrm{F} \rightarrow \mathrm{Y}$ | 6 |  |  |  |  | H | $F \rightarrow Q$ | z | z |  |
| L H H H | $F \rightarrow Y$ | 7 |  |  |  |  | L | $\mathrm{F} \rightarrow \mathrm{O}$ | Z | z |  |
| H L L L | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 8 | $F_{14}$ | $F_{14}$ | $\mathrm{F}_{15}$ | $\mathrm{F}_{15}$ |  | Input | L | Hold | z | z |
| H L L H | Log. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 9 | $\mathrm{F}_{15}$ | $\mathrm{F}_{15}$ |  |  |  |  | L | Hold | Z | Z |
| H L H L | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | A | $\mathrm{F}_{14}$ | $F_{14}$ |  |  |  |  | L | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | $\mathrm{Q}_{15}$ | Input |
| H L H H | Log. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | B |  | $\stackrel{F_{15}}{\downarrow}$ |  |  | L |  | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | $Q_{15}$ | Input |
| H H L L | $F \rightarrow Y$ | C |  |  |  |  | H |  | Hold | Z | Z |
| H H L H | $F \rightarrow Y$ | D |  |  |  |  | H |  | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | $\mathrm{Q}_{15}$ | Input |
| H H H L | Sign Extend | E |  | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ |  | L |  | Hold | Z | Z |
| H H H H | $\mathrm{F} \rightarrow \mathrm{Y}$ | $F$ |  | $F_{15}$ | $F_{15}$ |  | L |  | Hold | Z | z |

Table 4b. ALU Destination Control (Byte Mode) for $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}$ or $\mathrm{I}_{3}=$ HIGH, $\overline{\mathrm{IEN}}=$ LOW

| $I_{88} I_{7} I_{6} I_{5}$ | ALU SHIFTER FUNCTION | HEX | $\mathrm{SIO}_{15}$ |  |  |  | $\mathrm{SIO}_{0}$ |  |  |  | WRITE | Q REGISTER AND SHIFTER FUNCTION | $\mathrm{QlO}_{15}$ |  | $\mathrm{QIO}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SA | MSs | is | LSS | SA | MSS | Is | LSS |  |  | MSS/IS | SA/LSS | MSS/IS | SA/LSS |
| L L L L | Arith. F/2 $\rightarrow$ Y | 0 | input $\longrightarrow$ |  |  |  | $\mathrm{F}_{0}$ | $\mathrm{SIO}_{15}$ | $\underbrace{\mathrm{SIO}_{15}}$ | $\left.\right\|_{i} ^{F_{0}}$ | $L$ | Hold | z | - |  |  |
| LL L H | Log. $F / 2 \rightarrow Y$ | 1 |  |  |  |  | L |  |  |  | Hold |  |  |  | $\rightarrow$ |
| L L HL | Arith. $\mathrm{F} / 2 \rightarrow \mathrm{Y}$ | 2 |  |  |  |  | L |  |  |  | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $\longrightarrow$ | $\mathrm{QIO}_{15}$ | $Q_{0}$ |
| LLHH | Log. $\mathrm{F} / 2 \rightarrow \mathrm{Y}$ | 3 |  |  |  |  | L |  |  |  | Log. $Q / 2 \rightarrow Q$ | Input | $\longrightarrow$ | $\mathrm{Q1O}_{15}$ | $\mathrm{Q}_{0}$ |
| L HLL | $\mathrm{F} \rightarrow \mathrm{Y}$ | 4 |  |  |  |  | Parity |  |  | Parity | L | Hold |  |  |  | $\longrightarrow$ |
| L HLH | $\mathrm{F} \rightarrow \mathrm{Y}$ | 5 |  |  |  |  |  |  |  |  | H | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $\longrightarrow$ | $\mathrm{Q1O}_{15}$ | Q |
| L H H L | $\mathrm{F} \rightarrow \mathrm{Y}$ | 6 |  |  |  |  |  |  |  |  | H | $\mathrm{F} \rightarrow \mathrm{O}$ |  |  |  |  |
| LHHH | $\mathrm{F} \rightarrow \mathrm{Y}$ | 7 |  |  |  |  | $\downarrow$ |  |  | $\downarrow$ | L | $\mathrm{F} \rightarrow \mathrm{O}$ |  |  |  |  |
| HL L L | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 8 | $F_{6}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | $F_{6}$ |  | Input |  |  | $\rightarrow$ | L | Hold |  |  |  |  |
| HL L H | Log. $2 F \rightarrow Y$ | 9 | $F_{7}$ |  |  | $\mathrm{F}_{7}$ |  |  |  |  |  | L | Hold | $\downarrow$ |  |  |  |
| HL HL | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | A | $F_{6}$ |  |  | $\mathrm{F}_{6}$ |  |  |  |  |  | L | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | $\mathrm{QIO}_{0}$ | $Q_{7}$ | Input | $\rightarrow$ |
| HL H H | Log. $2 F \rightarrow Y$ | B | $F_{7}$ |  |  | $\mathrm{F}_{7}$ |  |  |  |  | L | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | $\mathrm{QlO}_{0}$ | $Q_{7}$ | Input | $\longrightarrow$ |
| H H L L | $\mathrm{F} \rightarrow \mathrm{Y}$ | C |  |  |  | 1 |  |  |  |  | H | Hold | Z |  |  | $\rightarrow$ |
| H H L H | $\mathrm{F} \rightarrow \mathrm{Y}$ | D |  |  |  |  |  |  |  |  | H | Log. $2 \mathrm{Q} \rightarrow \mathrm{O}$ | $\mathrm{OIO}_{0}$ | $Q_{7}$ | Input | $\longrightarrow$ |
| H H L | Sign Extend | E |  |  |  |  |  |  |  |  | L | Hold | z |  |  | $\rightarrow$ |
| HHHH | $\mathrm{F} \rightarrow \mathrm{Y}$ | F | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  |  |  |  | L | Hold | Z |  |  | $\longrightarrow$ |


$\boldsymbol{\nabla}=$ Exclusive OR
SA $=$ Stand Alone
MSS = Most Significant Slice
is = Intermediate Slice
LSS $=$ Least Significant Slice

Table 4c. ALU Destination Control for $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}$ or $\mathrm{I}_{3}=\mathrm{HIGH}, \overline{\mathrm{IEN}}=$ LOW

| $\mathrm{I}_{8} \mathrm{I}_{7} \mathrm{I}_{6} \mathrm{I}_{5}$ | ALU SHIFTER FUNCTION | hex | $\mathrm{SlO}_{15}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 14 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SA |  | Mss |  | Is |  | Lss |  | SA |  | Mss |  | Is |  | LS8 |  | SA |  | Mss |  | Is |  | Lss |  |
|  |  |  | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byto | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word |
| L L L L | Arth. $\mathrm{F} / 2 \rightarrow \mathrm{Y}$ | 0 | Input |  |  |  |  |  |  |  | 0 | $\mathrm{F}_{15}$ | 0 | $\mathrm{F}_{15}$ | 0 | $\mathrm{SiO}_{15}$ | 0 | $\mathrm{SHO}_{15}$ | 0 | $\mathrm{SO}_{15}$ | 0 | $\mathrm{SIO}_{15}$ | 0 | $F_{15}$ | 0 | $F_{15}$ |
| L L L H | Log. $F / 2 \rightarrow Y$ | 1 |  |  |  |  |  |  |  |  | $\mathrm{SiO}_{15}$ |  | $\mathrm{SrO}_{15}$ |  |  |  |  |  | $F_{15}$ |  | $\mathrm{F}_{15}$ |  | - |  |  |
| L L L H L | Arth. $F / 2 \rightarrow Y$ | 2 |  |  |  |  |  |  |  |  | $\mathrm{F}_{15}$ |  | $\mathrm{F}_{15}$ |  |  |  | $1$ |  | $\mathrm{SiO}_{15}$ |  | $\mathrm{SO}_{15}$ |  |  |  | , |
| L L H H | Log. $F / 2 \rightarrow Y$ | 3 |  |  |  |  |  |  |  |  | $\mathrm{SiO}_{15}$ |  | $\mathrm{SIO}_{15}$ |  | 1 |  |  |  | $F_{15}$ |  | $\mathrm{F}_{15}$ |  | 1 |  | $\pm$ |
| L H L L | $F \rightarrow Y$ | 4 |  |  |  |  |  |  |  |  | $F_{15}$ |  | $\mathrm{F}_{15}$ |  | $F_{15}$ |  | $\mathrm{F}_{15}$ |  | $\mathrm{F}_{14}$ |  | $\mathrm{F}_{14}$ |  | $\mathrm{F}_{14}$ |  |  |
| L H L H | $\mathrm{F} \rightarrow \mathrm{Y}$ | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $1$ |  |  |  |  |  | 1 |
| L HHL | $\mathrm{F} \rightarrow \mathrm{Y}$ | 6 |  |  |  |  |  |  |  |  |  |  | \| |  |  |  |  |  | , |  |  |  | - |  | , |
| LHHH | $F \rightarrow Y$ | 7 |  |  |  |  |  |  |  |  |  |  | \| |  | $1$ |  | $1$ |  | $1$ |  | $1$ |  |  |  | 1 |
| HL L L | Arlth. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 8 | $\mathrm{F}_{6}$ | $F_{14}$ |  | $F_{14}$ |  |  | $\mathrm{F}_{6}$ |  |  |  | 1 |  | $\dagger$ |  | $\mathrm{F}_{14}$ |  | $F_{14}$ |  | $\mathrm{F}_{1}{ }^{3}$ |  | $F_{13}$ |  | $F_{13}$ |  |  |
| H L L H | Log. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 9 | $\mathrm{F}_{7}$ | $\mathrm{F}_{15}$ | \| | $\mathrm{F}_{15}$ | $1$ |  | $\mathrm{F}_{7}$ |  |  |  | $F_{14}$ |  | F14 |  |  |  |  |  |  |  | , |  |  |  |  |
| HL HL | Arlth. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | A | $\mathrm{F}_{6}$ | $F_{14}$ |  | $\mathrm{F}_{14}$ |  |  | $\mathrm{F}_{6}$ |  |  |  | $F_{15}$ |  | $\mathrm{F}_{15}$ |  |  |  |  |  |  |  | , |  |  |  |  |
| HL M H | Log. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 8 | $\mathrm{F}_{7}$ | $F_{15}$ | , | $\mathrm{F}_{15}$ |  |  | $F_{7}$ |  |  |  | $\mathrm{F}_{14}$ |  | $\mathrm{F}_{14}$ |  | $\downarrow$ |  | $1$ |  | 1 |  | 1 |  | 1 |  | 1 |
| H H L L | $\mathrm{F} \rightarrow \mathrm{Y}$ | c |  |  |  | 1 |  |  |  |  |  |  | $F_{15}$ |  | $F_{15}$ | 1 | $\mathrm{F}_{15}$ |  | $F_{15}$ |  | $F_{14}$ |  | $\mathrm{F}_{14}$ |  | $F_{14}$ |  | $\mathrm{F}_{14}$ |
| H H L H | $\mathrm{F} \rightarrow \mathrm{Y}$ | D |  |  |  | 1 |  | $\downarrow$ |  |  |  | $\downarrow$ |  | $\dagger$ | $F_{15}$ | $\dagger$ | F15 | $\downarrow$ |  | $\downarrow$ | $1$ | $\dagger$ | F14 | $\dagger$ | F14 | $\downarrow$ | 1 |
| HHHL | Sign Extend | E |  |  |  | S100 |  | $\mathrm{SiO}_{0}$ |  |  |  | F7 |  | Sioo | S100 | $\mathrm{SOO}_{0}$ | SIOO | $\mathrm{F}_{7}$ |  | F7 |  | 510 | SIOO | SIOO | S1OO | F7 |  |
| HHHH | $F \rightarrow Y$ | F | $\downarrow$ |  | $\dagger$ | $\mathrm{F}_{15}$ |  | $F_{15}$ |  | $\dagger$ | 0 | 1 | 0 | $\mathrm{F}_{15}$ | 0 | $\mathrm{F}_{15}$ | 0 | $\downarrow$ | 0 | $\downarrow$ | 0 | $\mathrm{F}_{14}$ | 0 | $\mathrm{F}_{14}$ | 0 | 1 |

Table 4c. ALU Destination Control for $I_{0}, l_{1}, I_{2}$ or $I_{3}=H I G H, \overline{I E N}=$ LOW (cont'd.)


Table 4c. ALU Destination Control (cont'd.) for $I_{0,} I_{1}, I_{2}$ or $I_{3}=$ HIGH, $\overline{I E N}=$ LOW


Table 4c. ALU Destination Control (cont'd.) for $\mathrm{l}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}$ or $\mathrm{I}_{3}=\mathrm{HIGH}, \overline{\mathrm{IEN}}=$ LOW

| $\mathrm{I}_{8} I_{7} I_{6} I_{5}$ | ALU SHIFTERFUNCTION | HEX | SIO 0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SA |  | MSS |  | IS |  | LSS |  |
|  |  |  | Byte | Word | Byte | Word | Byte | Word | Byte | Word |
| L L L L | Arith. $F / 2 \rightarrow Y$ | 0 |  | $F_{0}$ |  | $\mathrm{F}_{0}$ | $\mathrm{SIO}_{15}$ | $F_{0}$ | $\mathrm{F}_{0}$ | $\mathrm{F}_{0}$ |
| LLL H | Log. $F / 2 \rightarrow Y$ | 1 |  |  |  |  |  |  |  | 1 |
| LL HL | Arith. $F / 2 \rightarrow Y$ | 2 |  |  |  |  |  |  |  |  |
| L L H H | Log. $F / 2 \rightarrow Y$ | 3 |  |  |  | 1 |  |  |  | 1 |
| L HLL | $\mathrm{F} \rightarrow \mathrm{Y}$ | 4 |  |  |  | Parity |  | Parity | Parity | Parity |
| L. H L H | $F \rightarrow Y$ | 5 |  |  |  |  |  |  |  | 1 |
| LHHL | $\mathrm{F} \rightarrow \mathrm{Y}$ | 6 |  |  |  |  |  |  |  |  |
| L H H | $\mathrm{F} \rightarrow \mathrm{Y}$ | 7 |  |  |  | 1 | $\downarrow$ | $\downarrow$ | 1 | 1 |
| HL L L | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 8 | Input $\longrightarrow$ |  |  |  |  |  |  |  |
| HL L H | Log. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | 9 |  |  |  |  |  |  |  |  |
| HL HL | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | A |  |  |  |  |  |  |  |  |
| HL H H | Log. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | B |  |  |  |  |  |  |  |  |
| HHLL | $F \rightarrow Y$ | C |  |  |  |  |  |  |  |  |
| H H L H | $F \rightarrow Y$ | D |  |  |  |  |  |  |  |  |
| HHHL | Sign Extend | E |  |  |  |  |  |  |  |  |
| HHHH\| | $\mathrm{F} \rightarrow \mathrm{Y}$ | F |  |  |  |  |  |  |  |  |

Table 4d. ALU Destination Control for $I_{0}, I_{1}, I_{2}$ or $I_{3}=H I G H, \overline{I E N}=$ LOW

| $I_{8} I_{7} I_{6} I_{5}$ | Q REGISTER AND SHIFTER FUNCTION | HEX | $\mathrm{QIO}_{15}$ |  |  |  | $a_{15}$ |  |  |  | $Q_{14-9}$ |  |  |  | Q |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MSS/IS |  | SA/LSS |  | MSS/IS |  | SA/LSS |  | MSS/IS |  | SA/LSS |  | MSS/IS |  | SA/LSS |  |
|  |  |  | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte Word Byte Word <br>     |  |  |  | Byte | Word | Byte | Word |
| L L L L | Hold | 0 | $\mathrm{Z} \longrightarrow$ |  |  |  | Hold $\longrightarrow$ |  |  |  | $\text { Hold } \longrightarrow$ |  |  |  | Hold $\longrightarrow$ |  |  |  |
| L L L H | Hold | 1 | $\mathrm{z} \longrightarrow$ |  |  |  | $\begin{array}{\|l\|} \hline \mathrm{QIO}_{15} \\ \hline \mathrm{QO}_{15} \\ \hline \text { Hold } \end{array}$ |  | $\mathrm{QO}_{15}$ |  | $\begin{array}{\|l\|} \hline \mathrm{Q}_{1+1} \\ \hline \mathrm{Q}_{1+1} \\ \hline \end{array}$ |  |  |  | $\mathrm{Q}_{9}$ <br> $\mathrm{Q}_{9}$ <br> Hold |  |  |  |
| L L HL | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | 2 | Input $\longrightarrow$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LL HH | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | 3 | Input $\longrightarrow$ |  |  |  |  |  |  | $\mathrm{Q}_{9}$ |  |  |  |  |  |  |  |  |
| L HLL | Hold | 4 | $\mathrm{z} \longrightarrow$ |  |  |  |  |  |  | Hold |  |  |  | Hold |  |  |  | Hold |
| L HL H | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | 5 | $\xrightarrow{\text { Input }} \longrightarrow$ |  |  |  | $\mathrm{QiO}_{15}$ |  |  |  |  | $\mathrm{OlO}_{15}$ |  | $Q_{1+1}$ |  | $\mathrm{Q}_{1+1}$ |  | $\mathrm{Q}_{9}$ |  | $\mathrm{Q}_{9}$ |
| L H HL | $F \rightarrow Q$ | 6 |  |  |  |  |  | $F_{15}$ |  | $F_{15}$ |  | $F_{1}$ |  | $\mathrm{F}_{1}$ |  | $\mathrm{F}_{8}$ |  | $\mathrm{F}_{8}$ |
| L HHH | $F \rightarrow 0$ | 7 |  |  |  |  |  | $F_{15}$ |  | $\mathrm{F}_{15}$ |  | $F_{1}$ |  | $F_{1}$ |  | $\mathrm{F}_{8}$ |  | $\mathrm{F}_{8}$ |
| HL L L | Hold | 8 |  |  |  |  |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |
| HL L H | Hold | 9 |  |  |  |  |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |
| HL HL | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | A | $\mathrm{QlO}_{0}$ | $Q_{15}$ | $Q_{7}$ | $\mathrm{Q}_{15}$ |  | $\mathrm{Q}_{14}$ |  | $\mathrm{Q}_{14}$ |  | $Q_{i-1}$ |  | $Q_{1-1}$ |  | $\mathrm{Q}_{7}$ |  | $\mathrm{Q}_{7}$ |
| HL H H | Log. $20 \rightarrow 0$ | B | $\mathrm{OlO}_{0}$ | $Q_{15}$ | $\mathrm{Q}_{7}$ | $\mathrm{Q}_{15}$ |  | $\mathrm{Q}_{14}$ |  | $\mathrm{Q}_{14}$ |  | $Q_{1-1}$ |  | $\mathrm{Q}_{1-1}$ |  | $\mathrm{O}_{7}$ |  | $Q_{7}$ |
| H H L L | Hold | C |  |  |  |  |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |
| H H L H | Log. $2 \mathrm{Q} \rightarrow \mathrm{O}$ | D | $\mathrm{QlO}_{0}$ | $Q_{15}$ | $Q_{7}$ | $\mathrm{Q}_{15}$ |  | $\mathrm{O}_{14}$ |  | $\mathrm{Q}_{14}$ |  | Q ${ }_{\text {1-1 }}$ |  | $Q_{1-1}$ |  | $\mathrm{Q}_{7}$ |  | $\mathrm{O}_{7}$ |
| HHHL | Hold | E |  | - |  | $\longrightarrow$ |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |  | Hold |
| HHHH | Hold | F | Z |  |  | $\rightarrow$ | $\downarrow$ | Hold | $\downarrow$ | Hold | $\downarrow$ | Hold | 1 | Hold | 1 | Hold | 1 | Hold |

Table 4d. ALU Destination Control for $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2}$ or $\mathrm{I}_{3}=\mathrm{HIGH}, \overline{\mathrm{IEN}}=$ LOW (cont'd.)

| $\mathrm{I}_{8} \mathrm{I}_{7} \mathrm{I}_{6} I_{5}$ | Q REGISTER AND SHIFTER FUNCTION | HEX | $Q_{7}$ |  |  |  | $Q_{6-1}$ |  |  |  | $Q_{0}$ |  |  |  | Q10 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MSS/IS |  | SA/LSS |  | MSS/IS |  | SA/LSS |  | MSS/IS |  | SA/LSS |  | MSS/IS |  | SA/LSS |  |
|  |  |  | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word | Byte | Word |
| L L L L | Hold | 0 | Hold | - |  |  |  |  |  |  | Hold |  |  |  | z |  |  |  |
| L L L H | Hold | 1 |  |  |  |  |  |  |  |  |  |  |  |  | $z$ |  |  | $\rightarrow$ |
| LL HL | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | 2 |  |  | $\mathrm{QlO}_{15}$ | $Q_{8}$ |  | $Q_{1+1}$ |  | $\longrightarrow$ |  | $Q_{1}$ |  | $\rightarrow$ | $\mathrm{QIO}_{15}$ | $\mathrm{Q}_{0}$ |  |  |
| L L H H | Log. Q/2 $\rightarrow \mathrm{Q}$ | 3 |  |  | $\mathrm{QlO}_{15}$ | $\mathrm{Q}_{8}$ |  | $\mathrm{Q}_{1+1}$ |  | $\longrightarrow$ |  | $Q_{1}$ |  | $\rightarrow$ | $\mathrm{QlO}_{15}$ | $Q_{0}$ |  |  |
| L HLL | Hold | 4 |  | Hold | - | $\longrightarrow$ |  | Hold |  | $\longrightarrow$ |  | Hold |  | $\rightarrow$ | $z$ |  |  |  |
| L HL H | Log. $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | 5 |  |  | $\mathrm{QlO}_{15}$ | $Q_{8}$ |  | $Q_{1+1}$ |  | $\rightarrow$ |  | Q ${ }_{1}$ |  | $\rightarrow$ | $\mathrm{QO}_{15}$ | $\mathrm{Q}_{0}$ |  |  |
| L HHL | $\mathrm{F} \rightarrow \mathrm{Q}$ | 6 |  |  | - | $\longrightarrow$ |  | $F_{1}$ |  | $\longrightarrow$ |  | $\mathrm{F}_{0}$ |  | $\longrightarrow$ | z |  |  |  |
| L HHH | $\mathrm{F} \rightarrow \mathrm{Q}$ | 7 |  |  |  | $\rightarrow$ |  |  |  | $\longrightarrow$ |  |  |  | $\rightarrow$ |  |  |  |  |
| HL L L | Hold | 8 |  | Hold |  | $\rightarrow$ |  | Hold |  | $\longrightarrow$ |  | Hold |  | $\longrightarrow$ |  |  |  |  |
| HL L H | Hold | 9 |  | Hold |  | $\rightarrow$ |  | Hold |  | $\longrightarrow$ |  | Hold |  | $\rightarrow$ | $\dagger$ |  |  |  |
| HL HL | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | A |  |  |  | $\rightarrow$ |  | $\mathrm{Q}_{1-1}$ |  | $\longrightarrow$ |  | $\mathrm{QlO}_{0}$ |  | $\longrightarrow$ | Input |  |  | $\rightarrow$ |
| HL H H | Log. $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | B |  |  |  | $\rightarrow$ |  | Q $\mathrm{Q}_{1-1}$ |  | $\rightarrow$ |  | $\mathrm{QlO}_{0}$ |  | $\longrightarrow$ | Input |  |  |  |
| HHLL | Hold | C |  | Hoid |  | $\rightarrow$ |  | Hold |  | $\longrightarrow$ |  | Hold | - | $\longrightarrow$ | Z |  |  | $\rightarrow$ |
| H H L H | Log. $2 Q \rightarrow Q$ | D |  |  |  | $\rightarrow$ |  | Q ${ }_{\text {l-1 }}$ |  | $\longrightarrow$ |  | $\mathrm{QlO}_{0}$ | - | $\longrightarrow$ | Input |  |  |  |
| HHHL | Hold | E |  | Hold |  | $\rightarrow$ |  | Hold |  | $\longrightarrow$ |  | Hold | - | $\longrightarrow$ | z |  |  | $\rightarrow$ |
| HHHH | Hold | F |  | Hold | - | $\rightarrow$ |  | Hold | - | $\rightarrow$ |  | Hold | - | $\rightarrow$ | z |  |  | $\rightarrow$ |

[^8]Z = High Impedance
SA = Stand Alone
MSS = Most Significant Slice
IS = Intermediate Slice
LSS $=$ Least Significant Slice

Table 5. Special Functions ${ }^{(7)}$

| $\left\lvert\, \begin{aligned} & \mathrm{HEX} \\ & \mathrm{I}_{8} \mathrm{I}_{7} \mathrm{I}_{6} \mathrm{I}_{5} \end{aligned}\right.$ | $\mathrm{I}_{4}$ | $\stackrel{H E X}{ } \quad \begin{aligned} & \mathrm{HEX} \\ & \mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0} \end{aligned}$ | SPECIAL FUNCTION | ALU FUNCTION | ALU SHIFTER FUNCTION | $\mathrm{SIO}_{15}$ |  | $\mathrm{SIO}_{0}$ | Q REGISTER \& SHIFTER FUNCTION | $\mathrm{QIO}_{15}$ | $\mathrm{OIO}_{0}$ | WRITE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MSS | $\begin{array}{\|l\|} \hline \text { OTHER } \\ \text { SLICES } \end{array}$ |  |  |  |  |  |
| 0 | L | 0 | Unsigned Multiply | $\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=R+S+C_{n} \text { if } Z=H \end{aligned}$ | $\log _{(1)}^{\mathrm{F} / 2 \rightarrow Y}$ | HZ | Input | $F_{0}$ | $\log \mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $0_{0}$ | L |
| 1 | L | 0 | BCD-to-Binary Conversion | (4) | Log F/2 $\rightarrow$ Y | Input | Input | $\mathrm{F}_{0}$ | $\log \mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $Q_{0}$ | L |
| 1 | H | 0 | Multiprecision BCD-to-Binary | (4) | $\underline{L o g} \mathrm{~F} / 2 \rightarrow Y$ | Input | Input | $\mathrm{F}_{0}$ | Hold | HZ | $\mathrm{Q}_{0}$ | L |
| 2 | L | 0 | Two's Complement Multiply | $\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=R+S+C_{n} \text { if } Z=H \end{aligned}$ | $\log _{(2)}^{\mathrm{F} / 2 \rightarrow Y}$ | HZ | Input | Fo | $\log \mathrm{Q} / 2 \rightarrow \mathrm{O}$ | Input | $\mathrm{Q}_{0}$ | L |
| 3 | L | 0 | Decrement by One or Two | $F=S-2+C_{n}$ | $F \rightarrow Y$ | Input | Input | Parity | Hold | HZ | HZ | L |
| 4 | L | 0 | Increment by One or Two | $\mathrm{F}=\mathrm{S}+1+\mathrm{C}_{\mathrm{n}}$ | $\mathrm{F} \rightarrow \mathrm{Y}$ | Input | Input | Parity | Hold | HZ | HZ | L |
| 4 | H | 0 | Byte Swap $+\mathrm{C}_{\mathrm{n}}$ | $F=\left(S_{L B}, S_{U B}\right)+C_{n}$ | $\mathrm{F} \rightarrow \mathrm{Y}$ | Input | Input | Parity | Hold | Hz | Hz | L |
| 5 | L | 0 | Sign/Magnitude Two's Complement | $\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=S+C_{n} \text { if } Z=H \end{aligned}$ | $\underset{(3)}{F / 2 \rightarrow Y}$ | Input | Input | Parity | Hold | HZ | HZ | L |
| 6 | L | 0 | Two's Complement Multiply, Last Cycle | $\begin{aligned} & \mathrm{F}=\mathrm{S}+\mathrm{C}_{n} \text { if } \mathrm{Z}=\mathrm{L} \\ & \mathrm{~F}=\mathrm{S}-\mathrm{R}-1+\mathrm{C}_{\mathrm{n}} \text { if } \mathrm{Z}=\mathrm{H} \end{aligned}$ | $\underset{(2)}{\log F / 2 \rightarrow Y}$ | HZ | Input | $F_{0}$ | $\log \mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | Input | $Q_{0}$ | L |
| 7 | L | 0 | BCD Divide by Two | (4) | $F \rightarrow Y$ | Input | Input | Parity | Hold | HZ | HZ | L |
| 8 | L | 0 | Single Length Normalize | $\mathrm{F}=\mathrm{S}+\mathrm{C}_{\mathrm{n}}$ | $\mathrm{F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{15}$ | $\mathrm{F}_{15}$ | HZ | $\log 2 \mathrm{Q} \rightarrow \mathrm{O}$ | $\mathrm{Q}_{15}$ | Input | L |
| 9 | L | 0 | Binary-to-BCD Conversion | (5) | $\log 2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $F_{15}$ | $F_{15}$ | Input | $\log 2 \mathrm{Q} \rightarrow \mathrm{Q}$ | $\mathrm{Q}_{15}$ | Input | L |
| 9 | H | 0 | Multiprecision Binary-to-BCD | (5) | Log $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{15}$ | $\mathrm{F}_{15}$ | Input | Hold | HZ | Input | L |
| A | L | 0 | Double Length Normalize and First Divide Op | $\mathrm{F}=\mathrm{S}+\mathrm{C}_{\mathrm{n}}$ | $\log 2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $\begin{gathered} R_{15} V \\ F_{15} \end{gathered}$ | $F_{15}$ | Input | $\log 2 \mathrm{Q} \rightarrow \mathrm{Q}$ | $Q_{15}$ | Input | $L$ |
| B | L | 0 | BCD Add | $\mathrm{F}=\mathrm{R}+\mathrm{S}+\mathrm{C}_{\mathrm{n}} \mathrm{BCD}{ }^{(6)}$ | $F \rightarrow Y$ | 0 | 0 | Hz | Hold | Hz | HZ | L |
| C | L | 0 | Two's Complement Divide | $\begin{aligned} & F=S+R+C_{n} \text { if } Z=L \\ & F=S-R-1+C_{n} \text { if } Z=H \end{aligned}$ | Log 2F $\rightarrow$ Y | $\begin{aligned} & \mathrm{R}_{15} \\ & \mathrm{VF} \end{aligned}$ | $\mathrm{F}_{15}$ | Input | Log 20 $\rightarrow$ Q | $\mathrm{Q}_{15}$ | Input | L |
| D | L | 0 | BCD Subtract | $\mathrm{F}=\mathrm{R}-\mathrm{S}-1+\mathrm{C}_{\mathrm{n}} \mathrm{BCD}{ }^{(6)}$ | $F \rightarrow Y$ | 0 | 0 | HZ | Hold | HZ | HZ | L |
| E | L | 0 | Two's Complement Divide Correction and Remainder | $\left\|\begin{array}{l} F=S+R+C_{n} \text { if } Z=L \\ F=S-R-1+C_{n} \text { if } Z=H \end{array}\right\|$ | $\mathrm{F} \rightarrow \mathrm{Y}$ | $F_{15}$ | $\mathrm{F}_{15}$ | Hz | $\log 20 \rightarrow 0$ | $\mathrm{Q}_{15}$ | Input | L |
| F | L | 0 | BCD Subtract | $F=S-R-1+C_{n} B C D D^{(6)}$ | $F \rightarrow Y$ | 0 | 0 | HZ | Hold | HZ | HZ | L |

## NOTES:

1. At the most significant slice only, the $\mathrm{C}_{\mathrm{n}+16}$ signal is internally gated to the Y output.
2. At the most significant slice only. $F_{15} \circledast$ OVR is internally gated to the $Y$ output.
3. At the most significant slice only, $\mathrm{S}_{15} \nabla \mathrm{~F}_{15}$ is generated at the Y output.
4. On each nibble, $F=S$ if magnitude of $S$ is less than 8 , and $F=S$ minus three if magnitude of $S$ is 8 or greater.
5. On each nibble, $F=S$ if magnitude of $S$ is less than 5 , and $F=S$ plus three if magnitude of $S$ is 5 or greater. Addition is modulo 16.
6. Additions and Subtractions are BCD adds and subtracts. Results are undefined if $R$ or $S$ are not in valid $B C D$ format.
7. The $Q$ register cannot be used explicitly as an operand for any Special Functions. It is defined implicitly within the functions.
8. BCD Nibble propagate: $\quad \overline{P N}_{1}=\left(\bar{P}_{41+0}+\bar{P}_{4 \mid+3}\right)\left(\bar{P}_{41+0}+\bar{G}_{41+2}\right)\left(\bar{P}_{41+0}+\bar{G}_{41+1}+\bar{P}_{41+2}\right)$ BCD Slice propage:

$$
\mathrm{P}=\mathrm{PN}_{3} \mathrm{PN}_{2} \mathrm{PN}_{1} \mathrm{PN}_{0}
$$

9. BCD Nibble generate: $\quad \overline{G N}_{1}=\bar{G}_{41+3}\left(\bar{G}_{41+0}+\bar{G}_{41+1}+\bar{P}_{41+2}\right)\left(\bar{G}_{41+0}+\bar{G}_{41++}\right)\left(\bar{P}_{41+1}+\bar{G}_{41+}\right)\left(\bar{P}_{41+3}+\bar{P}_{41+1} \cdot \bar{P}_{41+2} \cdot \bar{G}_{41+0}\right)$ BCD Slice generate: $\quad G=G N_{3} \vee G N_{2} P N_{3} \vee G N_{1} P N_{2} P N_{3} \vee G N_{0} P N_{1} P N_{2} P N_{3}$


Table 6a．IDT49C403 Status Outputs（Word Mode）

| $\begin{aligned} & \mathrm{HEX} \\ & \mathrm{I}_{8} \mathrm{I}_{7} \mathrm{I}_{6} \mathrm{I}_{5} \end{aligned}$ | $\begin{aligned} & \quad \mathrm{HEX} \\ & \mathrm{I}_{4} \mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \end{aligned}$ |  | $\underset{(i=0 \text { to } 15)}{G_{1}}$ | $\left\lvert\, \begin{gathered} P_{1} \\ (i=0 \text { to } 15) \end{gathered}\right.$ | $C_{n+15}$ | $\overline{\mathbf{P}} / \mathrm{OVR}$ |  | $\overline{\mathrm{G}} / \mathrm{N}$ |  | $Z(\overline{O E Y}=\mathrm{L})$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 10 |  |  |  | MSS／SA | OTHER SLICES | MSS／SA | $\begin{array}{\|l\|} \hline \text { OTHER } \\ \text { SLICES } \end{array}$ | MSS | ISS | LSS | SA |
| X | 0 | H | 0 | 1 | 0 | 0 | 0 | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(\mathrm{Y})$ | $f(\mathrm{M})$ | $f(Y)$ |
| X | 1 | X | $\overline{\mathrm{Ri}} \wedge \mathrm{Si}$ | $\overline{\mathrm{Ri}} \mathrm{V} \mathrm{Si}$ | GVPC | $C_{n+15}$ 『 $C_{n+16}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | （M） | $f(\mathrm{Y})$ | $f(M)$ | $f(M)$ |
| X | 2 | x | $\overline{\mathrm{Ri}} \wedge \mathrm{Si}$ | RiV SI | $G \vee P C_{n}$ | $C_{n+15} \nabla C_{n+16}$ | $\overline{\mathrm{P}}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(\mathrm{Y})$ | $f(Y)$ | $f(M)$ |
| X | 3 | X | $\overline{\mathrm{Ri}} \wedge \mathrm{Si}$ | Riv Si | $G \vee P C_{n}$ | $C_{n+15}$ থ $C_{n+16}$ | $\overline{\mathrm{P}}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(\mathrm{Y})$ | $\mathrm{f}(\mathrm{Y})$ | $f(\mathrm{Y})$ |
| X | 4 | x | 0 | Si | GVPC ${ }_{n}$ | $C_{n+15} \nabla C_{n+16}$ | $\overline{\mathrm{P}}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | （Y） | 1 M | 1 M | $f(M)$ |
| X | 5 | X | 0 | $\overline{\mathrm{S}} \mathrm{i}$ | G V PC ${ }_{n}$ | $C_{n+15}$ ण $C_{n+16}$ | $\bar{p}$ | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(Y)$ | $f(M)$ | $f(M)$ |
| X | 6 | X | 0 | Ri | $G \vee P C_{n}$ | $c_{n+15} \nabla c_{n+16}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | （M） | $f(\mathrm{M})$ | $f(\mathrm{M})$ | $f(M)$ |
| X | 7 | X | 0 | $\overline{\mathrm{Ri}}$ | $G \vee P C_{n}$ | $C_{n+15} \nabla c_{n+18}$ | $\bar{p}$ | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ |
| X | 8 | H | 0 | 1 | 0 | 0 | 0 | $F_{15}$ | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(\mathrm{Y})$ | $f(M)$ | $f(M)$ |
| X | 9 | X | $\overline{\mathrm{R}} \mathrm{\wedge} \wedge \mathrm{Si}$ | 1 | 0 | 0 | 0 | F15 | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(\mathrm{Y})$ | $f(\mathrm{Y})$ | $f(Y)$ |
| x | A | X | Ri $\wedge$ Si | Riv Si | 0 | 0 | 0 | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(M)$ | $f(M)$ |
| X | B | X | $\overline{\mathrm{Ri}} \wedge \mathrm{Si}$ | $\overline{\mathrm{R}} \mathrm{V} \mathrm{V} \mathrm{Si}$ | 0 | 0 | 0 | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | $f(\mathrm{M})$ | $f(\mathrm{Y})$ | $f(M)$ | $f(M)$ |
| X | C | x | $\mathrm{Ri} \wedge \mathrm{Si}$ | 1 | 0 | 0 | 0 | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(\mathrm{Y})$ | $f(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ |
| X | D | x | $\overline{\mathrm{Ri}} \wedge \overline{\mathrm{s} i}$ | 1 | 0 | 0 | 0 | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(M)$ | $f(Y)$ |
| X | E | x | $\mathrm{Ri} \wedge \mathrm{Si}$ | 1 | 0 | 0 | 0 | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | f （Y） | $f(Y)$ | $f(M)$ | $f(Y)$ |
| X | F | X | $\overline{\mathrm{Ri}} \wedge \overline{\mathrm{S}} \mathrm{i}$ | 1 | 0 | 0 | 0 | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(Y)$ | $f(M)$ | $f(Y)$ |
| 0 | 0 | L | $\begin{aligned} & \hline \text { if } \mathrm{Z}=\mathrm{L} \\ & \mathrm{Ri} \wedge \mathrm{Si} \\ & \text { if } \mathrm{Z}=\mathrm{H} \end{aligned}$ | Si if $Z=L$ <br> $\mathrm{Ri} \vee \mathrm{Si}$ <br> if $\mathrm{Z}=\mathrm{H}$ | $G \vee P C_{n}$ | $C_{n+15}$ ण $C_{n+16}$ | $\overline{\mathrm{P}}$ | $F_{15}$ | $\bar{G}$ | Input | Input | $Q_{0}$ | $Q_{0}$ |
| 1 | 0 | L | 0 | Si | $G \vee P C_{n}$ | $C_{n+15} \nabla C_{n+16}$ | $\bar{p}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(Y)$ | $f(Y)$ |
| 1 | 8 | L | 0 | Si | 0 | 0 | 0 | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(\mathrm{Y})$ | $f(Y)$ |
| 2 | 0 | L | $\begin{aligned} & 0 \text { if } Z=L \\ & \text { Ri } \wedge S i \\ & \text { if } Z=H \end{aligned}$ | Si if $Z=$ L RiV Si <br> if $\mathrm{Z}=\mathrm{H}$ | $\mathrm{GVPC} C_{n}$ | $C_{n+15}$ ヤ $C_{n+16}$ | $\overline{\text { 戸 }}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | Input | Input | $Q_{0}$ | $Q_{0}$ |
| 3 | 0 | L | （6） | （7） | $G \vee P C_{n}$ | $C_{n+15}$ ひ $C_{n+16}$ | $\overline{\bar{P}}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $1(\mathrm{Y})$ | $f(Y)$ |
| 4 | 0 | L | （1） | （2） | $G V P C_{n}$ | $C_{n+15}$ V$C_{n+16}$ | $\bar{p}$ | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(\mathrm{Y})$ | $f(Y)$ |
| 4 | 8 | L | （1） | （2） | G V PC， | $C_{n+15} \nabla C_{n+16}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $\mathrm{f}(\mathrm{Y})$ | f（Y） | $f(Y)$ |
| 5 | 0 | L | 0 | $\begin{aligned} & \text { Si if } Z=L \\ & \text { Si if } Z=H \end{aligned}$ | $G \vee P C_{n}$ | $C_{n+15}$ ® $C_{n+16}$ | $\overline{\text { P }}$ | $\begin{aligned} & F_{15} \text { if } Z=L \\ & F_{15} \nabla S_{15} \\ & \text { if } Z=H \end{aligned}$ | $\bar{G}$ | $\mathrm{S}_{15}$ | Input | Input | $S_{15}$ |
| 6 | 0 | L | $\begin{aligned} & 0 \text { if } Z=L \\ & \overline{R i} \wedge S i \\ & \text { if } Z=H \end{aligned}$ | $\begin{gathered} \text { Si if } Z=L \\ \overline{R i} V S i \\ \text { if } Z=H \end{gathered}$ | G V PC ${ }_{n}$ | $C_{n+15}$ 勺 $C_{n+16}$ | $\overline{\text { F }}$ | $F_{15}$ | G | Input | Input | Qo | Qo |
| 7 | 0 | L | 0 | Si | $\mathrm{G} V \mathrm{PC}_{n}$ | $C_{n+15} \nabla C_{n+16}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{15}$ | G | $f(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ | $f(Y)$ |
| 8 | 0 | L | 0 | Si | （4） | $\mathrm{Q}_{2} \nabla \mathrm{Q}_{1}$ | $\overline{\mathrm{P}}$ | $\mathrm{Q}_{15}$ | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Q})$ | $f(\mathrm{Q})$ | $f(Q)$ | f （Q） |
| 9 | 0 | L | 0 | Si | G V PC ${ }_{n}$ | $C_{n+15} \nabla C_{n+16}$ | $\bar{F}$ | $\mathrm{F}_{15}$ | G | f （Q） | $\mathrm{f}(\mathrm{Q})$ | $f(\mathrm{Q})$ | f （Q） |
| 9 | 8 | L | 0 | Si | 0 | 0 | 0 | $\mathrm{F}_{15}$ | $\overline{\mathrm{G}}$ | $f(\mathrm{Q})$ | $f(\mathrm{Q})$ | $f(Q)$ | f （Q） |
| A | 0 | L | 0 | Si | （3） | $F_{2} \nabla \mathrm{~F}_{1}$ | $\overline{\mathrm{P}}$ | $F_{15}$ | G | （5） | （5） | （5） | （5） |
| B | 0 | L | $\mathrm{Ri} \wedge \mathrm{Si}$ | Riv Si | G V PC ${ }_{n}$ | （8） | （8） | $F_{15}$ | （9） | $f(Y)$ | $f(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ |
| C | 0 | L | $\begin{aligned} & \mathrm{Ri} \wedge S i \\ & \text { if } Z=L \\ & \overline{R i} \wedge S i \\ & \text { if } Z=H \end{aligned}$ | $\begin{aligned} & \text { Ri } V \mathrm{Si} \\ & \text { if } Z=L \\ & \mathrm{Ri} \vee S i \\ & \text { if } \mathrm{Z}=\mathrm{H} \end{aligned}$ | $\mathrm{G} V \mathrm{PC}_{n}$ | $C_{n+15}$ ヤCon＋16 | $\overline{\mathrm{P}}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | Sign Compare FF Output | Input | Input | Sign <br> Compare <br> FF <br> Output |
| D | 0 | L | $\mathrm{Ri} \wedge \overline{\mathrm{Si}}$ | Riv $\overline{\text { Si }}$ | G V PC， | $C_{n+15}$ V $C_{n+16}$ | （8） | F15 | （9） | $f(\mathrm{Y})$ | $f(Y)$ | f（Y） | $f(Y)$ |
| $E$ | 0 | L | $\begin{aligned} & \mathrm{Ri} \wedge \mathrm{Si} \\ & \text { if } Z=L \\ & \mathrm{Ri} \wedge S i \\ & \text { if } Z=H \end{aligned}$ | $\begin{aligned} & \mathrm{Ri} \vee \mathrm{Si} \\ & \text { if } \mathrm{Z}=\mathrm{L} \\ & \mathrm{Ri} \vee \mathrm{Si} \\ & \text { if } \mathrm{Z}=\mathrm{H} \end{aligned}$ | GVPC | $C_{n+15}$ ヤ $C_{n+16}$ | $\overline{\mathrm{P}}$ | $F_{15}$ | $\overline{\mathrm{G}}$ | Sign <br> Compare <br> FF <br> Output | Input | Input | Sign <br> Compare <br> FF <br> Output |
| F | 0 | L | $\overline{\mathrm{Ri}} \wedge \mathrm{Si}$ | $\overline{\mathrm{Ri}} \mathrm{V}$ Si | G V PC， | $C_{n+15} \nabla C_{n+16}$ | （8） | $F_{15}$ | （9） | $f(Y)$ | $f(Y)$ | $f(Y)$ | $f(Y)$ |

NOTES:

1. If $\overline{L S S}$ is LOW, $G_{0}=S_{0}$ and $G_{1,2,3} \ldots, 15=0$. If $\overline{\operatorname{LSS}}$ is HIGH, $G_{0,1,2,3}, \ldots, 15=0$
2. If $\overline{L S S}$ is LOW, $P_{0}=1$ and $P_{1,2}, 3, \ldots, 15=S_{1,2,3}, \ldots, 15$. If $\overline{\mathrm{LSS}}$ is HIGH, $P_{1}=S_{1}$
3. At the most significant slice, $\mathrm{C}_{\mathrm{n}+16}=\mathrm{Q}_{15}$ چ $\mathrm{Q}_{14}$. At other slices $\mathrm{C}_{\mathrm{n}+16}=\mathrm{GVPC} \mathrm{C}_{\mathrm{n}}$
4. At the most significant slice, $C_{n+16}=F_{15}$ چ $F_{14}$. At other slices $C_{n+16}=G \vee P C_{n}$
5. $Z=\bar{Q}_{0} \bar{Q}_{1} \bar{Q}_{2} \bar{Q}_{3} \ldots \overline{\mathrm{Q}}_{15} \bar{F}_{0} \bar{F}_{1} \bar{F}_{2} \bar{F}_{3} \ldots \overline{\mathrm{~F}}_{15}$
$V=O R$
$\wedge=$ AND
$\nabla=$ Exclusive $-O R$
$P=P_{15} P_{14} \ldots \ldots P_{3} P_{2} P_{1} P_{0}$
$G=G_{15} \vee G_{14} P_{15} \vee G_{13} P_{14} P_{15} \vee G_{12} P_{13} P_{14} P_{15}$

6. If $\overline{L S S}$ is LOW, $P_{0}=S_{0}$ and $P_{1,2,3, \ldots, 15}=1$. If $\overline{L S S}$ is HIGH, $P_{0,1,2,3, \ldots, 15}=1 \quad V G_{11} P_{12} P_{13} P_{14} P_{15} \vee \ldots \ldots . G_{1} P_{2} P_{3} P_{4} \ldots P_{15}$
7. BCD Nibble propagate: $\quad \mathrm{PN}_{1}=\left(\bar{P}_{41+0}+\bar{P}_{41+3}\right)\left(\bar{P}_{41+0}+\bar{G}_{41+2}\right)\left(\bar{P}_{41+0}+\bar{G}_{41+1}+\bar{P}_{41+2}\right)$

BCD Slice propagate: $\quad \mathrm{P}=\mathrm{PN}_{3} \mathrm{PN}_{2} \mathrm{PN}_{1} \mathrm{PN}_{0}$
9. BCD Nibble generate: $\quad \overline{\mathrm{GN}}_{1}=\bar{G}_{41+3}\left(\bar{G}_{41+0}+\bar{G}_{41+1}+\bar{P}_{41+2}\right)\left(\bar{G}_{41+0}+\bar{G}_{41++}\right)\left(\bar{P}_{41+1}+\bar{G}_{41+2}\right)\left(\bar{P}_{41+3}+\bar{P}_{41+1} \cdot \bar{P}_{41+2} \cdot \bar{G}_{41+\alpha}\right)$ BCD Slice generate: $\quad G=G N_{3} \vee G N_{2} P N_{3} \vee G N_{1} P N_{2} P N_{3} \vee G N_{0} P N_{1} P N_{2} P N_{3}$
$f(Y)=\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3} \ldots \ldots \bar{Y}_{15}$
$f(Q)=\bar{Q}_{0} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3}$ $\bar{Q}_{15}$
$\mathrm{L}=\mathrm{LOW}=0$
$H=H I G H=1$

Table 6b. IDT49C403 Status Outputs (Byte Mode)

| $\begin{aligned} & \mathrm{HEX} \\ & \mathrm{I}_{8} \mathrm{I}_{7} \mathrm{I}_{6} \mathrm{I}_{5} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { HEX } \\ & I_{4} I_{3} I_{2} I_{4} \end{aligned}\right.$ | 1 | $\begin{gathered} Q_{1} \\ (I=0 \text { to } 7) \end{gathered}$ | $\begin{gathered} P_{1} \\ (i=0 \text { to } 7) \end{gathered}$ | $C_{n+7}$ | $\overline{\text { P/OVR }}$ |  | $\overline{\mathbf{G}} / \mathrm{N}$ |  | $Z(\overline{O E Y}=\mathrm{L})$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MSS/SA | $\begin{aligned} & \hline \text { OTHER } \\ & \text { SLICES } \\ & \hline \end{aligned}$ | MSS/SA | $\begin{array}{\|l\|} \hline \text { OTHER } \\ \text { SLICES } \end{array}$ | MS | ISS | LSS | SA |
| $x$ | 0 | H | 0 | 1 | 0 | 0 | 0 | $F_{7}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(Y)$ | $f(\mathrm{Y})$ |
| X | 1 | X | $\overline{\mathrm{Ri}} \wedge \mathrm{Si}$ | $\overline{\mathrm{R}} \mathrm{V}, ~ \mathrm{Si}$ | GVPC ${ }_{n}$ | $C_{n+7}$ V $C_{n+8}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{7}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(Y)$ | $f(Y)$ |
| X | 2 | X | $\overline{\mathrm{R}} \wedge \mathrm{Si}^{\text {in }}$ | Ri V SI | $\mathrm{GVPC}_{n}$ | $\mathrm{C}_{\mathrm{n}+7}$ 『 $\mathrm{C}_{n+8}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{7}$ | $\overline{\mathrm{G}}$ | f(Y) | $1(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ |
| X | 3 | X | $\overline{\mathrm{Ri}} \wedge \mathrm{Si}$ | $\mathrm{Ri} V \mathrm{Si}$ | $G \vee P C_{n}$ | $C_{n+7}$ 『 $C_{n+8}$ | $\bar{p}$ | $\mathrm{F}_{7}$ | $\overline{\mathrm{G}}$ | f(Y) | $f(V)$ | $f(Y)$ | $f(M)$ |
| X | 4 | X | 0 | Si | $\mathrm{GVPC}_{n}$ | $C_{n+7} \nabla C_{n+8}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{7}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(Y)$ | $f(\mathrm{Y})$ |
| X | 5 | x | 0 | $\overline{\mathrm{S}} \mathrm{i}$ | GVPC | $C_{n+7}$ V$C_{n+8}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{7}$ | $\overline{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(\mathrm{Y})$ | $f(M)$ |
| X | 6 | x | 0 | Ri | GVPC ${ }_{n}$ | $\mathrm{C}_{\mathrm{n}+7} \nabla \mathrm{C}_{\mathrm{n}+8}$ | $\overline{\mathrm{P}}$ | $F_{7}$ | $\overline{\mathrm{G}}$ | (Y) | $f(Y)$ | $f(\mathrm{M}$ | $f(Y)$ |
| X | 7 | X | 0 | $\overline{\mathrm{Ri}}$ | $G \vee P C_{n}$ | $\mathrm{C}_{\mathrm{n}+7} \nabla \mathrm{C}_{\mathrm{n}+8}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{7}$ | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ |
| X | 8 | H | 0 | 1 | 0 | 0 | 0 | F | $\stackrel{\rightharpoonup}{\mathrm{G}}$ | $f(Y)$ | $f(Y)$ | $f(\mathrm{Y})$ | $f(\mathrm{Y})$ |
| X | 9 | X | $\overline{\mathrm{R}} \wedge \wedge \mathrm{Si}$ | 1 | 0 | 0 | 0 | F | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ |
| x | A | x | $\mathrm{Ri} \wedge \mathrm{Si}$ | Riv Si | 0 | 0 | 0 | F | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ | $f(Y)$ |
| X | B | X | $\overline{\mathrm{R}} \wedge \wedge \mathrm{Si}$ | $\overline{\mathrm{Ri}} \mathrm{V}$ Si | 0 | 0 | 0 | F | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(\mathrm{M}$ | $f(Y)$ | $f(M)$ |
| X | C | $x$ | $\mathrm{Ri} \wedge \mathrm{Si}$ | 1 | 0 | 0 | 0 | F | $\overline{\mathrm{G}}$ | I(Y) | $f(Y)$ | $f(Y)$ | $f(\mathrm{Y})$ |
| X | D | X | $\overline{\mathrm{Ri}} \wedge \overline{\mathrm{S}}$ | 1 | 0 | 0 | 0 | F | $\overline{\mathrm{G}}$ | I(Y) | $f(M)$ | $f(Y)$ | $f(Y)$ |
| X | E | $x$ | $\mathrm{Ri} \wedge \mathrm{Si}$ | 1 | 0 | 0 | 0 | F | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ | $f(Y)$ |
| X | F | X | $\overline{\mathrm{R}} \mathrm{\wedge} \wedge \overline{\mathrm{~S}} \mathrm{i}$ | 1 | 0 | 0 | 0 | F | $\overline{\mathrm{G}}$ | $\mathrm{f}(\mathrm{Y})$ | $f(Y)$ | $f(Y)$ | $f(Y)$ |

## NOTES:

$f(Y)=\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3} \ldots \ldots \bar{Y}_{7}$
$f(\mathrm{Q})=\overline{\mathrm{Q}}_{0} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3} \ldots \ldots \overline{\mathrm{Q}}_{7}$
$\mathrm{L}=\mathrm{LOW}=0$
$H=H I G H=1$
$V=O R$
$\wedge=$ AND
$\nabla=$ Exclusive $O R$
$P=P_{7} P_{6} \ldots \ldots P_{3} P_{2} P_{1} P_{0}$
$G=G_{7} \vee G_{6} P_{7} \vee G_{5} P_{6} P_{7} \vee G_{4} P_{5} P_{6} P_{7}$ $V G_{3} P_{4} P_{5} P_{6} P_{7} V \ldots . . V G_{1} P_{2} P_{3} P_{4} \ldots P_{7}$

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.5 | 1.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 10 | PF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 15 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

DC ELECTRICAL CHARACTERISTICS
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (Military)
$V_{\mathrm{LC}}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | max. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level (4) |  |  | 2.0 | - | - | $v$ |
| $\mathrm{V}_{1}$ | Input LOW Level ${ }^{(4)}$ |  |  | - | - | 0.8 | V |
| $\mathrm{IH}^{\text {H }}$ | Input HiGH Current | $V_{C C}=M_{\text {ax }} ., V_{\text {l }}=V_{C C}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Input LOW Current | $V_{C C}=M_{\text {ax }} ., V_{\text {l }}=0 \mathrm{~V}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{N}}=V_{i H} \text { or } V_{V} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{L L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  |  | $\mathrm{IOL}=12 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| loz | Off State (High Impedance) Output Current | $V_{c c}=$ Max. | $\mathrm{V}_{0}=0 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=V_{C C}$ (max.) | - | - | 40 |  |
| los | Output Short Circuit Current | $V_{C C}=$ Min., $V_{\text {OUT }}=O V^{(3)}$ |  | -15 | - | - | mA |

## NOTES:

1. For conditions shown as max. or min. use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment. Guaranteed by Design.

DC ELECTRICAL CHARACTERISTICS (Cont'd)

$$
\begin{array}{ll}
T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \text { (Commercial) } \\
T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \text { (Military) }
\end{array}
$$

$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CCOH}}$ | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ (CMOS Inputs) | $\begin{aligned} & V_{C C}=M a x . \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & f_{C P}=0, C P=H \end{aligned}$ |  | - | 150 | 250 | mA |
| $\mathrm{I}_{\text {ccol }}$ | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{L}$ (CMOS Inputs) | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & f_{C P}=0, C P=L \end{aligned}$ |  | - | 50 | 100 | mA |
| $\mathrm{I}_{\text {cct }}$ | Quiescent Input Power Supply (5) Current (per Input @ TTL High) | $V_{C C}=$ Max. $V^{\text {IN }}$ = $3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{CP}}=0$ |  | - | 0.3 | 0.5 | mA/nput |
| ${ }^{1} \mathrm{CCD}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{HC}} \leq V_{\mathrm{IN}}, V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \end{aligned}$ | MIL. | - | 3.6 | 7.7 | $\mathrm{mA} / \mathrm{MHz}$ |
|  |  |  | COM'L. | - | 3.6 | 5.2 |  |
| Icc | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=M a x ., f_{C P}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ <br> $C P=50 \%$ Duty cycle $V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C}$ | MIL. | - | 136 | 252 | mA |
|  |  |  | COM'L. | - | 136 | 227 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ CP $=50 \%$ Duty cycle$\mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=0.4 \mathrm{~V}$ | MIL. | - | 150 | 275 |  |
|  |  |  | COM'L. | - | 150 | 250 |  |

## NOTES:

5. $I_{\mathrm{CCT}}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting $\mathrm{out}_{\mathrm{I}} \mathrm{I}_{\mathrm{CCOH}}$, then dividing by the total number of inputs. 6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{\mathrm{CC}}=I_{\mathrm{CCOH}}\left(\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCOL}}\left(1-\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+\mathrm{I}_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}}\right)$
$\mathrm{CD}_{\mathrm{H}}=$ Clock duty cycle high period.
$D_{H}=$ Data duty cycle TTL high period ( $V_{N}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TLL levels.
$\mathrm{f}_{\mathrm{CP}}=$ Clock input frequency.

## IDT49C403A GUARANTEED COMMERCIAL AND MILITARY RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT49C403A over the commercial operating range of 0 to $+70^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{cc}}$ from 4.75 to 5.25 V , and over the military operating range of -55 to $+125^{\circ} \mathrm{C}$ with $V_{\mathrm{CC}}$ from 4.5 to 5.5 V . All data are in nanoseconds, with input switching between 0 and 3 V at $1 \mathrm{~V} / \mathrm{ns}$ and measurements made at 1.5 V . All outputs have maximum DC load.

Table 7. Clock and Write Pulse Characteristics All Functions

|  | COM'L. | MIL. | UNIT |
| :--- | :---: | :---: | :---: |
| Minimum Clock Low Time | 10 | 11 | ns |
| Minimum Clock High Time | 10 | 11 | ns |
| MInimum Time CP and WE both Low to Write | 10 | 11 | ns |

NOTE:
Guaranteed by Design.

Table 8. Enable/Disable Times All Functions

| FROM | TO | ENABLE |  | DISABLE |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}_{Y}$ | Y | 12 | 20 | 10 | 12 | ns |
| $\overline{\mathrm{O}}_{\mathrm{B}}$ | DB | 14 | 22 | 12 | 13. | ns |
| $\overline{\mathrm{O}}_{\mathrm{A}}$ | DA | 15 | 22 | 13 | 14 | ns |
| $\mathrm{I}_{8}$ | SIO | 23 | 25 | 12 | 13. | ns |
| $1_{8}$ | QIO | 16 | 24 | 21 | 22 | ns |
| 18.7.6.5 | QIO | 17 | 28 | 19 | 22. | ns |
| 14.3.2, 1,0 | QIO | 21 | 31 | 19 | 22 | ns |

NOTE:
$C_{L}=5.0 \mathrm{pF}$ for output disable tests. Measurement is made to 0.5 V change on the output.

Table 9. Set-up and Hold Times All Functions

|  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FROM | WITH RESPECT TO | SET-UP COM'L MIL |  | HOLD COM'L. MIL |  | SET-UP COM'L. MIL. |  | $\begin{gathered} \text { HOLD } \\ \text { COM'L. MIL. } \end{gathered}$ |  | UNIT | COMMENTS |
| $Y$ | CP | - | $\cdots$ | - | - | 8 | 9 | 2 | 2 | ns | Store Y in RAM/Q ${ }^{(1)}$ |
| $\overline{\text { WE HIGH }}$ | CP | 7 | 8 | 2 | 2 | - | - | 2 | 2 | ns | Prevent Writing |
| WE LOW | CP | - | - | - | - | 10 | 11 | 0 | 0 | ns | Write into RAM |
| A, B Source | CP | 11 | 12. | 2 | 2 | - | - | - | - | ns | Latch Data from RAM Out |
| B Destination ${ }^{(3)}$ | CP | 6 | 7 | (3) | 13) | (3) | (3) | 2 | 2 | ns | Write Data into B Address |
| B Destination ${ }^{(3)}$ | IEN | 6 | 7 | (3) | 13) | (3) | (3) | 2 | 2 | ns | Write Data into B Address |
| B Destination ${ }^{(3)}$ | WE | 6 | 7 | (3) | (3). | (3) | (3) | 2 | 2 | ns | Write Data into B Address |
| $\mathrm{QlO}_{0,15}$ | CP | - | - | - | $\cdots$ | 5 | 6 |  |  | ns | Shift Q |
| $\mathrm{I}_{8,7,6,5}$ | CP | - | - | - | - | 23 | 25. | 0 | 0 | ns | Write into Q and RAM ${ }^{(2)}$ |
| IEN HIGH ${ }^{(3)}$ | CP | 7 | 8 | (3) |  | - | $\stackrel{-}{*}$ |  |  | ns | Prevent Writing into $Q$ and RAM ${ }^{(2)}$ |
| $\overline{\text { IEN LOW }}{ }^{(3)}$ | CP | - | - | - | - | 10 | 11. |  |  | ns | Write into $Q$ and RAM |
| $\mathrm{I}_{4,3,2,1,0}$ | CP | - | - | - | - | 16 | 18. |  |  | ns | Write into Q and RAM ${ }^{(2)}$ |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}$ | CP | - | - | - | $\stackrel{\square}{4}$ | 8 | 9 | 2 | ${ }^{2}$ | ns | Write into Q |
| $\mathrm{C}_{n}$ | CP | - | - | - | - | 28 | 30, | 0 | 0 | ns | ALU Carry In to RAM |

## NOTES:

1. The internal $Y$-bus to RAM set-up condition will be met 5 ns after valid $Y$ output ( $\overline{O E}_{Y}=0$ )
2. The set-up time with respect to CP falling edge is to prevent writing. The set-up time with respect to CP rising edge is to enable writing.
3. The witing of data is controlled by $C P$, $\overline{E N}$, and $\overline{W E}$; all must be LOW in order to write. The set-up time of $B$ destination address is with respect to the lastof these three inputs to go LOW, and the hold time is with respect to the first to go HIGH.
4. A "-" implies this path does not exist.

## IDT49C403A GUARANTEED COMMERCIAL AND MILITARY RANGE PERFORMANCE STANDARD AND INCREMENT (SF-4) /DECREMENT (SF-3) BY ONE OR TWO INSTRUCTIONS

| FROM | 70 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y <br> Com'l. Mal. |  | $C_{n=16}$ <br> Com'l. Mill. |  | $\overline{\overline{\mathrm{G}}, \overline{\bar{p}}}$ <br> Com'l. MII. |  | Z <br> Com'I. MII. |  | N <br> Com'I. MII. |  | OVRCom'I. Mul. |  | DA, DBCom'l. Mul. |  | WRITE Com'I. Mil. |  | $\left\lvert\, \begin{array}{r} 010_{0}, 15 \\ \text { com'l. Mu. } \end{array}\right.$ |  | $\mathrm{siO}_{0}$ Com'l. Mil. |  | $810_{15}$ |  | $\begin{gathered} \mathbf{S I O}_{0} \\ \text { PARITY } \end{gathered}$ |  | UNITS |
| A, B Addr | Any | 41 | 48 | 44 | 48 | 44 | 48 | 42 | 45 | 47 | 58 | 47 | 57 | 26 | 33 | - | $\rightarrow$ | - | $\cdots$ | 41 | 48 | 40 | 48 | 52 | 56 | ns |
| DA. DB | Any | 34 | 38 | 28 | 33 | 28 | 34 | 29 | 31 | 36 | 42 | 34 | 40 | - | $\cdots$ | - | - | - | \% | 24 | 29 | 27 | 33 | 46 | 50 | ns |
| $c_{n}$ | Any | 27 | 35 | 15 | 19 | - | $\stackrel{\square}{4}$ | 22 | 24 | 26 | 29 | 23 | 28 | - | - | - | $\cdots$ | - | $\pm$ | 24 | 29 | 26 | 30 | 26 | 30 | ns |
| $1_{8-0}$ | Any | 38 | 43 | 32 | 34 | 23 | 35 | 48 | 51 | 36 | 38 | 42 | 45 | - | $\checkmark$ | 18 | 25 | 24 | 27 | 28 | 38 | 37 | 40 | 41 | 50 | กร |
| CP | Any | 43 | 46 | 44 | 48 | 39 | 42 | 39 | 42 | 51 | 55 | 54 | 58 | 20 | 25 | - | - | 26 | 30 | 36 | 39. | 37 | 40 | 41 | 45 | ns |
| MSS | Any | 21 | 35 | - | $\stackrel{1}{2}$ | 21 | 23 | 38 | 43 | 21 | 25 | 20 | 23 | - | - | - | - | - | $-$ | - | $-$ | 20 | 23 | - | - | ns |
| S10 0, 15 | Any | 21 | 27 | - | $\downarrow$ | - | $\cdots$ | 17 | 19 | - | $\cdots$ | - | $\cdots$ | - | $\cdots$ | - | $\cdots$ | - | $\rightarrow$ | - | $\pm$ | 19 | 23 | 16 | 20 | ns |

MULTIPLY INSTRUCTIONS (SF-0, 2 \& 6)

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y |  | $\mathrm{C}_{\mathrm{n}=16}$ |  | $\overline{\mathrm{a}}, \overline{\mathrm{P}}$ |  | $z$ |  | N |  | OVR |  | DA, DB |  | WRITE |  | $\mathrm{OIO}_{0,15}$ |  |  |  |  |
|  |  | Com'l. | MII. | Com'l. | Mil. | Com'l. | Mnt. | Com'l. | MII. | Com'l. | MII. | Com'l. | Mil. | Com'l. | MH. | Com'l. | Mil. | Com'l. | M1. | Com'l. | Mr. |  |
| A, B Addr | Any | 49 | 58 | 53 | 58, | 53 | 58 | - | $\bullet$ | 56 | 70 | 56 | 68. | 31 | 40 | - | $\rightarrow$ |  | $\simeq$ |  | \% | ns |
| DA, DB | Any | 41 | 46 | 34 | $40$ | 34 | $41$ | - | \% | 43 | 50 | 41 | 48 |  |  |  |  |  | $\because$ | , \% \% | 35 | ns |
| $c_{n}$ | Any | 32 | $42$ | 18 | 23. | - | $\cdots$ | - | $\stackrel{\square}{4}$ | ${ }_{31}^{31}$ | 35 | $28$ | 34 |  | $\stackrel{1}{4}$ |  |  |  | $\cdots$ | 29 | 35. | ns |
| ${ }^{18} 80$ | Any | 46 | 52 | 38 | 41 | 28 $\%$ \% | 42, | $58$ | 61 |  | 46 | $50$ | 54. | K | , \% | 22 | 30 | 29 | 32 | 34 | 46. | ns |
| CP | Any | \| ${ }_{\text {\% }}^{52}$ | \% 8 , |  | 58 | $47$ | 50 |  | $\stackrel{\sim}{4}$ |  | 66 | 65 | 70 | 24 | 30. | - | $\rightarrow$ | 31 | 36. | 43 | 47. | ns |
|  |  |  | 48 | \% $\mathrm{i}_{1} \mathrm{i}$ |  |  |  | ${ }^{*}-$ | , \% | - | $\rightarrow$ | - | , \% | - | $\stackrel{\square}{2}$ | - | - | - | $\because$, | - | $\rightarrow$ | ns |
| S10 0,15 , |  | 25 \% | 32, | - | , \% | - | , \% | - | $\stackrel{\square}{ }$ | - | , \% | - | $\bigcirc \bigcirc$ | - | $\rightarrow$ | - | $\bigcirc$ | - | $\bigcirc$ | - | - | ns |
| Unsigned Mutiliply |  |  |  | Two's Complement Multiply |  |  |  |  |  | wo's Compl | ement | Multiply La | st Cycl |  |  |  |  |  |  |  |  |  |
| $\text { SF 0: } \begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=S+R+C n l Z=H \\ & Y 15=C_{n}+16 \text { (MSS) } \\ & Z=00(L S S) \\ & Y=L o g ~ F / 2 \\ & Q=L o g Q / 2 \end{aligned}$ |  |  |  | SF 2:$\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=S+R+C n \text { i } Z=H \\ & Y 15=F 15 V O V R \text { (MSS) } \\ & Z=00(L S S) \\ & Y=L 0 g F / 2 \\ & Q=\log O / 2 \end{aligned}$ |  |  |  |  | SF 6: $F=S+C_{n} \\| Z=L$ <br> $\mathrm{F}=\mathrm{S}-\mathrm{R}-1+\mathrm{C}_{\mathrm{n}}$ If $\mathrm{Z}=\mathrm{H}$ <br> $\mathrm{Y} 15=$ OVR $V$ F15 (MSS) <br> $\mathrm{Z}=00$ (LSS) <br> $Y=\log F / 2$ <br> $Q=\log Q / 2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |

NOTES:

1. A" ${ }^{\text {" }}$ means the delay path does not exist.
2. An "*" means the output may be enabled or disabled by the input; refer to function tabie
3. This specification is not tested.

## IDT49C403A GUARANTEED COMMERCIAL AND MILITARY RANGE PERFORMANCE BCD INSTRUCTIONS (SF-1, 7, 9, B, D \& F)

| from | то |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | sLICE | YCom'. MnI. |  | $c_{n=16}$ <br> Com'l. Mill. |  | $\overline{\mathbf{a}}, \overline{\mathbf{P}}$com'l. mil. |  | Com'l. Mil. |  |  |  |  | мII. |  | $\begin{gathered} \text { min. } \\ \hline \end{gathered}$ | $\begin{gathered} \overline{\text { wRII }} \\ \text { com'l. } \end{gathered}$ |  | $010_{0,15}$ <br> Com'l. мn. |  | $\mathbf{S i O}_{0}$ <br> com'l. Mil. |  | $\mathbf{S I O}_{15}$ <br> Com't. MII. |  | $\begin{array}{\|c\|} \hline \mathrm{SIO}_{0} \\ \text { PARITY } \\ \text { Com'l. Mnl. } \\ \hline \end{array}$ |  |  |
| A, B Adar | Any | 49 | 58 | 53 | 58 | 53 | 58 | 50 | 54 | 56 | 70 | 56 | 68 | 31 | 40 | - | - | - | - | 49 | 58 | 48 | 58 | 62 | 67 | ns |
| DA, DB | Any | 41 | 46 | 34 | 40 | 34 | 41 | 35 | 37 | 43 | 50 | 41 | 48 | - | \% | - | - | - | $\stackrel{\square}{4}$ | 29 | 35 | 32 | 40 | 55 | 64 | ns |
| $c_{n}$ | Any | 32 | 42 | 18 | 23 | - | $\sim$ | 26 | 29 | 31. | 35 | 28 | 34 | - | - | \% | - | - | $\cdots$ | 29 | 35 | 31 | 36 | 31 | 36 | ns |
| 18.0 | \#ny | 46. | 52 | ${ }^{38}$ | 41 | \% 28 | 42 | 58 | 61 | 43 | 46 | 50 | 54 | - | - | 22. | 30 | 29 | 32 | 34 | 46 | 44 | 48 | 49 | 60 | ns |
| CP\% | Any | 52 | 55 | 53 | 58 | 47. | 50 | 47 | 50 | 61 | 66 | 65 | 70 | 24 | 30 | - | - | 31 | 36 | 43 | 47. | 44 | 48 | 49 | 54 | ns |
| $\mathrm{SIO}_{0.15}$ | Any | 25 | 32 | - | - | - | - | - | - | - | $\cdots$ | - | - | - | - | - | - | - | - | - | - | - | - | - | $\rightarrow$ | ns |

NOTE:

1. Binary to BCD and mutitiprecision Binary to BCD Instructions only
$\begin{array}{ll}\text { BCD to Binary converslon (SF 1) } & \text { Blnary to BCD conversion (SF 9) } \quad \text { BCD substract (SF F) } \\ \text { BCD divide by two (SF 7) } & \text { BCD add (SF B) }\end{array}$
SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF-5)

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8LICE | Y |  | $C_{n=16}$ |  | $\overline{\mathbf{a}}, \overline{\mathbf{P}}$ |  | $z$ |  | N |  |  |  | DA, DB |  | $\overline{\text { WRITE }}$ |  | $\mathrm{OLO}_{0,15}$ |  | $\mathbf{8 1 0} 0$ |  |  |
|  |  | Com'l. | MII. | Com'l. | Mu. | Com'l. | M M . | Com'l. | MII. | Com'l. | Mu. | Com'l. | Mil. | Com'l. | MII. | Com't. | Mn. | Com'l. | MII. | Com'l. | Mu. |  |
| A, B Addr | Any | 49 | 58 | 53 | $58$ | 53 | 58 | 50 | 54, | 56 | 70 | 56 | 68 | 31 | 40 | - | 4 | - | $\stackrel{\square}{\square}$ | $49$ | 58. | ns |
| DA, DB | Any | 41 | 46 | 34 | 40\% | 34 | $41$ | 35 | 37. | 43 | $50$ | 41 | 48 | - | $\stackrel{\square}{\text { ® }}$ |  | $\cdots$ |  | $\geqslant$ | $29$ | \% 8 \% | ns |
| $c_{n}$ | Any | 32 | $42$ | 18 | 23: | - |  | - | $\psi$ | 31 | $35$ | $28$ | 34 |  | $\bigcirc$ |  | $\bigcirc$ |  |  | $29$ | 35. | ns |
| ${ }^{8-0}$ | Any | 46 | 52 | 38 | \& $\mathrm{Q}_{1}$ | 28 | 42, | $58$ | 61, | $43$ | 46 | 50 in ${ }^{5}$ | 54 |  | \& | $22$ | 30 | 29 | 32 | 34 | 46 | ns |
| CP | Any | 52 | \% $\mathrm{i}_{1}$ | \% $\begin{array}{r}53 \\ \text { \% } \\ \text { \% }\end{array}$ | 58, | $47$ | , \% | 47\% | 50, |  | 66 | 65 | 70 | 24 | 30 | - | $\stackrel{\square}{4}$ | 31 | 36 | 43 | 47 | ns |
| $\begin{aligned} & Z \\ & \left(\overline{O E} P_{Y}=\right. \\ & \text { low }) \end{aligned}$ | A ${ }^{\circ}$ |  |  |  |  |  |  | \% $\overbrace{-}$ | \% | - | , \% | - | §, | - | ¢ | - | § $\mathrm{Q}_{1}$ | - | , \% | - | $\stackrel{\otimes}{*}$ | ns |
| $\mathrm{SIO}_{0,15}$ | Any ${ }^{\text {\% }}$ \% | $85$ | \%28 | \% |  | - | , \% | - |  | - | , \% | - | $\stackrel{\square}{\text { \% }}$ | - |  | - | $\bigcirc$ | - | , \% | - | , \% | ns |
| $\text { SF 5: } \begin{aligned} & F=S+C_{n}{ }^{\prime \prime} Z=L \\ & F=S+C n_{n}^{H I Z}=H \\ & Y 15=S 15 \forall F 15(M S S) \\ & Z=S 15(M S S) \end{aligned}$ |  |  |  | $\begin{aligned} & Y=F \\ & Q=Q \\ & N=F 15 ; Z=L \\ & N=F 15 \text { } \forall S 15 ; Z=H \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTES:

1. A"-" means the delay path does not exist.
2. An "*" means the output may be enabled or disabled by the input; refer to function table.

IDT49C403A GUARANTEED COMMERCIAL AND MILITARY RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF-A, C \& E)

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | sLIce |  |  | $c_{n=16}$ |  | $\overline{\mathrm{a}}, \overline{\mathrm{p}}$ |  | $z$ |  | $N$ |  | OVR |  | DA, DB |  | $\overline{\text { WRITE }}$ |  | $\mathrm{OOO}_{0,15}$ |  | $\mathbf{S 1 O}_{15}$ |  |  |
|  |  | Com'l. | MII. | Com'l. | Mu. | Com'l. | mı. | Com'l. | MIII, | Com'l. | Mn. | Com'l. | MIIL | Com't. | Mn. | Com't. | Mn. | coml. | Mı. | Com't. | M 1. |  |
| A, B Addr | Any | 49 | 58 | 53 | 58 | 53 | 58 | 50 | 54. | 56 | 70 | 56 | 68 | 31 | 40 | - | - | - | - | $49$ | 58 | ns |
| DA, DB | Any | 41 | 46 | 34 | 40 | 34 | 41 | 35 | 37 | 43 | 50 | 41 | 48 | - | $\sim$ | - | - | . | - | 32 | 40 | ns |
| $c_{n}$ | Any | 32 | 42 | 18 | 23 | - | $\stackrel{ }{-}$ | 26 | 29 | 31 | 35 | $28$ | 34 | §\% | $\stackrel{-}{ }$ | \% \% | - |  | - | 31. | 36 | ns |
| ${ }^{1} 8-0$ | Any | 46 | 52 | 38 | 41. | $28$ | 42 | 方 5 | 61. | $43$ | 46 | 50, | 54 | , \% | $\stackrel{\square}{4}$ | 22 | 30 | 29 | 32 | 44 | 48 | ns |
| CP | Any | $52$ | 55 | $\stackrel{53}{4}$ | 58 | $\stackrel{4}{4}$ | 50 | 47 | 50 | 6.4. | 66 | 65 | 70 | 24 | 30 | - | $-$ | 31 | 36 | 44 | 48 | ns |
|  | Kin |  |  |  |  | \%. |  | - | $\cdots$ | - | - | - | $\stackrel{ }{*}$ | - | - | - | - | - | - | - | - | ns |
| $\mathrm{SOO}_{0}$, is. | Any | 25 | 32 | - | - | - | $\cdots$ | - | $\stackrel{ }{ }$ | - | - | - | \# | - | - | - | - | - | - | - | $\stackrel{\square}{4}$ | ns |

NOTES:

1. Only 1st dlvide and normallzation
2. Only two's complement divide and two's complement divide correction

Double Length Normallze and First Divide Op
SFA: $F=S+C_{n}$ $\mathrm{N}=\mathrm{F} 15$ (MSS)
$\mathrm{SIO15}=\mathrm{F} 15$ R15 (MSS)
$\mathrm{Cn}+16=\mathrm{F15} \sim \mathrm{~F} 14$ (MSS)
$\mathrm{Z}=\mathrm{Q0} \mathrm{Q} 1 \mathrm{Q} 2 \mathrm{Q} 3 \ldots \mathrm{Q} 15$ FOF1 F2 F3 . . . F15
$Y=\log 2 F$
$Q=\log 2 Q$

Two's Complement Divide
SFC: $\quad F=S+R+C_{n} \| Z=L$
$F=S-R-1+C n$ if $Z=H$
$\mathrm{SIO} 15=\overline{\mathrm{F} 15 \text { R } \mathrm{R} 15}$ (MSS)
$\mathrm{Z}=\mathrm{F} 15$ कR15 (MSS) from previous cycle
$\mathrm{Y}=\mathrm{R}$
$Y=\log 2 F$
$Q=\log 2 Q$

Two's Complement Divide Cortection and Remainder
SFE: $\quad S=C_{n}$ if $Z=L$
$S-P_{-1+}+C_{n} \operatorname{lf} Z=H$
$Z=F 15 \sim R 15$
$Y=F$ (MSS) from previous cycle
$Y=F$
$Q=\log 2 Q$

SINGLE LENGTH NORMALIZATION (SF-8)


NOTES:

1. $A^{\prime \prime}="$ means the delay path does not exist.
2. An "*" means the output may be enabled or disabled by the input; refer to function table.
3. This specification is not tested.

## IDT49C403 GUARANTEED COMMERCIAL AND MILITARY RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT49C403 over the commercial operating range of 0 to $70^{\circ} \mathrm{C}$ with $V_{c c}$ from 4.75 to 5.25 V , and over the military operating range of -55 to $+125^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{cc}}$ from 4.5 to 5.5 V . All data are in nanoseconds, with input switching between 0 and 3 V at $1 \mathrm{~V} /$ /ns and measurements made at 1.5 V . All outputs have maximum DC load.

Table 10. Clock and Write Pulse Characteristics All Functions

|  | COM'L. | MIL. | UNIT |
| :--- | :---: | :---: | :---: |
| Minimum Clock Low Time | 12 | 13. | ns |
| Minimum Clock High Time | 12 | 13. | ns |
| Minimum Time CP and WE both Low to Write | 12 | 13. | ns |

NOTE:
Guaranteed by design.

Table 11. Enable/Disable Times All Functions

| FROM | TO | ENABLE COM'L. MIL. |  | DISABLE COM'L. MIL. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{Y}}$ | Y | 15 | 24 | 12 | 14. | ns |
| $\overline{O E}_{B}$ | DB | 17 | 26 | 15 | 16 | ns |
| $\overline{O E}{ }_{A}$ | DA | 18 | 26 | 16 | 17 | ns |
| $\mathrm{I}_{8}$ | SIO | 28 | 30 | 15 | 16 | ns |
| $\mathrm{I}_{8}$ | QIO | 20 | 29 | 25 | 27 | ns |
| 18.7.6.5 | QIO | 21 | 34 | 22 | 26 | ns |
| 14.3.2.1.0 | QIO | 25 | 37 | 22 | 26 | ns |

NOTE:
$C_{L}=5.0 \mathrm{pF}$ for output disable tests. Measurement is made to a 0.5 V change on the output.

Table 12. Set-up and Hold Times All Functions

|  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FROM | WITH RESPECT TO | $\left\{\begin{array}{r} \mathrm{SE} \\ \mathrm{COM} \end{array}\right.$ |  |  |  | $\begin{array}{r} \text { SE } \\ \text { COM' } \end{array}$ |  | $\begin{array}{r} \mathrm{HC} \\ \text { COM } \end{array}$ |  | UNIT | COMMENTS |
| $Y$ | CP | - | - | - | - | 10 | 11 | 2 | 2 | ns | Store Y in RAM/Q ${ }^{(1)}$ |
| $\overline{\text { WE HIGH }}$ | CP | 8 | 9 | 2 | 2. | - | - | 2 | 2 | ns | Prevent Writing |
| WE LOW | CP | - | $\bigcirc$ | - | - | 12 | 13. | 0 | 0 | ns | Write into RAM |
| A, B Source | CP | 14 | 15 | 2 | 2. | - | - | - | - | ns | Latch Data from RAM Out |
| $B$ Destination ${ }^{(3)}$ | CP | 7 | 8 | (3) | (3) | (3) | (3) | 2 | 2 | ns | Write Data into B Address |
| B Destination ${ }^{(3)}$ | IEN | 7 | 8 | (3) | (3). | (3) | (3). | 2 | 2 | ns | Write Data into B Address |
| $B$ Destination ${ }^{(3)}$ | WE | 7 | 8 | (3) | (3) | (3) | (3) | 2 | 2 | ns | Write Data into B Address |
| $\mathrm{QlO}_{0,15}$ | CP | - | - | - | - | 6 | 7. |  |  | ns | Shift Q |
| $\mathrm{I}_{8,7,6,5}$ | CP | - | - | - | - | 27 | 30. | 0 | 0 | ns | Write into $Q$ and RAM ${ }^{(2)}$ |
| $\overline{\text { IEN HIGH }}{ }^{(3)}$ | CP | 8 | 9 | (3) | (3) | (3) | (3) |  |  | ns | Prevent Writing into $Q$ and RAM ${ }^{(2)}$ |
| $\overline{\text { IEN }}$ LOW ${ }^{(3)}$ | CP | - | $\cdots$ | - | - | 10 | 11. |  |  | ns | Write into $Q$ and RAM |
| I $_{\text {, 3, 2, 1,0 }}$ | CP | - | - | - | - | 19 | 21 |  |  | ns | Write into $Q$ and RAM ${ }^{(2)}$ |
| $\mathrm{Q}_{0}, \mathrm{Q}_{1}$ | CP | - | - | - | - | 10 | 11 | 2 | 2 | ns | Write into Q |
| $\mathrm{C}_{\mathrm{n}}$ | CP | - | $\stackrel{\square}{+}$ | - | - | 34 | 36. | 0 | 0 | ns | ALU Carry In to RAM |

## NOTES:

1. The internal $Y$-bus to RAM set-up condition will be met 5 ns after valid $Y$ output ( $\overline{O E}_{Y}=0$ )
2. The set-up time with respect to $C P$ falling edge is to prevent writing. The set-up time with respect to $C P$ rising edge is to enable writing.
3. The writing of data is controlled by CP , $\overline{\operatorname{EEN}}$, and $\overline{\mathrm{WE}}$; all must be LOW in order to write. The set-up time of B destination address is with respect to the last of these three inputs to go LOW, and the hold time is with respect to the first to go HIGH.
4. $\mathrm{A} "-$ " implies this path does not exist.

## IDT49C403 GUARANTEED MILITARY AND COMMERCIAL RANGE PERFORMANCE

 STANDARD AND INCREMENT (SF-4) /DECREMENT (SF-3) BY ONE OR TWO INSTRUCTIONS

MULTIPLY INSTRUCTIONS (SF-0, 2 \& 6)


## NOTES:

1. A"-" means the delay path does not exist.
2. An "*" means the output may be enabled or disabled by the input; refer to function table
3. This specification is not tested.

IDT49C403 GUARANTEED MILITARY AND COMMERCIAL RANGE PERFORMANCE BCD INSTRUCTIONS (SF-1, 7, 9, B, D \& F)

|  | то |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FROM | sLICE | Com'l. | MII. | $\left\lvert\, \begin{array}{r} c_{n}= \\ \text { Com'l. } \end{array}\right.$ | M 16 | $\overline{\mathrm{a}}, \overline{\mathbf{P}}$ Com'l. | Mu. |  | MII. |  | N MII. |  | M17. | ( DA, D |  |  |  |  | 0, 15 |  | M ${ }_{0}$ |  |  |  |  |  |
| A. 8 Addr | Any | 59 | 64 | 64 | 68 | 64 | 68 | 60 | 55 | 67 | 78 | 67 | 77. | 38 | 44 | - | - | - | $\bigcirc$ | $60$ | 65 | $58$ | 65 | \% $\mathrm{T}^{7} \mathrm{Q}$ | 80 | ns |
| DA, DB | Any | 48 | 52 | 41 | 43 | 41 | 46 | 42 | 44 | 52 | 56 | 48 | 54. | - | , |  | - |  | - | 35 | 40 | $40$ | 44 | $66$ | 71 | ns |
| $c_{n}$ | Any | 40 | 47. | 22 | 25 | $-$ | $\bigcirc$ | $32$ | 35 | $38 i$ | 41 | , 8 , | 36 |  | $\bigcirc$ |  | 1- | $\square$ | - | , 8.5 | 40 | $38$ | 41 | 38 | 41 | ns |
| $1_{8-0}$ | Any |  | 59 | 4\% | 49 | \% $47 \%$ | 49 | 67 | 61 | 52\% | 55 | \%\% | 65 | $\geqslant$ | $\stackrel{\square}{2}$ | \% ${ }_{\text {\% }}$ | 34 | 35 | 38 | 41 | 52 | 54 | 56 | 59 | 67 | ns |
| CP , in | , \% $\mathrm{i}_{1}$ | \%is. | 66, | \% 64 | 67 | $\geqslant 56$ | 61 | 56 | 61 | 74 | 79 | 78 | 84 | 29 | 34 | - | - | 38 | 41. | 52 | 55 | 54 | 56 | 59 | 64 | ns |
| S10 ${ }_{0}$, 15 | Any | 30 | +36 | - | $\stackrel{1}{2}$ | - | $\bigcirc$ | - | $\bigcirc$ | - | $\bigcirc$ | - | $\stackrel{\square}{2}$ | - | $\checkmark$ | - | , | - | $\bigcirc$ | - | $\bigcirc$ | - | - | - | $-$ | ns |

NOTE:

1. Binary to BCD and multiprecision Binary to BCD Instructions only
$B C D$ to Binary converslon (SF1) Binary to $8 C D$ conversion (SF9)
BCD divide by two (SF7)
BCD add (SFB)
BCD substract (SFF)

## SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF-5)



[^9]IDT49C403 GUARANTEED MILITARY AND COMMERCIAL RANGE PERFORMANCE DIVIDE INSTRUCTIONS（SF－A，C \＆E）

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y |  | $\mathrm{C}_{\mathrm{n}=16}$ |  | $\overline{\mathbf{a}}, \overline{\mathbf{p}}$ |  | $z$ |  |  |  | OVR |  | DA，DB |  | $\overline{\text { WRITE }}$ |  | $0^{10} 0,15$ |  | $\mathrm{StO}_{15}$ |  |  |
|  |  | Com＇l． | MII． | Com＇l． | MII． | Com＇l． | Mil． | Com＇t． | Mil． | Com＇l． | MII． | Com＇l． | MII． | Com＇t． | MII． | Com＇l． | Min． | Com＇l． | MII． | Com＇l． | MII． |  |
| A，B Addr | Any | 59 | 64 | 64 | 68 | 64 | 68 | 60 | 65 | 67 | 78 | 67 | 77 | 38 | 44 | － | － | － | － | 58 | 65 | ns |
| DA，DB | Any | 48 | 52 | 41 | 43 | 41 | 46 | 42 | 44 | 52 | 56 | 48 | 54 |  | － | \％\％ | －＊ | \％${ }^{-}$ | － | 40\％ | 44 | ns |
| $c_{n}$ | Any | 40 | 47 | 22 | 25 | － | $\cdots$ | 32 | 35 |  | 41. | $34 \%$ | 36 | ，\％ | － | \＃ | － | \％ | － | 38 | 41. | ns |
| 18－0 | Any | 55 | 59 | 47 | 49 | 47 \％ | 49 | 67\％ | 71 | \％ 82 | 55 | $61 \%$ | 65 | $\gtrless_{*}+$ | － | 25 | 34 | 35 | 38 | 54 | 56 | ns |
| CP | Any | 61 \％ | 66 | 64\％ | 67 | 56\％ | 61． | 56\％ | 61 | \％ 74 | 79 | 78 | 84 | 29 | 34 | － | － | 38 | 41 | 54 | 56 | ns |
| $\begin{aligned} & \overline{\mathrm{OE}}_{\mathrm{Y}}= \\ & \text { low) } \end{aligned}$ | 市市 |  |  | $\psi_{\infty},$ |  |  |  | － | $\stackrel{1}{*}$ | － | $\because$ | － | － | － | － | － | $\cdots$ | － |  | － | － | ns |
| $\mathrm{SIO}_{0,15}$ | Any | 30 | 36 | － | － | － | － | － | $\cdots$ | － | $\stackrel{1}{ }$ | － | － | － | $\cdots$ | － | $\cdots$ | － | － | － | － | ns |

NOTES：
1．Only 1 st divide and normallzation
2．Only two＇s complement dlvide and two＇s complement divide correction

Double Length Normalize and First Divide Op
SFA：$F=S+C_{n}$
$\mathrm{N}=\mathrm{F} 15$（MSS）
SIO15＝F15 かR15（MSS）
$C_{n}+16=F 15 \sim F 14$（MSS）
$Z=\overline{\mathrm{CO} Q 1} \mathrm{Q} 2 \mathrm{Q3} . . . \mathrm{O} 5$ FOF1 F2 F3 ．．．F15
$Y=\log 2 F$
$Q=\log 2 Q$

Two＇s Complement Divide

SIO15＝F15 －RT5（MSS）
$\mathrm{Z}=\mathrm{FT} 5 \mathrm{~F} \boldsymbol{\gamma 1 5}$（MSS）from previous cycle
$Y=\log 2 F$
$Q=\log 20$

Two＇s Complement Divide Correction and Remainder
SFE：
$S-R-1+C$ if $Z=H$
$Z=F 15$ 万RIS（MSS）from previous cycle
$Y=F$
$Q=\log 2 Q$

## SINGLE LENGTH NORMALIZATION（SF－8）

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | sLICE | Y |  | $c_{n=16}$ |  | $\overline{\text { a，}} \overline{\mathbf{p}}$ |  | $\mathbf{z}$ |  | $\mathrm{N}$ |  | OVR |  | DA，DB |  | WRITE |  | $\mathrm{alO}_{0,15}$ |  | $\mathrm{SiO}_{15}$ |  |  |
| A，B Addr | Any | 59 | 64 | 64 | 68 | 64 | 68 | － | － | － | $\cdots$ | － | － | 38 | 44 | － | － | － | － | $58$ | 65 | ns |
| DA，DB | Any | 48 | 52 | 41 | 43 | 41 | 46 | － | － | － | － | － | － | －${ }^{\text {－}}$ | ＂． | §\％， | － | \＆ | － | 40 ＊ | 44 | ns |
| $c_{n}$ | Any | 40 | 47 | 22 | 25 | － | － | － | \＃ | \＃－${ }^{-}$ | － | § | $\stackrel{\square}{1}$ |  | $\stackrel{-}{-}$ | \％． | $\stackrel{-}{-}$ | ， | － | 38 | 41 | ns |
| ${ }_{8-0}$ | Any | 55 | 59 | ${ }^{47}$ | 49 | 47\％ | 49 | 67 | 71 | 52． | 55 | 61 | 65 | $\square$ | － | 25 | 34 | 35 | 38 | 54 | 56 | ns |
|  | Any | $\stackrel{\text { ¢ }}{\text { \％}}$ | 66 | 64 | 67. | ${ }_{\text {\％}}{ }^{56}$ | 61 | 56 | 61. | 74 | 79 | 78 | 84 | 29 | 34 | － | － | 38 | 41 | 54 | 56 | ns |
| $\mathrm{SOO}_{0,15}$ | － | 30 | 36 | － | － | － | － | － | － | － | － | － | ＂ | － | $\sim$ | － | － | － | － | － | － | ns |

## NOTES

1．A＂－＂means the delay path does not exist
2．An ${ }^{* *}$＂means the output may be enabled or disabled by the input；refer to function table
3．This specification is not tested but is guaranteed by correlation to the Standard Function Table．


Figure 11. IDT49C403 SPC Timing Waveforms

IDT49C403/A SPC AC TIMING

| SYMBOL | PARAMETERS | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PD }}$ | SCLK TO SDO | $\begin{aligned} & R_{L}=500 \Omega \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ | 3 | 15 | ns |
| $t_{\text {PD }}$ | C/D to SDO |  | 3 | 50 | ns |
| $\mathrm{t}_{\text {S }}$ | C/D to SCLK |  | 5 | - | ns |
| $t_{s}$ | CLK to C/D |  | 20 | - | ns |
| $t_{s}$ | SDI to SCLK |  | 10 | - | ns |
| $t_{H}$ | C/D to SCLK |  | 5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | CLK to SCLK |  | 5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SDI to SCLK |  | 5 | - | ns |
| $t_{w}$ | Pulse Width SCLK |  | 20 | - | ns |
| $\mathrm{t}_{\mathrm{crc}}$ | SCLK Period |  | 50 | - | ns |
| $\mathrm{t}_{\mathrm{E}}$ | Execution, C/D to SCLK |  | 50 | - | ns |

## CMOS TESTING CONSIDERATIONS

There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:

1) Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large $V_{c c}$ current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
2) All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.
3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the $V_{I L}$ and $V_{I H}$ levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using $\mathrm{V}_{\mathrm{HL}} \leq \mathrm{OV}$ and $\mathrm{V}_{\mathbb{H}} \geq 3 \mathrm{~V}$ for AC tests.
4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. All unused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

IDT49C403 INPUT/OUTPUT
INTERFACE CIRCUITRY


Figure 12. Input Structure (All Inputs)


FIgure 13. Output Structure (All Outputs)


Figure 14. Open Draln Structure

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 15 |

## SWITCHING WAVEFORMS



## TEST LOAD CIRCUIT



| TEST | SWITCH |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS
$C_{L}=$ Load capacitance includes jig and probe capacitance
$\mathbf{R}_{\mathrm{T}}=$ Termination resistance: should be equal to $Z_{\text {Out }}$
of the pulse generator

Figure 15. Test Load Circuit

## ORDERING INFORMATION




MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- 16-bit wide address path
- Address up to 65,536 words of microprogram memory
- 16-bit loop counter
- Pre-settable down-counter for counting loop iterations and repeating instructions
- Low-power CEMOS ${ }^{\text {TM }}$
- lcc (max.)

Military: 90mA
Commercial: 75mA

- Fast
- IDT49C410 meets 2910A speeds
- IDT49C410A 30\% speed upgrade
- 33-deep stack
- Accommodates highly nested microcode
- 16 powerful microinstructions
- Executes 16 sequence control instructions
- Available in 48 -pin 600 mil plastic and sidebraze, 48 -pin 400 mil

SHRINK-DIP, 52-pin PLCC and 48-pin Flatpack

- Three enables control branch address sources
- Four address sources
- 2910A instruction compatibility
- Military product available compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-88643 is listed for this function


## DESCRIPTION:

The IDT49C410s are architecture and function code compatible to the 2910A with an expanded 16 -bit address path, thus allowing for programs up to 65,536 words in length. They are microprogram address sequencers intended for controlling the sequence of execution of microinstructions stored in microprogram memory. Besides the capability of sequential access, they provide conditional branching to any microinstruction within their 65,536 microword range.

The 33-deep stack provides microsubroutine return linkage and looping capability. The deep stack can be used for highly nested microcode applications. Microinstruction loop count control is provided with a count capacity of 65,536 .

During each microinstruction, the microprogram controller provides a 16-bit address from one of four sources: 1) the microprogram address register ( $\mu \mathrm{PC}$ ), which usually contains an address one greater than the previous address; 2 ) an external (direct) input (D); 3) a register/counter (R) retaining data loaded during a previous microinstruction; or 4) a last-in/first-out stack (F).
The IDT49C410s are fabricated using CEMOS, a CMOS technology designed for high performance and high reliability.

The IDT49C410s are pin-compatible, performance-enhanced, easily upgradable versions of the 2910A.

The IDT49C410s are available in 48 -pin DIPs $(600 \mathrm{mil} \times 100 \mathrm{mil}$ centers or space-saving 400 mil $\times 70$ mil centers), 52 -pin PLCC and

## PIN CONFIGURATION



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.


## PIN CONFIGURATIONS



PLCC
TOP VIEW


## IDT49C410 PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | 1 | Direct input to register/counter and multiplexer, $D_{0}$ is LSB. |
| 1 | 1 | Selects one of sixteen instructions. |
| $\overline{\mathrm{CC}}$ | 1 | Used as test criterion. Pass test is a LOW on CC. |
| $\overline{C C E N}$ | 1 | Whenever the signal is HIGH, $\overline{\mathrm{CC}}$ is ignored and the part operates as though $\overline{\mathrm{CC}}$ were true (LOW). |
| Cl | 1 | Low order carry input to incrementer for microprogram counter. |
| $\overline{\text { RLD }}$ | 1 | When LOW forces loading of register/counter regardless of instruction or condition. |
| $\overline{O E}$ | 1 | Three-state control of $Y_{1}$ outputs. |
| CP | 1 | Triggers all internal state changes at LOW-to-HIGH edge. |
| $Y_{1}$ | 0 | Address to microprogram memory. $Y_{0}$ is LSB, $Y_{15}$ is MSB. |
| $\overline{\text { FULL }}$ | 0 | Indicates that 33 Items are on the stack. |
| $\overline{\text { PL }}$ | 0 | Can select\#1 source (usually Pipeline Register) as direct input source. |
| $\overline{\text { MAP }}$ | 0 | Can select \#2 source (usually Mapping PROM or PLA) as direct input source. |
| $\overline{\text { VECT }}$ | 0 | Can select \#3 source (for example, Intemupt Starting Address) as direct input source. |

## PRODUCT DESCRIPTION

The IDT49C410s are high-performance CMOS microprogram sequencers that are intended for use in very high-speed microprogrammable microprocessor applications. The sequencers allow for direct control of up to 64 K words of microprogram.

The heart of the microprogram sequencer is a 4 -input multiplexer that is used to select one of four address sources to select the next microprogram address. These address sources include the register/counter, the direct input, the microprogram counter or the stack as the source for the address of the next microinstruction.

The register/counter consists of sixteen D-type flip-flops which can contain either an address or a count. These edge-triggered flip-flops are under the control of a common clock enable as well as the four microinstruction control inputs. When the load control ( $\overline{\mathrm{RDL}}$ ) is LOW, the data at the D-inputs is loaded into this register on the LOW-to-HIGH transition of the clock. The output of the register/ counter is available at the multiplexer as a possible next address source for the microcode. Also, the terminal count output associated with the register/counter is available at the internal instruction PLA to be used as a condition code input for some of the microinstructions. The IDT49C410s contain a microprogram counter that usually contains the address of the next microinstruction compared to that currently being executed. The microprogram counter actually consists of a 16-bit incrementer followed by a 16 -bit register. The microprogram counter will increment the address coming out of the sequencer going to the microprogram memory if the carry-in input to this counter is HIGH; otherwise, this address will be loaded into the microprogram counter. Normally, this carry-in input is set to the logic HIGH state so that the incrementer will be active. Should the carry input be set LOW, the same address is loaded into the microprogram counter. This is a technique that can be used to allow execution of the same microinstruction several times.

There are sixteen D-inputs on the IDT49C410s that go directly to the address multiplexer. These inputs are used to provide a branch address that can come directly from the microcode or some other external source. The fourth input available to the multiplexer for next address control is the 33 -deep, 16 -bit wide LIFO stack. The LIFO stack provides return address linkage for subroutines and loops. The IDT49C410s contain a built-in stack pointer that always points to the last stack location written. This allows for stack reference operations, usually called loops, to be performed without popping the stack.

The stack pointer internal to the IDT49C410s is actually an up/ down counter. During the execution of microinstructions one, four and five, the PUSH operation may occur depending on the state of the condition code input. This causes the stack pointer to be incremented by one and the stack to be written with the required return
linkage (the value contained in the microprogram counter). On the microprogram cycle following the PUSH, this new return linkage data that was in the microprogram counter is now at the new location pointed to by the stack pointer. Thus, any time the multiplexer looks at the stack, it will see this data on top of the stack.

During five different microinstructions, a pop operation associated with the stack may occur. If the pop occurs, the stack pointer is decremented at the next LOW-to-HIGH transition of the clock. A pop decrements the stack pointer which is the equivalent of removing the old information from the top of the stack.

The IDT49C410s are designed so that the stack pointer linkage allows any sequence of pushes, pops or stack references to be used. The depth of the stack can grow to a full 33 locations. After a depth of 33 is reached, the FULL output goes LOW. If further PUSHes are attempted when the stack is full, the stack information at the top of the stack will be destroyed but the stack pointer will not end around. It is necessary to initialize the stack pointer when power is first turned on. This is performed by executing a RESET instruction (instruction 0 ). This sets the stack pointer to the stack empty position - the equivalent depth of 0 . Similarly, a pop from an empty stack may place unknown data on the Y outputs, but the stack pointer is designed so as not to end around. Thus, the stack pointer will remain at the 0 or stack empty location if a pop is executed while the stack is already empty.

The IDT49C410s' internal 16-bit register/counter is used during microinstructions eight, nine and fifteen. During these instructions, the 16-bit counter acts as a down counter and the terminal count (count $=0$ ) is used by the internal instruction PLA as an input to control the microinstruction branch test capability. The design of the internal counter is such that, if it is preloaded with a number $N$ and then this counter is used in a microprogram loop, the actual sequence in the loop will be executed $N+1$ times. Thus, it is possible to load the counter with a count of 0 and this will result in the microcode being executed one time. The 3-way branch microinstruction, instruction 15, uses both the loop counter and the external condition code input to control the final source address from the Y outputs of the microprogram sequencer. This 3-way branch may result in the next address coming from the $D$ inputs, the stack or the microprogram counter.

The IDT49C410s provide a 16 -bit address at the Y outputs that are under control of the $\overline{O E}$ input. Thus, the outputs can be put in the three-state mode, allowing the writable control store to be loaded or certain types of external diagnostics to be executed.

In summary, the IDT49C410s are the most powerful microprogram sequencers currently available. They provide the deepest stack, the highest performance and the lowest power dissipation for today's microprogrammed machine design.

FIGURE 1. IDT49410 FLOW DIAGRAMS


## IDT49C410 OPERATION

The IDT49C410s are CMOS pin-compatible implementations of the Am2910 and Am2910A microprogram sequencers. The IDT49C410 sequencers are functionally identical except that they are 16 bits wide and provide a 33 -deep stack to give the microprogrammer more capability in terms of microprogram subroutines and microprogram loops. The definition of each microprogram instruction is shown in the table of instructions. This table shows the results of each instruction in terms of controlling the multiplexer which determines the Y outputs and in controlling the signals that can be used to enable various branch address sources. (PL,MAP, VECT). The operation of the register/counter and the 33-deep stack after the next LOW-to-HIGH transition of the clock are also shown. The internal multiplexer is used to select which of the internal sources is used to drive the Y outputs. The actual value loaded into the microprogram counter is either identical to the Y output or the Y output value is incremented by 1 and placed in the microprogram counter. This function is under the control of the carry input. For each of the microinstruction inputs, only one of the three outputs ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}$ or VECT) will be LOW. Note that this function is not determined by any of the possible condition code inputs. These outputs can be used to control the three-state selection of one of the sources for the microprogram branches.

Two inputs, $\overline{\mathrm{CC}}$ and CCEN, can be used to control the conditional instructions. These are fully defined in the table of instructions. The $\overline{\operatorname{RLD}}$ input can be used to load the internal register/ counter at any time. When this input is LOW, the data at the D inputs will be loaded into this register/counter on the LOW-to-HIGH transition of the clock. Thus, the RLD input overrides the internal hold or decrement operations specified by the various microinstructions. The $\overline{O E}$ input is normally LOW and is used as the three-state enable for the Y outputs. The internal stack in the IDT49C410s is a last-in/first-out memory that is 16 bits in width and 33 words deep. It has a stack pointer that addresses the stack and always points to the value currently on the top of the stack. When instruction 0 (RESET) is executed, the stack pointer is initialized to the top of the stack which is, by definition, the stack empty condition. Thus, the contents of the top of the stack are undefined until the forced PUSH occurs. A pop performed while the stack is empty will not change the stack pointer in any way; however, it will result in unknown data at the Y outputs.

By definition, the stack is full any time 33 more PUSHes than pops have occurred since the stack was last empty. When this happens, the FULL flag will go LOW. This signal first goes LOW on the microcycle after the 33 pushes occur. When this signal is LOW, no additional pushes should be attempted or the information on the top of the stack will be lost.

## THE IDT49C410 INSTRUCTION SET

This data sheet contains a block diagram of the IDT49C410 microprogram sequencers. As can be seen, the devices are controlled by a 4-bit microinstruction word ( $\mathrm{I}_{3}-\mathrm{I}_{0}$ ). Normally, this word is supplied from one 4-bit field of the microinstruction word associated with the entire state machine system. These four bits provide for the selection of one of the sixteen powerful instructions associated with selecting the address of the next microinstruction. Unused Y outputs can be left open; however, the corresponding most significant D inputs should be tied to ground for smaller microwords. This is necessary to make sure the internal operation of the counter is proper should less than 64 K of microcode be implemented. As shown in the block diagram, the internal instruction PLA uses the four instruction inputs, as well as the $\overline{\mathrm{CC}}, \overline{\mathrm{CCEN}}$ and the internal counter $=0$ line for controlling the sequencer. This internal instruction PLA provides all of the necessary internal control signals to control each particular part of the microprogram sequencer. The next address at the $Y$ outputs of the IDT49C410s can be from one of four sources. These include the internal
microprogram counter; the last-in/first-out stack; the register/ counter and the direct inputs.

The following paragraphs will describe each instruction associated with the IDT49C410s. As a part of the discussion, an example of each instruction is shown in Figure 1. The purpose of the examples is to show microprogram flow. Thus, in each example the microinstruction currently being executed has a circle around it. That is, this microinstruction is assumed to be the contents of the pipeline register at the output of the microprogram memory. In these drawings, each of the dots refers to the time that the contents of the microprogram memory word would be in the pipeline register and is currently being executed.

## INSTRUCTION O- <br> JUMP 0 (JZ)

This instruction is used at power-up time or at any restart sequence when the need is to reset the stack pointer and jump to the very first address in microprogram memory. The Jump 0 instruction does not change the contents of the register/counter.

## INSTRUCTION 1- <br> CONDITIONAL JUMP TO SUBROUTINE (CJS)

The Conditional Jump to Subroutine instruction is the one used to call microprogram subroutines. The subroutine address will be contained in the pipeline register and presented th the D inputs. If the condition code test is passed, a branch is taken to the subroutine. Referring to the flow diagram for the IDT49C410s shown infigure 1, we see that the content of the microprogram counter is 68. This value is pushed onto the stack and the top of the stack pointer is incremented. If the test is failed, then this conditional Jump to Subroutine instruction behaves as a simple continue. That is, the contents of microinstruction address 68 are executed next.

## INSTRUCTION 2JUMP MAP (JMAP)

This sequencer instruction can be used to start different microprogram routines based on the machine instruction opcode. This is typically accomplished by using a mapping PROM as an input to the $D$ inputs on the microprogram sequencer. The JMAP instruction branches to the address appearing on the D inputs. In the flow diagram shown in Figure 1, we see that the branch actually will be to the contents of microinstruction 85 and this instruction will be executed next.

## INSTRUCTION 3- <br> CONDITIONAL JUMP PIPELINE (CJP)

The simplest branching control available in the IDT49C410 microprogram sequencers is that of Conditional Jump to Address. In this instruction, the jump address is usually contained in the microinstruction pipeline register and presented to the $D$ inputs. If the test is passed, the jump is taken. If the test fails, this instruction executes as a simple continue. In the example shown in the flow diagram of Figure 1, we see that, if the test is passed, the next microinstruction to be executed is the contents of address 25 . If the test is failed, the microcode simply continues to the contents of the next instruction.

## INSTRUCTION 4PUSH/CONDITIONAL LOAD COUNTER (PUSH)

With this instruction, the counter can be conditionally loaded during the same instruction that pushes the current value of the microprogram counter on to the stack. Under any condition independent of the conditional testing, the microprogram counter is pushed on to the stack. If the conditionaltest is passed, the counter will be loaded with the value on the $D$ inputs to the sequencer. If the
test fails, the contents of the counter will not change. The PUSH/ Conditional Load Counter instruction is used in conjunction with the loop instruction (Instruction 13), the repeat file based on the
counter instruction (Instruction 9) or the 3-way branch instruction (Instruction 15).

IDT49C410 INSTRUCTION OPERATIONAL SUMMARY

| $I_{3}-I_{0}$ | MNEMONIC | CC | COUNTER | TEST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

NC = No Change; DEC $=$ Decrement

## INSTRUCTION 5-

## CONDITIONAL JUMP TO SUBROUTINE R/PL (JSRP)

Subroutines may be called by a Conditional Jump Subroutine from the internal register or from the external pipeline register. In this instruction, the contents of the microprogram counter are pushed on the stack and the branch address for the subroutine call will be taken from either the internal register/counter or the external pipeline register presented to the D inputs. If the conditional test is passed, the subroutine address will be taken from the pipeline register. If the conditional test fails, the branch address is taken from the internal register/counter. An example of this is shown in the flow diagram of Figure 1.

## INSTRUCTION 6- <br> CONDITIONAL JUMP VECTOR (CJV)

The Conditional Jump Vector instruction is similar to the Jump Map instruction in that it allows a branch operation to a microinstruction, as defined from some external source. This instruction is similar to the Jump Map instruction except that it is conditional. The Jump Map instruction is unconditional. If the conditional test is passed, the branch is taken to the new address on the $D$ inputs. If
the conditional test is failed, no branch is taken but rather the microcode simply continues to the next sequential microinstruction. When this instruction is executed, the VECT output is LOW unconditionally. Thus, an external 16 -bit field can beenabled on to the D inputs of the microprogram sequencer.

## INSTRUCTION 7 - <br> CONDITIONAL JUMP R/PL (JRP)

The Conditional Jump register/counter or external pipeline register always causes a branch in microcode. This jump will be to one of two different locations in the microcode address space. If the test is passed, the jump will be to the address presented on the D inputs to the microprogram sequericer. If the conditional test fails, the branch will be to the address contained in the internal register/counter.

## INSTRUCTION 8- <br> REPEAT LOOP COUNTER NOT EQUAL TO 0 (RFCT)

This instruction utilizes the loop counter and the stack to implement microprogrammed loops. The start address for the loop would be initialized by using the PUSH/conditional load counter
instruction. Then, when the repeat loop instruction is executed, if the counter is not equal to 0 , the next microword address will be taken from the stack. This will cause a loop to be executed as shown in the Figure 1 flow diagram. Each time the microcode sequence goes around the loop, the counter is decremented. When the counter reaches 0 , the stack will be popped and the microinstruction address will be taken from the microprogram counter. This instruction performs a timed wait or allows a single sequence to be executed to the desired number of times. Remember, the actual number of loops performed is equal to the value in the counter plus 1.

## INSTRUCTION 9- <br> REPEAT PIPELINE, COUNTER NOT EQUAL TO 0 (RPCT)

This instruction is another technique for implementing a loop using the counter. Here, the branch address for the loop is contained in the pipeline register. This instruction does not use the stack in any way as a part of its implementation. As long as the counter is not equal to 0 , the next microword address will be taken from the $D$ inputs of the microprogram sequencer. When the counter reaches 0 , the internal multiplexer will select the address source from the microprogram counter, thus causing the microcode to continue on and leave the loop.

## INSTRUCTION 10- <br> CONDITIONAL RETURN (CRTN)

The Conditional Return instruction is used for terminating subroutines. The fact that it is conditional allows the subroutine either to be ended or continue. If the conditional test is passed, the address of the next microinstruction will be taken from the stack and it will be popped. If the conditional test fails, the next microinstruction address will come from the internal microprogram counter. This is depicted in the flow diagram of Figure 1. It is important to remember that every subroutine call must somewhere be followed by a return from subroutine call in order to have an equal number of pushes and pops on the stack.

## INSTRUCTION 11CONDITIONAL JUMP PIPELINE AND POP (CJPP)

The Conditional Jump Pipeline and Pop instruction is a technique for exiting a loop from within the middle of the loop. This is depicted fully in the flow diagrams for the IDT49C410s as shown in Figure 1. The conditional test input for this instruction results in a branch being taken if the test is passed. The address selected will be that on the $D$ inputs to the microprogram sequencer and since the loop in being terminated, the stack will be popped. Should the test be failed on the conditional test inputs, the microprogram will simply continue to the next address as taken from the microprogram counter. The stack will not be affected if the conditional test input is failed.

## INSTRUCTION 12 - <br> LOAD COUNTER AND CONTINUE (LDCT)

The Load Counter and Continue instruction is used to place a value of the D inputs in the register/counter and continue to the next microinstruction.

## INSTRUCTION 13TEST END OF LOOP (LOOP)

The Test End of Loop instruction is used as a last instruction in a loop associated with the stack. During this instruction, if the conditional test input is failed, the loop branch address will be that on the stack. Since we may go around the loop a number if times, the stack is not popped. If the conditional test input is passed, the loop is terminated and the stack is popped. Notice that the loop instruction requires a PUSH to be performed at the instruction immediately prior to the loop return address. This is necessary in order to have the correct address on the stack before the loop operation. For this reason, the stack pointer always points to the last thing written on the stack.

## INSTRUCTION 14CONTINUE (CONT)

The Continue instruction is a simple instruction whereby the address for the microinstruction is taken from the microprogram counter. This instruction simply causes sequential program flow to the next microinstruction in microcode memory.

## INSTRUCTION 15- <br> THREE WAY BRANCH (TWB)

The Three Way Branch instruction is used for looping while waiting for a conditional event to come true. If the event does not come true after some number of microinstructions, a branch is taken to another microprogram sequence. This is depicted in Figure 1 showing the IDT49C410 flow diagrams and is also described in full detail in the IDT49C410s' instruction operational summary. Operation of the instruction is such that, any time the external conditional test input is passed, the next microinstruction will be that associated with the program counter and the loop will be left; the stack is also popped. Thus, the external test input overrides the otherpossibilities. Should the external conditional test input not be true, then the rest of the operation is controlled by the internal counter. If the counter is not equal to 0 , the loop is taken by selecting the address on the top of the stack as the address out of the Y outputs of the IDT49C410s. In addition, the counter is decremented. Should the external conditional test input be failed and the counter also have counted to 0 , then this instruction "times out". The result is that the stack is popped and a branch is taken to the address presented to the D inputs of the IDT49C410 microprogram sequencers. This address is usually provided by the external pipeline register.

## CONDITIONAL TEST

Throughout this discussion we have talked about microcode passing the conditional test. There are actually two inputs associated with the conditional test input. These include the CCEN and the $\overline{\mathrm{CC}}$ inputs. The $\overline{\mathrm{CCEN}}$ input is a condition code enable. Whenever the CCEN input is HIGH, the $\overline{C C}$ input is ignored and the device operates as though the $\overline{\mathrm{CC}}$ input were true (LOW). Thus, a fail of the external test condition can be defined as CCEN equals LOW and $\overline{\mathrm{CC}}$ equals HIGH. A pass condition is defined as a CCEN equal to HIGH or a $\overline{\mathrm{CC}}$ equal to LOW. It is important to recognize the full function of the condition code enable and the condition code inputs in order to understand when the test is passed or failed.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 30 | 30 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=O \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$V_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Military)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$v_{\mathrm{LC}}=0.2 \mathrm{~V}$
$V_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {H }}$ | Output HIGH Level | Guaranteed Logic High Level ${ }^{(4)}$ |  | 2.0 | - | - | V |
| $V_{1 L}$ | Output LOW Level | Guaranteed Logic Low Level (4) |  | - | - | 0.8 | V |
| $I_{1}$ | Input HIGH Current | $V_{C C}=M_{\text {axi., }}, V_{\mathbb{I N}}=V_{C C}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }}$, $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $V_{H C}$ | $\mathrm{V}_{\mathrm{HC}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{H H} \text { or } V_{L} \end{aligned}$ | $\mathrm{l}_{\text {OL }}=300 \mu \mathrm{~A}$ | - | GND | VLC | V |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{l}_{0}$ | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=0$ | - | -0.1 | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ (Max.) | - | 0.1 | 10 |  |
| los | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}^{(3)}$ |  | -30 | - | - | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

DC ELECTRICAL CHARACTERISTICS (Cont'd)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP.(2) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICCOH | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ (CMOS Inputs) | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{H C} \leq V_{H H}, V_{\mathrm{LL}} \leq V_{L C} \\ & f_{C}=0, C P=H \end{aligned}$ |  | - | 35 | 50 | mA |
| $\mathrm{I}_{\text {ccal }}$ | Quiescent Power Supply Current $C P=L$ (CMOS Inputs) | $\begin{aligned} & V_{C C}=M a x . \\ & V_{H C} \leq V_{H H}, V_{V L} \leq V_{L C} \\ & f_{C P}=0, C P=L \end{aligned}$ |  | - | 35 | 50 | mA |
| $\mathrm{I}_{\mathrm{CCT}}$ | Quiescent Input Power Supply Current (per Input @ TTL High) ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{CP}}=0$ |  | - | 0.3 | 0.5 | $\mathrm{mA} /$ Input |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{C C}=M a x \\ & V_{\mathrm{HC}} \leq V_{\mathrm{IH}}, V_{\mathrm{IL}} \leq V_{\mathrm{LC}} \\ & \text { Outputs Open, } O E=L \end{aligned}$ | MIL. | - | 1.0 | 3.0 | $\begin{aligned} & \mathrm{mAl} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | 1.0 | 1.5 |  |
| $\mathrm{I}_{\mathrm{cc}}$ | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ $C P=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{IL}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | 45 | 80 | mA |
|  |  |  | COM'L. | - | 45 | 65 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\mathrm{I}} \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ CP $=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{LL}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | 50 | 90 |  |
|  |  |  | COM'L. | - | 50 | 75 |  |

## NOTES:

5. $I_{c c o r}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $\mathrm{I}_{\boldsymbol{c} 0}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{\mathrm{CC}}=I_{\mathrm{CCOH}}\left(\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCOL}}\left(1-\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+\mathrm{I}_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}}\right)$
$C D_{\mathrm{H}}=$ Clock duty cycle high period
$D_{H}=$ Data duty cycle TTL high period $\left(V_{N}=3.4 V\right)$
$N_{T}=$ Number of dynamic inputs driven at TTL levels
$f_{\mathrm{CP}}=$ Clock Input Frequency

## CMOS TESTING CONSIDERATIONS

There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:

1) Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large $V_{c c}$ current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
2) All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.
3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the $\mathrm{V}_{1 \mathrm{~L}}$ and $\mathrm{V}_{\text {IH }}$ levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using $V_{I L} \leq O V$ and $V_{I H} \geq 3 V$ for $A C$ tests.
4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. All unused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

## IDT49C410A

AC ELECTRICAL CHARACTERISTICS
I. SET-UP AND HOLD TIMES

| INPUTS | $\mathbf{t}_{(s)}$ |  | $\mathbf{t}_{(\mathrm{h})}$ |  | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. $^{2}$ | MIL. | COM'L. $^{2}$ | MIL. |  |
| $\mathrm{D}_{1} \rightarrow \mathrm{R}$ | 6 | 7 | 0 | 0 | ns |
| $\mathrm{D}_{1} \rightarrow P \mathrm{PC}$ | 13 | 15 | 0 | 0 | ns |
| $\mathrm{I}_{0-3}$ | 23 | 25 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 15 | 18 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 15 | 18 | 0 | 0 | ns |
| Cl | 6 | 7 | 0 | 0 | ns |
| $\overline{\text { RLD }}$ | 11 | 12 | 0 | 0 | ns |

## II. COMBINATIONAL DELAYS

| INPUTS | Y |  | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ |  | UNIT |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |  |
| $\mathrm{D}_{0-11}$ | 12 | 15 | - | - | - | - | ns |
| $\mathrm{I}_{0-3}$ | 20 | 25 | 13 | 15 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 16 | 20 | - | - | - | - | ns |
| $\overline{\overline{C C E N}}$ | 16 | 20 | - | - | - | - | ns |
| CP | 28 | 33 | - | - | 22 | 25 | ns |
| $\overline{\mathrm{OE}}{ }^{(1)}$ | $10 / 10$ | $13 / 13$ | - | - | - | - | ns |

NOTE:

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.

## III. CLOCK REQUIREMENTS

|  | COM'L. | MIL. | UNIT |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 18 | 20 | ns |
| Minimum Clock HIGH Time | 17 | 20 | ns |
| Minimum Clock Period | 35 | 40 | ns |

## IDT49C410

AC ELECTRICAL CHARACTERISTICS I. SET-UP AND HOLD TIMES

| INPUTS | $\mathbf{t}_{(0)}$ |  | $\mathbf{t}_{(\mathrm{h})}$ |  | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{D}_{1} \rightarrow \mathrm{R}$ | 16 | 16 | 0 | 0 | ns |
| $\mathrm{D}_{1} \rightarrow \mathrm{PC}$ | 30 | 30 | 0 | 0 | ns |
| $\mathrm{I}_{0-3}$ | 35 | 38 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 24 | 35 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 24 | 35 | 0 | 0 | ns |
| Cl | 18 | 18 | 0 | 0 | ns |
| $\overline{R L D}$ | 19 | 20 | 0 | 0 | ns |

## II. COMBINATIONAL DELAYS

| INPUTS | Y |  | $\overline{\text { PL }}, \overline{\mathrm{VECT}}, \overline{\mathrm{MAP}}$ | $\overline{\mathrm{FULL}}$ |  | UNIT |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |  |
| $\mathrm{D}_{0-11}$ | 20 | 25 | - | - | - | - | ns |
| $\mathrm{I}_{\mathrm{O-3}}$ | 35 | 40 | 30 | 35 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 30 | 36 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 30 | 36 | - | - | - | - | ns |
| CP | 40 | 46 | - | - | 31 | 35 | ns |
| $\overline{\mathrm{OE}}{ }^{(1)}$ | $25 / 27$ | $25 / 30$ | - | - | - | - | ns |

NOTE:

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.

## III. CLOCK REQUIREMENTS

|  | COM'L. | MIL. | UNIT |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 20 | 25 | ns |
| Minimum Clock HIGH Time | 20 | 25 | ns |
| Minimum Clock Period | 50 | 51 | ns |

SWITCHING WAVEFORMS


## IDT49C410 INPUT/OUTPUT

## INTERFACE CIRCUITRY



Figure 1. Input Structure

TEST LOAD CIRCUIT


Figure 3. Switching Test Circults


Figure 2. Output Structure

| TEST | SWITCH |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All other Outputs | Open |

DEFINITIONS
$C_{L}=$ Load capacitance: includes jig and probe capacitance
$R_{T}=$ Termination resistance: should be equal to $Z_{\text {out }}$ of the Pulse Generator

AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $\mathrm{V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 3 |

## ORDERING INFORMATION

IDT $\frac{49 C 410}{\text { Device Type }}$


Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Plastic DIP
Sidebraze SHRINK-DIP
Sidebraze DIP
PLCC
Flatpack
16-Bit Microprogram Sequencer Fast 16-Bit Microprogram Sequencer

## MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- Low power CEMOS ${ }^{\text {TM }}$
- Military: 100 mA (max.)
- Commercial: 85mA (max.)
- Fast
- Data in to error detect IDT39C60A: 20ns (max.), IDT39C60B: 16ns (max.) IDT39C60-1: 25ns (max.) IDT39C60: 32ns (max.)
- Data in to corrected data out IDT39C60A: 30ns (max.), IDT39C60B: 25ns (max.) IDT39C60-1: 52ns (max.) IDT39C60: 65ns (max.)
- Improves system memory reliability
- Corrects all single-bit errors, detects all double and some triple-bit errors
- Cascadable
- Data words up to 64 bits
- Built-in diagnostics
- Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables
- Available in 48-pin DIP, 52-pin PLCC and LCC
- Pin-compatible to all versions of the 2960
- Military product available compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-88613 available for this function


## DESCRIPTION:

The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate check bits on a 16-bit data field according to a modified Hamming Code and correct the data word when check bits are supplied. When performing a read operation from memory, the IDT39C60s will correct $100 \%$ of all single bit errors, will detect all double bit errors and some triple bit errors.

The IDT39C60s are easily cascadable from 16 bits up to 64 bits. Sixteen-bit systems use 6 check bits, 32 -bit systems use 7 check bits and 64-bit systems use 8 check bits. For all three configurations, the error syndrome is made available.

All parts incorporate 2 built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostic functions.

The IDT39C60s are pin-compatible, performance-enhanced functional replacements for all versions of the 2960. They are fabricated using CEMOS, a CMOS technology designed for highperformance and high-reliability. The devices are packaged in either 48-pin DIPs and 52-pin PLCC and LCCs.

Military grade product is manufactured in compliance to the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATION




PLCC/LCC
TOP VIEW
( 750 mil $\times 750 \mathrm{mil}$ )

## PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| DATA $_{0-15}$ | 1/0 | 16 bidirectional data lines. They provide input to the Data Input Latch and receive output from the Data Output Latch. DATA ${ }_{0}$ is the least significant bit; DATA ${ }_{15}$ the most significant. |
| $\mathrm{CB}_{0-8}$ | 1 | Seven check bitinput lines. The check bit lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32- and 64-bit configurations. |
| $\mathrm{LE}_{\text {IN }}$ | 1. | Latch Enable - Data Input Latch. Controls latching of the input data. When HIGH. the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state. |
| GENERATE | 1 | Generate Check Bits input. When this input is LOW, the EDC is in the Check Bit Generate mode. When HIGH, the EDC is in the Detect mode or Correct mode. In the Generate mode, the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. In the Detect or Correct modes the EDC detects single and multiple errors and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct mode, single-bit errors are also automatically corrected - corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates, in a coded form, the number of errors and the bit-in-error. |
| $\mathrm{SC}_{0-8}$ | 0 | Syndrome/Check Bit outputs. These seven lines hold the check/partial check bits when the EDC is in Generate mode and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct modes. These are 3-state outputs. |
| $\overline{\mathrm{O}} \mathrm{ES}_{\text {c }}$ | 1 | Output Enable-Syndrome/Check Bits. When LOW, the 3-state output lines SC $_{0-6}$ are enabled. When HIGH, the SC outputs are in the high impedance state. |
| ERROR | 0 | Error Detected output. When the EDC is in Detect or Correct mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more biterrors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be implemented externally.) |
| MULT ERROR | 0 | Multiple Errors Detected output. When the EDC is in Detect or Correct mode this output, if LOW, indicates that there are two or more bit errors that have been detected. If HIGH, this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH. (in a 64 -bit configuration, MULT ERROR must be implemented externally.) |
| CORRECT | 1 | Correct input. When HIGH, this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction. |
| $L_{\text {OUr }}$ | 1 | Latch Enable - Data Output Latch. Controls the latching of the Data Output Latch. When LOW, the Data Output Latch is latched to its previous state. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect mode, the contents of the Data Input Latch are passed through the correction network unchánged into the Data Output Latch. The inputs to the Data Output Latch are disabled with its contents unchanged if the EDC is in Generate mode. |
| OE BYTE 0 OE BYTE 1 | 1 | Output Enable - Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW, these lines enable the Data Output Latch and, when HIGH, these lines force the Data Output into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output at a time. |
| PASS THRU | 1 | Pass Thru input. This line, when HIGH, forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs ( $\mathrm{SC}_{0-6}$ ) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch. |
| DIAG MODE ${ }_{0-1}$ | 1 | Diagnostic Mode Select. These two lines control the initialization and diagnostic operation of the EDC. |
| CODE 1D ${ }_{0-2}$ | 1 | Code identification inputs. These three bits identify the size of the total data word to be processed and which 16 -bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16,32 , and 64 bits and their respective modified Hamming codes are designated 16/22.32/39 and 64/72. Special CODE ID input 001 ( $\mathrm{ID}_{2}$, $\mathrm{ID}_{1}, I \mathrm{ID}_{0}$ ) is also used to instruct the EDC that the signals CODE ID $0_{0-2}$, DIAG MODE $0_{0-1}$, CORRECT and PASSTHRU are to be taken from the diagnostic latch rather than the control lines. |
| LE DIAG | 1 | Latch Enable - Diagnostic Latch. The Diagnostic Latch follows the 16-bit data on the input lines when HIGH. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE $\mathrm{ID}_{0-2}$, DIAG MODE $0-1$, CORRECT and PASSTHRU. |

## PRODUCT DESCRIPTION

The IDT39C60 EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics. As shown in the Functional Block Diagram, the device consists of the following:

- Data Input Latch
- Data Output Latch
- Diagnostic Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Control Logic


## DATA INPUT/OUTPUT/DIAGNOSTIC LATCHES

The LE ${ }^{\mathbb{N}}$, Latch Enable input, controls the Data Input Latch which can load 16 bits of data from the bidirectional DATA lines. The input data is used for either check bit generation or error detection/ correction.

The 16 bits of data from the DATA lines can be loaded into the Diagnostic Latch under control of the Diagnostic Latch Enable, LEDIAG, giving check bit information in one byte and control information in the other byte. The Diagnostic Latch is used when in Internal Control mode or in one of the Diagnostic modes.

The Data Output Latch is split into 2 bytes and enabled onto the DATA lines through separate byte control lines. The Data Output Latch stores the result of an error correction operation or is loaded directly from the Data Input Latch under control of the Latch Enable Out (LEOUT). The PASSTHRU control input determines which data is loaded.

## CHECK BIT GENERATION LOGIC

This block of combinational logic generates 7 check bits using a modified Hamming code from the 16 bits of data input from the Data Input Latch.

## SYNDROME GENERATION LOGIC

This logic compares the check bits generated through the Check Bit Generator with either the check bits in the Check Bit Input Latch or 7 bits assigned in the Diagnostic Latch.

Syndrome bits are produced by an exclusive-OR of the two sets of bits. A match indicates no errors. If errors occur, the syndrome bits can be decoded to indicate the bit in error, whether 2 errors were detected or 3 or more errors.

## ERROR DETECTION/CORRECTION LOGIC

The syndrome bits generated by the Syndrome Logic are decoded and used to control the ERROR and MULT ERROR outputs. If one or more errors are detected, ERRORgoes low. If two or more errors are detected, both ERROR and MULT ERROR go low. Both outputs remain high when there are no errors detected.

For single bit errors, the correction logic will complement (correct) the bit in error, which can then be loaded into the Data Out Latches under the LEOuT control. If check bit errors need to be corrected, then the device must be operated in the Generate mode.

## CONTROL LOGIC

The control logic determines the specific mode of operation, usually from external control signals. However, the Internal Control mode allows these signals to be provided from the Diagnostic Latch.

## DETAILED PRODUCT DESCRIPTION

The IDT39C60 EDC Unit contains the logic necessary to generate check bits on a 16-bit data input according to a modified Hamming code. The EDC can compare internally generated check bits against those read with the 16 -bit data to allow correction of any single bit data error and detection of all double and some triple bit errors. The IDT39C60 can be used for 16 -bit data words ( 6 check bits), 32 -bit data words ( 7 check bits) or 64 -bit data words ( 8 check bits).

## CODE AND BYTE SELECTION

The 3 code identification pins, $\mathrm{ID}_{2-0}$, are used to determine the data word size from 16, 32 or 64 bits and the byte position of each 16-bit IDT39C60 EDC device.

Code $16 / 22$ refers to a 16 -bit data field with 6 check bits.
Code 32/39 refers to a 32-bit data field with 7 check bits.
Code 64/72 refers to a 64 -bit data field with 8 check bits.
The $\mathrm{ID}_{2-0}$ of 001 is used to place the device in the Internal Control mode as described later in this section.

Table 1 defines all possible identification codes.

## CHECK AND SYNDROME BITS

The IDT39C60 provides either check bits or syndrome bits on the three-state output pins $\mathrm{SC}_{0-6}$. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an Ex-clusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit in error or that a double error was detected. Some triple bit errors are also detected. The check bits are labeled:
$\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$
$\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}$
$\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}$
$C_{0}, C_{1}, C_{2}, C_{3}, C_{4}, C_{5}, C_{6}, C_{7}$ for the 8-bit cor.figuration for the 16-bit configuration for the 32-bit configuration for the 64-bit configuration


Syndrome bits are similarly labeled $\mathrm{S}_{0}$ through $\mathrm{S}_{7}$.

## CONTROL MODE SELECTION

Tables 2 and 3 describe the 9 operating modes of the IDT39C60. The Diagnostic mode pins, DIAG MODE $1_{1-0}$, define 4 basic areas of operation, with GENERATE, CORRECT and PASSTHRU, further dividing operation into 8 functions with the $\mathrm{ID}_{2-0}$ defining the ninth mode as the Internal mode.

Generate mode is used to display the check bits on the outputs $\mathrm{SC}_{0-6}$. The Diagnostic Generate mode displays check bits as stored in the Diagnostic Latch.

Detect mode provides an indication of errors or multiple errors on the outputs ERROR and MULT ERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs $\mathrm{SC}_{0-6}$. For the Diagnostic Detect mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with check bits stored in the diagnostic latch rather than with the check bit latch contents.

Correct mode is similar to the Detect mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latch. Again, the Diagnostic Correct mode will correct single bit errors as determined by syndrome bits generated from the Data Input and contents of the Diagnostic Latch.

The Initialize mode provides check bits for all zero bit data. Data In Latch is set and latched to a logic zero and made available as input to the Data Out Latch.

The Internal mode disables the external control pins DIAG MODE $_{1-0}$, CORRECT, PASSTHRU and CODE ID to be defined by the Diagnostic Latch. When in the internal control mode, the data loaded into the diagnostic latch should have the CODE ID different from 001 as this would represent an invalid operation.

TABLE 1.
HAMMING CODE AND SLICE IDENTIFICATION

| CODE <br> ID | CODE <br> ID | CODE <br> ID | HAMMING CODE <br> AND SLICE SELECTED |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Code 16/22 |
| 0 | 0 | 1 | Internal Control Mode |
| 0 | 1 | 0 | Code 32/39, Bytes 0 and 1 |
| 0 | 1 | 1 | Code 32/39, Bytes 2 and 3 |
| 1 | 0 | 0 | Code 64/72, Bytes 0 and 1 |
| 1 | 0 | 1 | Code 64/72, Bytes 2 and 3 |
| 1 | 1 | 0 | Code 64/72, Bytes 4 and 5 |
| 1 | 1 | 1 | Code 64/72, Bytes 6 and 7 |

TABLE 2.
DIAGNOSTIC MODE CONTROL

| $\begin{array}{c}\text { DIAG } \\ \text { MODE }_{1}\end{array}$ | $\begin{array}{c}\text { DIAG } \\ \text { MODE }_{0}\end{array}$ | DIAGNOSTIC MODE SELECTED |
| :---: | :---: | :--- |
| 0 | 0 | $\begin{array}{l}\text { Non-diagnostic mode. The EDC functions } \\ \text { normally in all modes. }\end{array}$ |
| 0 | 1 | $\begin{array}{l}\text { Diagnostic Generate. The contents of the } \\ \text { Diagnostic Latch are substituted for the } \\ \text { normally generated check bits when in the } \\ \text { Generate mode. The EDC functions normally in } \\ \text { the Detect or Correct modes. }\end{array}$ |
| 1 | 0 | $\begin{array}{l}\text { Diagnostic Detect/Correct. In the Detect or } \\ \text { Correct mode, the contents of the Diagnostic }\end{array}$ |
| Latcharesubstituted forthe check bitsnormally |  |  |
| read from the Check Bit Input Latch. The EDC |  |  |
| functions normally in the Generate mode. |  |  |$\}$

TABLE 3.

## IDT39C60 OPERATING MODES

| OPERATING MODE | DM1 | DM0 | GENERATE | CORRECT | PASSTHRU | DATA OUT LATCH (LEOUT $=$ HIGH) | $\begin{gathered} \left.{S C_{0-6}}_{\left(O E_{s c}\right.}^{=}{ }^{\text {LOWW}}\right) \end{gathered}$ | $\frac{\text { ERROR }}{\text { MULT ERROR }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generate | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | X | 0 | - | Check Bits Generated from Data In Latch | High |
| Detect | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 0 | 0 | Data In Latch | Syndrome Bits Data In/Check Bit Latch | Error Dep ${ }^{(1)}$ |
| Correct | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 1 | 0 | Data In Latch with Single Bit Correction | Syndrome Bits Data In/Check Bit Latch | Error Dep |
| PASSTHRU | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \end{aligned}$ | X | X | 1 | Data In Latch | Check Bit Latch | High |
| Diagnostic Generate | 0 | 1 | 0 | X | 0 | - | Check Bits from Diagnostic Latch | High |
| Diagnostic Detect | 1 | 0 | 1 | 0 | 0 | Data In Latch | Syndrome Bits Data In/Diagnostic Latch | Error Dep |
| Diagnostic Correct | 1 | 0 | 1 | 1 | 0 | Data In Latch with Single Bit Correction | Syndrome Bits Data In/Diagnostic Latch | Error Dep |
| Initialization Mode | 1 | 1 | X | X | X | Data In Latch Set to 0000 | Check Bits Generated from Data In Latch (0000) | - |
| Internal Mode | ID $_{2-0}=001$ (Control Signals ID $2-0$, DIAG MODE $E_{1-0}$, CORRECT and PASSTHRUare taken from the Diagnostic Latch) |  |  |  |  |  |  |  |

## NOTE:

1. ERRORDEP (ErrorDependent): ERROR will be low for single or multiple errors, with MULT ERROR low for double or multiple errors. Both signals are high for no errors.

## 16-BIT DATA WORD CONFIGURATION

Figure 1 indicates the 22-bit data format for two bytes of data and 6 check bits.

A single IDT39C60 EDC Unit, connected as shown in Figure 2, provides all logic needed for single bit error correction and double bit error detection of a 16-bit data field. The identification code 16/22 indicated 6 check bits are required. The $\mathrm{CB}_{6}$ pin is, therefore, a "Don't Care" and $I D_{2}, I D_{1}, I D_{0}=000$.


Figure 1. 16-Bit Data Format


Figure 2. 16-Bit Configuration

Table 3 describes the operating modes available. The output pin $\mathrm{SC}_{6}$, is forced high for either syndrome or check bits since only 6 check bits are used for the 16/22 code.

Table 4 indicates the data bits participating in the check bit generation. For example, check bit C 0 is the Exclusive-OR function or the 8 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate mode.

TABLE 4. 16-BIT MODIFIED HAMMING CODE-CHECK BIT ENCODE CHART ${ }^{(1)}$

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| $\mathrm{C}_{0}$ | Even (XOR) |  | x | X | $\times$ |  | X |  |  | x | X |  | X |  |  | $\times$ |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | x | x | X | X | X | X |  |  |  |  |  |  | x | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | x | X | x | X | x | $\times$ |

NOTE:

1. The check bit is generated as either an XOR or XNOR of the eight data bits noted by an " $X$ " in the table.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 5 indicates the decoding of the six syndrome bits to indicate the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error
detection, the data available as input to the Data Out Latch is not defined.

Table 6 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-5}$ outputs. The Internal mode substitutes the indicated bit position for the external control signals.

TABLE 5.
SYNDROME DECODE TO BIT-IN-ERROR (16-BIT CONFIGURATION)

|  |  |  |  |  | HEX | 0 | 1 | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\underset{\text { BITS }}{\text { SYNDROME }}$ |  |  |  | $\begin{aligned} & \mathrm{S}_{5} \\ & \mathrm{~S}_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
| HEX | S3 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $S_{0}$ |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  | * | C4 | C5 | T |
| 1 | 0 | 0 | 0 | 1 |  | C0 | T | $T$ | 14 |
| 2 | 0 | 0 | 1 | 0 |  | C1 | T | T | M |
| 3 | 0 | 0 | 1 | 1 |  | T | 2 | 8 | T |
| 4 | 0 | 1 | 0 | 0 |  | C2 | T | T | 15 |
| 5 | 0 | 1 | 0 | 1 |  | T | 4 | 10 | T |
| 6 | 0 | 1 | 1 | 0 |  | T | 3 | 9 | T |
| 7 | 0 | 1 | 1 | 1 |  | M | T | T | M |
| 8 | 1 | 0 | 0 | 0 |  | C3 | T | $T$ | M |
| 9 | 1 | 0 | 0 | 1 |  | T | 5 | 11 | T |
| A | 1 | 0 | 1 | 0 |  | T | 6 | 12 | T |
| B | 1 | 0 | 1 | 1 |  | 1 | T | T | M |
| C | 1 | 1 | 0 | 0 |  | T | 7 | 13 | T |
| D | 1 | 1 | 0 | 1 |  | 0 | T | T | M |
| E | 1 | 1 | 1 | 0 |  | M | T | T | M |
| F | 1 | 1 | 1 | 1 |  | T | M | M | T |

## NOTES:

* $=$ No errors detected
\# = The number of the single bit-in-error
$\mathrm{T}=\mathrm{Two}$ errors detected
$M=$ Three or more errors detected

TABLE 6.
DIAGNOSTIC LATCH LOADING-16-BIT FORMAT

| DATA BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 0 | Diagnostic Check $\mathrm{Bit}_{0}$ |
| 1 | Diagnostic Check $\mathrm{Bit}_{1}$ |
| 2 | Diagnostic Check $\mathrm{Bit}_{2}$ |
| 3 | Diagnostic Check $\mathrm{Bit}_{3}$ |
| 4 | Diagnostic Check $\mathrm{Bit}_{4}$ |
| 5 | Diagnostic Check $\mathrm{Bit}_{5}$ |
| 6.7 | Don't Care |
| 8 | CODE ID |
| 9 | CODE $\mathrm{ID}_{1}$ |
| 10 | CODE ID ${ }_{2}$ |
| 11 | DIAG MODE 0 |
| 12 | DIAG MODE $_{1}$ |
| 13 | CORRECT |
| 14 | PASS THRU |
| 15 | Don't Care |



Figure 3. 8-Bit Configuration

## 32-BIT DATA WORD CONFIGURATION

Two IDT39C60 EDC Units, connected as shown in Figure 5, provide all logic needed for single bit error correction and double bit error detection of a 32-bit data field. The Identification code 32/39 indicates 7 check bits are required. Table 1 gives the $\mathrm{ID}_{2}, \mathrm{ID}_{1}, \mathrm{ID}_{0}$ values needed for distinguishing the byte $0 / 1$ from byte $2 / 3$. Valid syndrome, check bits and the ERROR and MULT ERROR signal come from the byte $2 / 3$ unit. Control signals not indicated are connected to both units in parallel. The $\mathrm{OE}_{\text {sc }}$ always enables the $\mathrm{SC}_{0-6}$ outputs of byte 0/1, but must be used to select data check bits or syndrome bits fed back from the byte $2 / 3$ for data correction modes.

Data in bits 0 through 15 are connected to the same numbered inputs of the byte 0/1 EDC unit, while Data In bits 16 through 31 are connected to byte 2/3 Data Inputs 0 to 15, respectively.

Figure 4 indicates the 39 -bit data format of 4 bytes of data and 7 check bits. Check bits are input to the byte $0 / 1$ unit through a tri-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 32-bit configuration requires a feedback of syndrome bits from byte $2 / 3$ into the byte $1 / 0$ unit. The MUX shown on the functional block diagram is used to select the $\mathrm{CB}_{0-6}$ pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 32/39 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, $\mathrm{S}_{\mathrm{n}}$ is the XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 7 indicates the decoding of the 7 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single biterrors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 8 in relating a single IDT39C60 EDC with the two cascaded units of Figure 5. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

Table 9 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-6}$ outputs. The Internal mode substitutes the indicated bit position for the external control signals.

Table 10 indicates the Data Bits participating in the check bit generation. For example, check bit $C_{0}$ is the Exclusive-OR function of the 16 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate mode.

TABLE 7.
SYNDROME DECODE TO BIT-IN-ERROR (32-BIT)


NOTES:

* $=$ No errors detected

Number $=$ The number of the single bit-in-error
$\mathrm{T}=$ Two errors detected
$M=$ Three or more errors detected

## TABLE 8.

KEY AC CALCULATIONS
FOR THE 32-BIT CONFIGURATION

| $\begin{gathered} 32-\mathrm{BIT} \\ \text { PROPAGATION DELAY } \end{gathered}$ |  | COMPONENT DELAY <br> FROM IDT39C60 AC SPECIFICATIONS |
| :---: | :---: | :---: |
| FROM | TO |  |
| DATA | Check Bits Out | (DATA to SC) + (CB to SC, CODE ID 011) |
| DATA | Corrected DATA Out | (DATA to SC) + (CB to SC, Code ID 011) + (CB to DATA, CODE ID 010) |
| DATA | Syndromes Out | (DATA to SC) + (CB to SC, CODE ID 011) |
| DATA | ERROR for 32 Bits | ```(DATA to SC) + (CB to ERROR, CODE ID 011)``` |
| DATA | MULT ERROR for 32 Bits | (DATA to SC) + (CB to MULT ERROR, CODE ID 011) |



Figure 4. 32-Bit Data Format


TABLE 9.
DIAGNOSTIC LATCH LOADING-32-BIT FORMAT

| DATA BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 0 | Diagnostic Check Bit ${ }_{0}$ |
| 1 | Diagnostic Check $\mathrm{Bit}_{1}$ |
| 2 | Diagnostic Check Bit ${ }_{2}$ |
| 3 | Diagnostic Check $\mathrm{Bit}_{3}$ |
| 4. | Diagnostic Check Bit ${ }_{4}$ |
| 5 | Diagnostic Check Bit5 |
| 6 | Diagnostic Check $\mathrm{Bit}_{6}$ |
| 7 | Don't Care |
| 8 | Slice 0/1-CODE $\mathrm{ID}_{0}$ |
| 9 | Slice 0/1-CODE ID, |
| 10 | Slice 0/1-CODE $\mathrm{ID}_{2}$ |
| 11 | Slice 0/1-DIAG MODE 0 |
| 12 | Slice 0/1-DIAG MODE ${ }_{1}$ |
| 13 | Slice 0/1-CORRECT |
| 14 | Slice 0/1-PASSTHRU |
| 15 | Don't Care |
| 16-23 | Don't Care |
| 24 | Slice 2/3-CODE $\mathrm{ID}_{0}$ |
| 25 | Slice 2/3-CODE ID ${ }_{1}$ |
| 26 | Slice 2/3-CODE $\mathrm{ID}_{2}$ |
| 27 | Slice $2 / 3$-DIAG MODE 0 |
| 28 | Slice 2/3-DIAG MODE 1 |
| 29 | Slice 2/3-CORRECT |
| 30 | Slice 2/3-PASS THRU |
| 31 | Don't Care |

Figure 5. 32-Bit Configuration
TABLE 10. 32-BIT MODIFIED HAMMING CODE-CHECK BIT ENCODE CHART

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| $\mathrm{C}_{0}$ | Even (XOR) | x |  |  |  | x |  | X | x | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{6}$ | Even (XOR), | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| Co | Even (XOR) |  | X | x | X |  | X |  |  |  |  | X |  | x | X |  | X |
| $\mathrm{C}_{1}$ | Even (XOR) | $x$ | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | x |  |  | X | X |  |  | X |  | x | X |  |  | x |  | x |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | x |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

## 64-BIT DATA WORD CONFIGURATION

The IDT39C60 EDC Units connected with the MSI gates, as shown in Figure 6, provide the logic needed for single bit error correction and double bit error detection of a 64-bit data field. The Identification code $64 / 72$ is used, indicating 8 check bits are required. Check bits and Syndrome bits are generated external to the IDT39C60 EDC using Exclusive-OR gates. For error correction, the syndrome bits must be fed back to the $\mathrm{CB}_{0-6}$ inputs. Thus, external tri-state buffers are used to select between the check bits read in from memory and the syndrome bits being fed back.

The ERROR signal is low for one or more errors detected. From any of the 4 devices, MULT ERROR is low for some double bit errors and for all three bit errors. Both are high otherwise. The DOUBLE ERROR signal is high only when a double bit error is detected.

Figure 6 indicates the 72-bit data format of eight bytes of data and 8 check bits. Check bits are input to the various units through a tri-state buffer such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits as generated external to the IDT39C60 EDC. The MUX shown on the functional block diagram is used to select the $\mathrm{CB}_{0-6}$ pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 64/72 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, $\mathrm{S}_{\mathrm{n}}$ is the XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 11 indicates the decoding of the 8 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 12 in relating a single IDT39C60 EDC with the four units of Figure 7. Delay through the Exclusive-OR gates and the 3 -state buffer must be included.

Table 13 indicates the Data Bits participating in the check bit generation. For example, check bit $\mathrm{C}_{0}$ is the Exclusive-OR function of the 32 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization mode. In the PASSTHRU mode, the contents of the check bit latch are passed through the external Exclusive-OR gates and appear inverted at the outputs labeled $\mathrm{C}_{0}$ to $\mathrm{C}_{7}$.

Table 14 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass ascheck bits to the $\mathrm{SC}_{0-6}$ outputs. The Internal control mode substitutes the indicated bit position for the external control signals.


USES MODIFIED HAMMING CODE 64/72
64 DATA BITS WITH 8 CHECK BITS
Figure 6. 64-Bit Data Format

TABLE 11. SYNDROME DECODE TO BIT-IN-ERROR (64-BIT CONFIGURATION)

|  |  |  |  | HEX | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| HEX |  |  |  |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | * | C4 | C5 | T | C6 | T | T | 62 | C7 | T | T | 46 | T | M | M | T |
| 1 | 0 | 0 | 0 | 1 | CO | T | T | 14 | $T$ | M | M | T | T | M | M | $T$ | M | T | T | 30 |
| 2 | 0 | 0 | 1 | 0 | C1 | T | T | M | T | 34 | 56 | T | T | 50 | 40 | T | M | T | T | M |
| 3 | 0 | 0 | 1 | 1 | T | 18 | 8 | T | M | T | T | M | M | T | T | M | T | 2 | 24 | T |
| 4 | 0 | 1 | 0 | 0 | C2 | T | T | 15 | T | 35 | 57 | T | T | 51 | 41 | T | M | T | T | 31 |
| 5 | 0 | 1 | 0 | 1 | T | 19 | 9 | T | M | T | T | 63 | M | T | T | 47 | T | 3 | 25 | T |
| 6 | 0 | 1 | 1 | 0 | T | 20 | 10 | T | M | T | T | M | M | T | T | M | T | 4 | 26 | T |
| 7 | 0 | 1 | 1 | 1 | M | T | T | M | T | 36 | 58 | T | T | 52 | 42 | T | M | T | T | M |
| 8 | 1 | 0 | 0 | 0 | C3 | T | T | M | T | 37 | 59 | T | T | 53 | 43 | T | M | T | T | M |
| 9 | 1 | 0 | 0 | 1 | T | 21 | 11 | T | M | T | T | M | M | T | T | M | T | 5 | 27 | $T$ |
| A | 1 | 0. | 10 | 0 | T | 22 | 12 | T | 33 | T | T | M | 49 | T | T | M | T | 6 | 28 | T |
| B | 1 | 0 | 1 | 1 | 17 | T | T | M | T | 38 | 60 | T | T | 54 | 44 | T | 1 | T | T | M |
| C | 1 | 1 | 0 | 0 | T | 23 | 13 | T | M | T | T | M | M | T | T | M | T | 7 | 29 | T |
| D | 1 | 1 | 0 | 1 | M | T | T | M | T | 39 | 61 | $T$ | T | 55 | 45 | T | M | T | T | M |
| E | 1 | 1 | 10 | 0 | 16 | T | T | M | T | M | M | T | T | M | M | T | 0 | T | T | M |
| F | 1 | 1 | 1 | 1 | T | M | M | T | 32 | T | T | M | 48 | T | T | M | T | M | M | T |

## NOTE:

* $=$ No errors detected, $\mathbf{T}=$ Two errors detected, Number $=$ The number of the single bit-in-error, $M=$ Three or more errors detected


1. In PASSTHRU mode the contents of the Check Latch appear on the XOR outputs inverted.
2. In Diagnostic Generate mode the contents of the Diagnostic Latch appear on the XOR outputs inverted.

Figure 7. 64-Bit Configuration
TABLE 12. KEY AC CALCULATIONS FOR THE 64-BIT CONFIGURATION

| 64-BITPROPAGATION DELAY |  | COMPONENT DELAY <br> FROM IDT39C60 <br> AC SPECIFICATIONS |
| :---: | :---: | :---: |
| FROM | TO |  |
| DATA | Check Bits Out | (DATA to SC) + (XOR Delay) |
| DATA | Corrected <br> DATA Out | (DATA to SC) + (XOR Delay) + (Buffer DELAY) + (CB to DATA, CODE ID $1 \times x$ ) |
| DATA | Syndromes | (DATA to SC) + (XOR Delay) |
| DATA | ERROR for 64-Bits | $\begin{aligned} & \text { (DATA to SC) }+(\text { XOR Delay })+(\text { NOR } \\ & \text { Delay }) \end{aligned}$ |
| DATA | MULT ERROR for 64-Bits | (DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to MULT ERROR, CODE ID 1 xx ) |
| DATA | DOUBLE ERROR for 64-Bits | (DATA to SC) + (XOR Delay) + (XOR/NOR Delay)' |

TABLE 13. 64-BIT MODIFIED HAMMING CODE-CHECK BIT ENCODE CHART ${ }^{(1)}$

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| Co | Even (XOR) |  | x | x | X |  | x |  |  | x | x |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{7}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| Co | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | x | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | x | X | X | x | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{7}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| C0 | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | x | x |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | x | X | X | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{7}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| $\mathrm{C}_{0}$ | Even (XOR) | x |  |  |  | x |  | X | X |  |  | X |  | x | X |  | X |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | x | X | X | X | X |  |  |  |  |  |  | x | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | x | X | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{7}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

## NOTE

1. The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an " $X$ " in the table.

TABLE 14.
DIAGNOSTIC LATCH LOADING-64-BIT FORMAT

| DATA BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 0 | Diagnostic Check $\mathrm{Bit}_{0}$ |
| 1 | Diagnostic Check Bit ${ }_{1}$ |
| 2 | Diagnostic Check $\mathrm{Bit}_{2}$ |
| 3 | Diagnostic Check $\mathrm{Bit}_{3}$ |
| 4 | Diagnostic Check $\mathrm{Bit}_{4}$ |
| 5 | Diagnostic Check $\mathrm{Bit}_{5}$ |
| 6.7 | Don't Care |
| 8 | Slice 0/1-CODE ID ${ }_{0}$ |
| 9 | Slice 0/1-CODE $\mathrm{ID}_{1}$ |
| 10 | Slice 0/1-CODE $\mathrm{ID}_{2}$ |
| 11 | Slice 0/1-DIAG MODE 0 |
| 12 | Slice 0/1-DIAG MODE ${ }_{1}$ |
| 13 | Slice 0/1-CORRECT |
| 14 | Slice 0/1-PASSTHRU |
| 15 | Don't Care |
| 16-23 | Don't Care |
| 24 | Slice 2/3-CODE $1 D_{0}$ |
| 25 | Slice 2/3-CODE ID |
| 26 | Slice 2/3-CODE $1 \mathrm{D}_{2}$ |
| 27 | Slice 2/3-DIAG MODE 0 |
| 28 | Slice 2/3-DIAG MODE 1 |
| 29 | Slice 2/3-CORRECT |
| 30 | Slice 2/3-PASSTHRU |

Some multiple errors will cause a data bit to be inverted. For example, in the 16 -blt mode where bits 8 and 13 are in error, the syndrome $111100\left(\mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2} \mathrm{~S}_{3} \mathrm{~S}_{4}, \mathrm{~S}_{5}\right)$ is produced. The bit-in-error decoder receives the syndrome $11100\left(\mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{4}\right)$ which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.

| DATA BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 31 | Don't Care |
| 32-37 | Don't Care |
| 38 | Diagnostic Check Bit ${ }^{\text {a }}$ |
| 39 | Don't Care |
| 40 | Slice 4/5-CODE $\mathrm{ID}_{0}$ |
| 41 | Slice 4/5-CODE ID ${ }_{1}$ |
| 42 | Slice 4/5-CODE $\mathrm{ID}_{2}$ |
| 43 | Slice 4/5-DIAG MODE 0 |
| 44 | Slice 4/5-DIAG MODE ${ }_{1}$ |
| 45 | Slice 4/5-CORRECT |
| 46 | Slice 4/5-PASSTHRU |
| 47 | Don't Care |
| 48-54 | Don't Care |
| 55 | Diagnostic Check $\mathrm{Bit}_{7}$ |
| 56 | Slice 6/7-CODE $\mathrm{ID}_{0}$ |
| 57 | Slice 6/7-CODE $\mathrm{ID}_{1}$ |
| 58 | Slice 6/7-CODE $\mathrm{ID}_{2}$ |
| 59 | Slice 6/7-DIAG MODE 0 |
| 60 | Slice 6/7-DIAG MODE 1 |
| 61 | Slice 6/7-CORRECT |
| 62 | Slice 6/7-PASSTHRU |
| 63 | Don't Care |



Figure 8. Inhibition of Data Modification

## FUNCTIONAL EQUATIONS

The following equations and tables describe in detail how the output values of the IDT39C60 EDC are determined as a function of
the value of the inputs and the internal states. Be sure to carefully read the following definitions of symbols before examining the tables.

## DEFINITIONS

$D_{1} \leftarrow$ DATA $_{1}$ if $L E_{\text {IN }}$ is HIGH or the output of bit $i$ of the Data Input Latch if $L E_{\text {IN }}$ is LOW
$C_{1} \leftarrow C B_{1}$ if $L E_{\text {IN }}$ is HIGH or the output of bit $i$ of the Check Bit Latch if $L E_{\mathbb{I N}}$ is LOW
$D L_{1} \leftarrow$ Output of bit $i$ of the Diagnostic Latch
$\mathrm{S}_{1} \leftarrow$ Internally generated syndromes (same as outputs of $\mathrm{SC}_{1}$ if outputs enabled)
$P A+D_{0} \oplus D_{1} \oplus D_{2} \oplus D_{4} \oplus D_{6} \oplus D_{8} \oplus D_{10} \oplus D_{12}$
PB $\leftarrow D_{0} \oplus D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{7}$
$P C \leftarrow D_{8} \oplus D_{9} \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14}$
$P D \leftarrow D_{0} \oplus D_{3} \oplus D_{4} \oplus D_{7} \oplus D_{9} \oplus D_{10} \oplus D_{13} \oplus D_{15}$
$P E \leftarrow D_{0} \oplus D_{1} \oplus D_{5} \oplus D_{6} \oplus D_{7} \oplus D_{11} \oplus D_{12} \oplus D_{13}$
PF $\leftarrow D_{2} \oplus D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{14} \oplus D_{15}$
$P G_{1} \leftarrow D_{1} \oplus D_{4} \oplus D_{6} \oplus D_{7}$
$P G_{2} \leftarrow D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{5}$
$P G_{3} \leftarrow D_{8} \oplus D_{8} \oplus D_{11} \oplus D_{14}$
$P G_{4} \leftarrow D_{10} \oplus D_{12} \oplus D_{13} \oplus D_{15}$

## Error Signals

ERROR: $\leftarrow\left(\overline{S 6} \cdot\left(I D_{1}+\mid D_{2}\right)\right) \cdot \overline{S 5} \cdot \overline{S 4} \cdot \overline{\mathrm{~S}} \cdot \overline{\mathrm{~S}} \cdot \overline{\mathrm{~S}} \cdot \overline{\mathrm{SO}}+\mathrm{GENERATE}+$ INITIALIZE + PASSTHRU
MULT ERROR:
(16 and 32-Bit Modes) $\leftarrow\left(\left(\overline{\left.\overline{S 6} \cdot 1 D_{1}\right) \oplus \mathrm{S} 5 \oplus \mathrm{~S} 4 \oplus \mathrm{~S} 3 \oplus \mathrm{~S} 2 \oplus \mathrm{~S} 1 \oplus \mathrm{~S} 0}\right)(\mathrm{ERROR})+\right.$ TOME + GENERATE + PASSTHRU + INITIALIZE MULT ERROR: (64-Bit Modes) $\leftarrow$ TOME + GENERATE + PASSTHRU + INITIALIZE

TABLE 15. TOME (THREE OR MORE ERRORS) ${ }^{(1)}$

|  | HEX |  |  |  | 0 |  | 1 |  | 2 |  | 3 |  | 4 |  | 5 |  | 6 |  | 7 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 1 | 1 |  | 1 | 1 | 1 |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $0$ | 1 | 1 | 1 | 1. |
|  |  |  |  |  | 0 | 0 | 1 | 1 |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| HEX |  |  |  |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 08 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 1 |  | 1 | 1 |  | 1 |  |  | 1 |
| 19 | 0 | 0 | 1 |  |  | 1 |  |  | 1 |  |  | 1 | 1 | 1 | 1 |  | 1 |  | 1 | 1 |
| 2 A | 0 | 1 | 0 |  |  |  | 1 |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 | 1 |
| 3 B | 0 | 1 | 1 |  | 1 |  |  |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 | 1 |
| 4 C | 1 | 0 | 0 |  |  | 1 |  |  |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 |
| 5 D | 1 | 0 | 1 |  | 1 | 1 |  |  |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 |
| 6 E | 1 | 1 | 0 |  | 1 |  |  | 1 |  | 1 | 1 | 1 | 1 |  |  | 1 |  | 1 | 1 |  |
| 7 F | 1 | 1 | 1 |  | 1 |  |  | 1 |  | 1 | 1 | 1 | 1 |  |  | 1 |  | 1 | 1 | 1 |

## NOTES:

1. $S 6, S 5, \ldots$. $S 0$ are internal syndromes except in Modes $010,100,101,110,111\left(C O D E I D_{2}, I D_{1}, I D_{0}\right)$. In these modes, the syndromes are input over the check bit lines. $\mathrm{S} 6 \leftarrow \mathrm{C} 6, \mathrm{~S} 5 \leftarrow \mathrm{C} 5, \ldots \mathrm{~S} 1 \leftarrow \mathrm{C} 1, \mathrm{SO} \leftarrow \mathrm{C} 0$.
2. The S 6 internal syndrome is always forced to 0 in CODE ID 000.

## SC OUTPUTS

Tables 16, 17, 18, 19, 20 show how outputs $S C_{0-8}$ are generated in each control mode for various CODE IDs (internal control mode not applicable).

## TABLE 16. GENERATE MODE (Check Bits)

| GENERATE MODE (CHECK BITS) | CODE $\mathrm{ID}_{2-0}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | 011 | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0} \leftarrow$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $P G_{1} \oplus \mathrm{PG}_{3}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB}_{0} \end{gathered}$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $P \mathrm{G}_{1} \oplus \mathrm{PG}_{4}$ | $\mathrm{PG}_{1} \oplus \mathrm{PG}_{4}$ |
| $\mathrm{SC}_{1} \leftarrow$ | PA | PA | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | PA | PA | PA | PA |
| $\mathrm{SC}_{2} \leftarrow$ | PD | PD | $\mathrm{PD} \oplus \mathrm{CB}_{2}$ | PD | PD | PD | PD |
| $\mathrm{SC}_{3} \leftarrow$ | $\overline{\text { PE }}$ | PE | $\mathrm{PE} \oplus \mathrm{CB}_{3}$ | PE | PE | PE | PE |
| $\mathrm{SC}_{4} \leftarrow$ | PF | PF | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | PF | PF | PF | PF |
| $\mathrm{SC}_{5} \leftarrow$ | PC | PC | $\mathrm{PC} \oplus \mathrm{CB}_{5}$ | PC | PC | PC | PC |
| $\mathrm{SC}_{6} \leftarrow$ | 1 | PB | $\mathrm{PC} \oplus \mathrm{CB}_{6}$ | PB | PB | PB | PB |

TABLE 17. DETECT AND CORRECT MODES (Syndromes)

| DETECT AND CORRECT MODES (SYNDROMES) | CODE ID $2-0$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | $011{ }^{(1)}$ | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0} \leftarrow$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{C} 0 \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{1} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{CO} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB}_{0} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{C} 0 \end{gathered}$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $\mathrm{PG}_{1} \oplus \mathrm{PG}_{4}$ | $\mathrm{PG}_{1} \oplus \mathrm{PG}_{4}$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | $\mathrm{PA} \oplus \mathrm{C}_{1}$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | PA | PA | PA |
| $\mathrm{SC}_{2} \leftarrow$ | PD $\oplus$ C2 | $\overline{\mathrm{PD}} \oplus \mathrm{C} 2$ | $\mathrm{PD} \oplus \mathrm{CB}_{2}$ | $\overline{P D} \oplus C 2$ | PD | PD | PD |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{PE} \oplus \mathrm{C} 3$ | $P E \oplus C 3$ | $\mathrm{PE} \oplus \mathrm{CB}_{3}$ | PE $\oplus$ C3 | PE | PE | PE |
| $\mathrm{SC}_{4} \leftarrow$ | PF $\oplus$ ¢ 4 | $\mathrm{PF} \oplus \oplus \mathrm{C} 4$ | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | $\mathrm{PF} \oplus \mathrm{C} 4$ | PF | PF | PF |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{PC} \oplus \mathrm{C} 5$ | $\mathrm{PC} \oplus \mathrm{C} 5$ | $\mathrm{PC} \oplus \mathrm{CB}_{5}$ | $\mathrm{PC} \oplus \mathrm{C} 5$ | PC | PC | PC |
| $\mathrm{SC}_{6}+$ | 1 | $\mathrm{PB} \oplus \mathrm{C} 6$ | $\mathrm{PC} \oplus \mathrm{CB}_{6}$ | PB | PB | $\mathrm{PB} \oplus \mathrm{C} 6$ | $\mathrm{PB} \oplus \mathrm{C} 6$ |

## NOTE:

1. In CODE $D_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 18. DIAGNOSTIC DETECT AND CORRECT MODE

| DIAGNOSTIC DETECT AND CORRECT MODE | CODE ID $2-0$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | $011{ }^{(1)}$ | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0} \leftarrow$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DL}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{1} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DL}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DL}_{0} \end{gathered}$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $\mathrm{PG}_{1} \oplus \mathrm{PG}_{4}$ | $P \mathrm{G}_{1} \oplus \mathrm{PG}_{4}$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{DL}_{1}$ | $\mathrm{PA} \oplus \mathrm{DL}_{1}$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | $\mathrm{PA} \oplus \mathrm{DL}_{1}$ | PA | PA | PA |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{PD} \oplus \mathrm{DL}_{2}$ | PD $\oplus \mathrm{DL}_{2}$ | $\mathrm{PD} \oplus \mathrm{CB}_{2}$ | PD $\oplus \mathrm{DL}_{2}$ | PD | PD | PD |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{PE} \oplus \mathrm{DL}_{3}$ | $\mathrm{PE} \oplus \mathrm{DL}_{3}$ | $\mathrm{PE} \oplus \mathrm{CB}_{3}$ | $\overline{\mathrm{PE}} \oplus \mathrm{DL}_{3}$ | PE | PE | PE |
| $\mathrm{SC}_{4}+$ | $\mathrm{PF} \oplus \mathrm{DL}_{4}$ | $\mathrm{PF} \oplus \mathrm{DL}_{4}$ | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | $\mathrm{PF} \oplus \mathrm{DL}_{4}$ | PF | PF | PF |
| $\mathrm{SC}_{5}+$ | $\mathrm{PC} \oplus \mathrm{DL}_{5}$ | $\mathrm{PC} \oplus \mathrm{DL}_{5}$ | $\mathrm{PC} \oplus \mathrm{CB}_{5}$ | $\mathrm{PC} \oplus \mathrm{DL}_{5}$ | PC | PC | PC |
| $\mathrm{SC}_{6} \leftarrow$ | 1 | $\mathrm{PB} \oplus \mathrm{DL}_{6}$ | $\mathrm{PC} \oplus \mathrm{CB}_{6}$ | PB | PB | $\mathrm{PB} \oplus \mathrm{DL}_{6}$ | $\mathrm{PB} \oplus \mathrm{DL}_{7}$ |

## NOTE:

1. In CODE $D_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 19. DIAGNOSTIC GENERATE MODE

| DIAGNOSTIC GENERATE MODE | CODE ID $_{2-0}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | 011 ${ }^{(1)}$ | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0} \leftarrow$ | DLo | DLo | $\mathrm{CB}_{0}$ | DL ${ }_{0}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{1} \leftarrow$ | DL 1 | DL ${ }_{1}$ | $\mathrm{CB}_{1}$ | DL ${ }_{1}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{DL}_{2}$ | DL 2 | $\mathrm{CB}_{2}$ | $\mathrm{DL}_{2}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{DL}_{3}$ | $\mathrm{DL}_{3}$ | $\mathrm{CB}_{3}$ | $\mathrm{DL}_{3}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{DL}_{4}$ | $\mathrm{DL}_{4}$ | $\mathrm{CB}_{4}$ | $\mathrm{DL}_{4}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{DL}_{5}$ | DL ${ }_{5}$ | $\mathrm{CB}_{5}$ | $\mathrm{DL}_{5}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{6} \leftarrow$ | 1 | DL ${ }^{6}$ | $\mathrm{CB}_{6}$ | 1 | 1 | DL 6 | $\mathrm{DL}_{7}$ |

NOTE:

1. In CODE $D_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 20. PASSTHRU MODE

| $\begin{aligned} & \text { PASSTHRU } \\ & \text { MODE } \end{aligned}$ | CODE ID $2-0$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | $011^{(1)}$ | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0} \leftarrow$ | $\mathrm{C}_{0}$ | $\mathrm{C}_{0}$ | $\mathrm{CB}_{0}$ | $\mathrm{C}_{0}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{CB}_{1}$ | $\mathrm{C}_{1}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{2}$ | $\mathrm{CB}_{2}$ | $\mathrm{C}_{2}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{3}$ | $\mathrm{CB}_{3}$ | $\mathrm{C}_{3}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{4}$ | $\mathrm{CB}_{4}$ | $\mathrm{C}_{4}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{5}+$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{5}$ | $\mathrm{CB}_{5}$ | $\mathrm{C}_{5}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{6} \leftarrow$ | 1 | $\mathrm{C}_{6}$ | $\mathrm{CB}_{6}$ | 1 | 1 | $\mathrm{C}_{6}$ | $\mathrm{C}_{6}$ |

NOTE:

1. In CODE $\mathrm{ID}_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 21. CODE $I D_{2-0}=000^{(1)}$

|  |  |  |  |  | $\mathbf{S}_{\mathbf{5}}$ | 0 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}_{4}$ | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |
| $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{3}}$ | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 | - | 0 | 4 | - | 10 | - | - | - |  |

NOTE:

1. Unlisted S combinations are no correction.

TABLE 23. CODE $I_{2-0}=011^{(1)}$

|  |  | $S_{6}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $S_{5}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| $S_{2}$ | $S_{1}$ | $S_{4}$ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted S combinations are no correction.

TABLE 25. CODE $I_{2-0}=101^{(1)}$

| $C_{2}$ | $C_{1}$ | $\begin{aligned} & \mathrm{C}_{0} \\ & \mathrm{C}_{6} \\ & \mathrm{C}_{5} \\ & \mathrm{C}_{4} \\ & \mathrm{C}_{3} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted $\mathrm{C}_{\mathrm{n}}$ combinations are no correction.

TABLE 22. CODE $\mathrm{ID}_{2-0}=010{ }^{(1)}$

|  |  | $\mathrm{C}_{6}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{5}$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{4}$ | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |
| 0 | 0 |  | - | 11 | 14 | - | - | - | - | 5 |
| 0 | 1 |  | 8 | 12 | - | - | - | 1 | 2 | 6 |
| 1 | 0 |  | 9 | 13 | 15 | - | - | - | 3 | 7 |
| 1 | 1 |  | 10 | - | - | - | - | 0 | 4 | - |

NOTE:

1. Unlisted $C_{n}$ combinations are no correction.

TABLE 24. CODE $I D_{2-0}=100^{(1)}$

|  |  | $\mathrm{C}_{0}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{6}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  | $\mathrm{C}_{5}$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{3}$ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 |  | - | 11 | 14 | - | - | - | - | 5 |
| 0 | 1 |  | 8 | 12 | - | - | - | 1 | 2 | 6 |
| 1 | 0 |  | 9 | 13 | 15 | - | - | - | 3 | 7 |
| 1 | 1 |  | 10 | - | - | - | - | 0 | 4 | - |

NOTE:

1. Unlisted $\mathrm{C}_{\mathrm{n}}$ combinations are no correction.

TABLE 26. CODE $\mathrm{ID}_{2-0}=110^{(1)}$

| $\mathrm{C}_{2}$ | $C_{1}$ | $\begin{aligned} & C_{0} \\ & C_{6} \\ & C_{5} \\ & C_{4} \\ & C_{3} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 0 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted $\mathrm{C}_{\mathrm{n}}$ combinations are no correction.

TABLE 27. CODE $I D_{2-0}=111^{(1)}$

|  |  | $\mathbf{C}_{0}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{C}_{6}$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  | $\mathbf{C}_{5}$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| $\mathbf{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{\mathbf{3}}$ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 |  | - | 11 | 14 | - | - | - | - | 5 |
| 0 | 1 |  | 8 | 12 | - | - | - | 1 | 2 | 6 |
| 1 | 0 |  | 9 | 13 | 15 | - | - | - | 3 | 7 |
| 1 | 1 |  | 10 | - | - | - | - | 0 | 4 | - |

NOTE:

1. Unlisted $\mathrm{C}_{\mathrm{n}}$ combinations are no correction.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 30 | 30 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{c c}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ (Military)
$V_{L C}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level ${ }^{(4)}$ |  | 2.0 | - | - | V |
| $V_{1}$ | Input LOW Level | Guaranteed Logic Low Level (4) |  | - | - | 0.8 | $v$ |
| $\mathrm{I}_{\mathrm{H}}$ | input HIGH Current | $\mathrm{V}_{C C}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\text {CC }}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $V_{C C}=M a x ., V_{\text {IN }}=G N D$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{l}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\text {cc }}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MiL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{l}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{COM}$ L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{I L}} \end{aligned}$ | $\mathrm{l}_{\mathrm{LL}}=300 \mu \mathrm{~A}$ | - | GND | V LC | v |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{mAMIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ COM'L. | - | 0.3 | 0.5 |  |
| loz | Off State (High Impedance) Output Current | $V_{c c}=$ Max. | $V_{0}=0 \mathrm{~V}$ | - | -0.1 | -10 | 4 |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ (max.) | - | 0.1 | 10 |  |
| los | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{V}_{\text {OUT }}=O V^{(3)}$ |  | -20 | - | - | mA |

## NOTES:

1. For conditions shown as max. or min. use appropriate value specified under DC Electrical Characteristics.
2. Typical values are at $V_{c c}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment. Guaranteed by design.

DC ELECTRICAL CHARACTERISTICS (Cont'd)
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$V_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current (CMOS Inputs) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}} \cdot \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{OP}}=0 \end{aligned}$ |  | - | 3.0 | 5.0 | mA |
| $\mathrm{I}_{\text {cct }}$ | Quiescent Input Power Supply (5) Current (per Input @ TTL High) | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{OP}}=0$ |  | - | 0.3 | 0.5 | mA/Input |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{C C}=M_{a x} \\ & V_{H C} \leq V_{\mathbb{N}} . V_{\mathbb{N}} \leq V_{\mathrm{LC}} \\ & \text { Outputs Open. } O \mathrm{OE}=\mathrm{L} \\ & \hline \end{aligned}$ | MIL. | - | 5.0 | 8.5 | mA/MHz |
|  |  |  | COM'L. | - | 5.0 | 7.0 |  |
| Icc | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max., } \mathrm{f}_{\mathrm{OP}}=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \\ & 50 \% \text { Duty Cycle } \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\text {II }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & \hline \end{aligned}$ | MIL. | - | 53 | 90 | mA |
|  |  |  | COM'L. | - | 53 | 75 |  |
|  |  | $V_{C C}=\text { Max. }, f_{O P}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{O E}=\mathrm{L}$ <br> 50\% Duty Cycle $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | MIL. | - | 60 | 100 |  |
|  |  |  | COM'L. | - | 60 | 85 |  |

## NOTES:

5. Icct is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out Icco, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{C C}=I_{C C O}+I_{C C T}\left(N_{T} \times D_{H}\right)+I_{C C D}\left(f_{O P}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle TTL high period $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$N_{T}=$ Number of dynamic inputs driven at $T L$ levels
$f_{O P}=$ Operating frequency

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using $\mathrm{V}_{\mathrm{IL}} \leq \mathrm{OV}$ and $V_{I H} \geq 3 V$ for $A C$ tests.

## IDT39C60 INPUT/OUTPUT <br> INTERFACE CIRCUITRY



Figure 10. Input Structure (All Inputs)


Figure 11. Output Structure

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 12 |

## TEST LOAD CIRCUITS



| TEST | SWITCH |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS
$C_{L}=$ Load capacitance: includes jig and probe capacitance
$R_{T}=$ Termination resistance: should be equal to $Z_{\text {OUT }}$ of the Pulse Generator

## IDT39C60B AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60B over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{CC}}$ from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between OV and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load.

## COMBINATIONAL PROPAGATION DELAYS

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA 0-15 | ERROR | MULT ERROR |
| DATA $0_{0-15}$ | 18 | $25^{(1)}$ | 18 | \% 20 |
| $\begin{aligned} & \hline \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}_{2-0}\right. \\ & 000,011) \end{aligned}$ | 12 | 22 | 17 | $20$ |
| $\mathrm{CB}_{0-6}$ (CODE $\mathrm{ID}_{2-0} 010$, 100, 101, 110, 111) | 12 | 16 | 17 | 20 |
| GENERATE | 13 | 22 | 12 | 16 |
| CORRECT (Not Internal Control Mode) | - | 17 |  | - |
| DIAG MODE (Not Internal Control Mode) | 20 | 22\%\%\% | $16$ | 19 |
| PASSTHRU (Not Internal Control Mode) | 20 | \% $22 \times$ \% | 16 | 19 |
| CODE $\mathrm{ID}_{2-0}$ | 20 | \% 22 . | 22 | 24 |
| $\mathrm{LE}_{\text {IN }}$ <br> (From latched to transparent) | 20\% | $28$ | 20 | 22 |
| $\mathrm{LE}_{\text {out }}$ (From latched to transparent) | $\stackrel{\pi}{-}$ | 11 | - | - |
| LE $E_{D I A G}$ <br> (From latched to transparent; Not Internal Control Mode) | 20 | 28 | 20 | 22 |
| Internal Control Mode IE IIAO (From latched to transparent) | 24 | 33 | 24 | 27 |
| internal Control Mode= DATA $0-15$ (Via Dtagnostic Latch) | 24 | 33 | 24 | 27 |

NOTE:

1. DATA IIN to Corrected DATA OUT measurement requires timing as shown below.

IDT39C60B COMMERCIAL-DATA ${ }_{\text {IN }}$ TO CORRECTED DATA ${ }_{\text {OUT T TIMING (Two cycles shown) }}$ (T)


NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period $=51 \mathrm{~ns}(f \max =19.6 \mathrm{MHz})$

| TIMING PARAMETER <br> FROM | MIN.I <br> MAX. |
| :---: | :---: |
|  |  |
| OEbyte = High to DATA out Disabled | Max. |
| OEbyte = Low to DATA out Enabled |  |
| DATA in to Corrected DATA out | Max. |
|  | Max. |
| DATA in Set-up to LE in = Low | Min. |
| DATA in Hold to LE in = Low | Min. |
| LE in = High to DATA out | Max. |
| * (Memory/System dependent) |  |

to

## IDT39C60A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)
The tables below specify the guaranteed performance of the IDT39C60A over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with $V_{c c}$ from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between OV and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load.

## COMBINATIONAL PROPAGATION DELAYS

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{S C O}_{0-6}$ | DATA $0-15$ | ERROR | MULT ERROR |
| DATA ${ }_{0-15}$ | 20 | $30^{(1)}$ | 20 | 23 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & (\mathrm{CODE} \mathrm{ID} \\ & 000,011) \\ & \hline \end{aligned}$ | 14 | 25 | 20 | 23 |
| $\mathrm{CB}_{0-6}$ (CODE ID $_{2-0} 010$, 100, 101, 110, 111) | 14 | 18 | 20 | 23 |
| GENERATE | 15 | 25 | 14 | 17 |
| CORRECT (Not Internal Control Mode) | - | 20 | - | - |
| DIAG MODE (Not Internal Control Mode) | 22 | 25 | 18 | 21 |
| PASSTHRU (Not Internal Control Mode) | 22 | 25 | 18 | 21 |
| CODE $\mathrm{ID}_{2-0}$ | 23 | 28 | 25 | 28 |
| $\mathrm{LE}_{\text {IN }}$ (From latched to transparent) | 22 | 32 | 22 | 25 |
| LE (From latched to transparent) | - | 13 | - | - |
| LE ${ }_{\text {DIAG }}$ <br> (From latched to transparent; Not Internal Control Mode) | 22 | 32 | 22 | 25 |
| Internal Control Mode: LE ${ }_{\text {diAg }}$ (From latched to transparent) | 28 | 38 | 28 | 31 |
| Internal Control Mode: DATA ${ }_{0-15}$ (Via Diagnostic Latch) | 28 | 38 | 28 | 31 |

NOTE:

1. DATA ${ }_{\mathbb{I}}$ to Corrected DATA DUT measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { DATA) } \end{gathered}$ | $\begin{aligned} & \text { SET-UP } \\ & \text { TIME } \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { TIME } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | $L_{\text {LE }}^{\text {IN }}$ | 5 | 3 |
| $\mathrm{CB}_{0-6}$ | LE ${ }_{\text {IN }}$ | 5 | 3 |
| DATA $_{0-15}$ | LE ${ }_{\text {OUT }}$ | 24 | 2 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID 000, 011) } \end{aligned}$ | $L^{\text {OUT }}$ | 21 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { CODE ID 010, } 100 \text {, } \end{aligned}$ $101,110,111)$ | $L_{\text {L }}^{\text {OUT }}$ | 21 | 0 |
| GENERATE | LEEOUT | 26 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 22 | 0 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 22 | 0 |
| PASSTHRU | LE ${ }_{\text {OUT }}$ | 22 | 0 |
| CODE ID ${ }_{2-0}$ | LE ${ }_{\text {OUT }}$ | 25 | 0 |
| $\mathrm{LE}_{\text {IN }}$ | LE ${ }_{\text {OUT }}$ | 28 | 0 |
| DATA $_{0-15}$ | $L_{\text {LEAG }}$ | 5 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| OE BYTE ${ }_{0}$. <br> OE BYTE 1 | DATA $_{0-15}$ | 24 | 21 |
| OEsc | $\mathrm{SC}_{0-6}$ | 24 | 21 |

MINIMUM PULSE WIDTHS

| $L E_{I N}, L E_{\text {OUT }}, L E_{\text {DIAG }}$ | 12 |
| :--- | :---: |

NOTES:
Device Mode $=$ "Correct"
System Type = "Correct Always"
Min. Period $=61 \mathrm{~ns}(f \max =16.4 \mathrm{MHz})$

| TIMING PARAMETER <br> FROM | MIN./ <br> MAX. |
| :---: | :---: |
|  |  |
| OEbyte = High to DATA out Disabled | Max. |
| OEbyte = Low to DATA Out Enabled | Max. |
| DATA in to Corrected DATA out | Max. |
|  |  |
| DATA in Set-up to LE in = Low | Min. |
| DATA in Hold to LE in = Low | Min. |
| LE in $=$ High to DATA out | Max. |
| $*=$ (Memory/System dependent) |  |

to

## IDT39C60A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)
The tables below specify the guaranteed performance of the IDT39C60A over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with $V_{C C}$ from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS
$C_{L}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA $_{0-15}$ | ERROR | $\overline{\text { MULT ERROR }}$ |
| DATA $0-15$ | 22 | $35{ }^{(1)}$ | 24 | 27 |
| $\begin{aligned} & \hline \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}_{2-0}\right. \\ & 000,011) \end{aligned}$ | 17 | 28 | 24 | 27 |
| $\mathrm{CB}_{0-6}$ (CODE ID ${ }_{2-0} 010$, 100, 101, 110, 111) | 17 | 20 | 24 | 27 |
| GENERATE | 20 | $28{ }^{(2)}$ | 18 | 21 |
| CORRECT (Not Internal Control Mode) | - | 25 | - | - |
| DIAG MODE (Not Internal Control Mode) | 25 | 28 | 21 | 24 |
| PASSTHRU (Not Internal Control Mode) | 25 | 28 | 21 | 24 |
| CODE ID ${ }_{2-0}$ | 26 | 31 | 28 | 31 |
| LE $\mathrm{E}_{\text {IN }}$ (From latched to transparent) | 24 | 37 | 26 | 29 |
| LE ${ }_{\text {out }}$ (From latched to transparent) | - | 16 | - | - |
| LE ${ }_{\text {DIAG }}$ <br> (From latched to transparent; Not Internal Control Mode) | 24 | $37^{(2)}$ | 26 | 29 |
| Internal Control Mode: LE ${ }_{\text {DIAG }}$ (From latched to transparent) | 30 | $43^{(2)}$ | 32 | 35 |
| Internal Control Mode: DATA 0 -15 (Via Diagnostic Latch) | 30 | $43^{(2)}$ | 32 | 35 |

## NOTE:

1. DATA ${ }_{I N}$ to Corrected DATA ${ }_{\text {OUT }}$ measurement requires timing as shown below.


SET-UP AND HOLD TIMES
RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { DATA) } \end{gathered}$ | $\begin{aligned} & \text { SET-UP } \\ & \text { TIME } \end{aligned}$ | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | $\mathrm{LE}_{\text {IN }}$ | 5 | 3 |
| $\mathrm{CB}_{0-6}$ | $\mathrm{LE}_{\text {IN }}$ | 5 | 3 |
| DATA ${ }_{0-15}$ | LE ${ }_{\text {OUT }}$ | 27 | 2 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID 000, 011) } \end{aligned}$ | $L_{\text {OUT }}$ | 24 | 0 |
| $\mathrm{CB}_{0-6}$ (CODE ID 010, 100, 101, 110, 111) | LE ${ }_{\text {Out }}$ | 24 | 0 |
| GENERATE ${ }^{(2)}$ | $\mathrm{LE}_{\text {OUT }}$ | 29 | 0 |
| CORRECT | LE ${ }_{\text {Out }}$ | 25 | 0 |
| DIAG MODE | LE ${ }_{\text {Out }}$ | 25 | 0 |
| PASSTHRU | LE ${ }_{\text {Out }}$ | 25 | 0 |
| CODE ID ${ }_{2-0}$ | LE ${ }_{\text {OUT }}$ | 28 | 0 |
| $\mathrm{LE}_{\mathbb{I N}}$ | LE ${ }_{\text {Out }}$ | 30 | 0 |
| DATA $_{0-15}$ | LE ${ }_{\text {DIAG }}$ | 5 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :--- | :--- | :---: | :---: |
| $\overline{\text { OE BYTE }}_{0} \cdot$ | DATA $_{0-15}$ | 28 | 25 |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{1}$ |  | 28 | 25 |
| $\overline{\mathrm{OE}}_{\text {SC }}$ | SC $_{0-6}$ | 28 |  |

## MINIMUM PULSE WIDTHS

| $L E_{\text {IN }}, L E_{\text {OUT }}, L E_{\text {DIAG }}$ | 12 |
| :--- | :--- |


| NOTES: <br> Device Mode = "Correct" <br> System Type $=$ "Correct Always" <br> Min. Period $=70 \mathrm{~ns}(\operatorname{fmax}=14.3 \mathrm{MHz})$ |  |
| :---: | :---: |
| TIMING PARAMETER FROM | MIN./ MAX. |
| OEbyte $=$ High to DATA out Disabled | Max. |
| OEbyte $=$ Low to DATA out Enabled | Max. |
| DATA in to Corrected DATA out | Max. |
| DATA in Set-up to LE in = Low | Min. |
| DATA in Hold to LE in = Low | Min. |
| L.E in = High to DATA out <br> $=$ (Memory/System dependent) | Max. |

## IDT39C60-1 AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{cc}}$ from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS
$C_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA 0-15 | ERROR | $\overline{\text { MULT ERROR }}$ |
| DATA $_{0-15}$ | 28 | $52^{(1)}$ | 25 | 50 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}_{2-0}\right. \\ & 000,011) \end{aligned}$ | 23 | 50 | 23 | 47 |
| ${ }^{\mathrm{CB}_{0-6}}{ }^{(\mathrm{CODE}} \mathrm{ID}_{2-0} 010$, 100, 101, 110, 111) | 28 | 34 | 29 | 34 |
| GENERATE | 35 | 63 | 36 | 55 |
| CORRECT <br> (Not Internal Control Mode) | - | 45 | - | - |
| DIAG MODE (Not Internal Control Mode) | 50 | 78 | 59 | 75 |
| PASSTHRU (Not Internal Control Mode) | 36 | 44 | 29 | 46 |
| CODE $\mathrm{ID}_{2-0}$ | 61 | 90 | 60 | 80 |
| $\mathrm{LE}_{\text {IN }}$ (From latched to transparent) | 39 | 72 | 39 | 59 |
| $\mathrm{LE}_{\text {out }}$ (From latched to transparent) | - | 31 | - | - |
| LE $_{\text {dIAG }}$ <br> (From latched to transparent; Not Internal Control Mode) | 45 | 78 | 45 | 65 |
| Internal Control Mode: LE diag (From latched to transparent) | 67 | 96 | 66 | 86 |
| Internal Control Mode: DATA $_{0-15}$ (Via Diagnostic Latch) | 67 | 96 | 66 | 86 |

NOTE:

1. DATA $_{\text {IN }}$ to Corrected DATA OUT measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { DATA) } \end{gathered}$ | SET-UP time | $\begin{aligned} & \text { HOLD } \\ & \text { TIME } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | $L_{\text {L }}^{\text {IN }}$ | 6 | 7 |
| $\mathrm{CB}_{0-6}$ | LE ${ }_{\text {IN }}$ | 5 | 6 |
| DATA $_{0-15}$ | LE ${ }_{\text {OUT }}$ | 34 | 5 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID 000, 011) } \end{aligned}$ | LE ${ }_{\text {OUT }}$ | 35 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID 010, 100, } \end{aligned}$ $101,110,111)$ | $\mathrm{LE}_{\text {OUT }}$ | 27 | 0 |
| GENERATE | LE Out | 42 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 26 | 1 |
| DIAG MODE | LEOUT | 69 | 0 |
| PASSTHRU | LE ${ }_{\text {Out }}$ | 26 | 0 |
| CODE ID ${ }_{2-0}$ | LE ${ }_{\text {Out }}$ | 81 | 0 |
| $\mathrm{LE}_{\text {IN }}$ | LE $\mathrm{E}_{\text {OUT }}$ | 51 | 5 |
| DATA $_{0-15}$ | LEsiAg | 6 | 8 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :--- | :--- | :---: | :---: |
| OE BYTE $_{0}$. | DATA $_{0-15}$ | 30 | 30 |
| $\overline{O E} \mathrm{BYTE}_{1}$ | SC $_{0-6}$ | 30 | 30 |
| $\overline{O E}_{S C}$ |  |  |  |

MINIMUM PULSE WIDTHS

| $L E_{I N}, L E_{\text {OUT }}, L E_{\text {DIAG }}$ | 15 |
| :--- | :---: |

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period $=92 \mathrm{~ns}(f m a x=10.9 \mathrm{MHz})$

| TIMING PARAMETER <br> FROM | MIN./ <br> MAX. |
| :---: | :---: |
| OEbyte $=$ High to DATA out Disabled | Max. |
| OEbyte $=$ Low to DATA out Enabled | Max. |
| DATA in to Corrected DATA out | Max. |
|  |  |
| DATA in Set-up to LE in = Low | Min. |
| DATA in Hold to LE in = Low | Min. |
| LE in = High to DATA out | Max. |
| $*=$ (Memory/System dependent) |  |

to
OEbyte $=$ High to DATA out Disabled Ebyte $=$ Low to DATA out Enable
DATA in to Corrected DATA out

DATA in Set-up to LE in = Low DATA in Hold to LE in = Low
LE in = High to DATA out

IDT39C60-1 COMMERCIAL-DATA ${ }_{\text {IN }}$ TO CORRECTED DATAOUT TIMING (Two cycles shown)

to

## IDT39C60-1 AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Milltary Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with $V_{c c}$ from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between OV and 3 V at IV per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA ${ }_{0-15}$ | ERROR | MULT ERROR |
| DATA ${ }_{0-15}$ | 31 | $59^{(1)}$ | 28 | 56 |
| $\begin{aligned} & \mathrm{CB}_{\mathrm{O}-6} \\ & \left(\mathrm{COO}=1 \mathrm{Cl}_{2-0}\right. \\ & 000,011)^{2-0} \end{aligned}$ | 25 | 55 | 25 | 50 |
| $\mathrm{CB}_{0-6}$ <br> (CODE $1 D_{2-0} 010$, <br> 100, 101, 110, 111) | 30 | 38 | 31 | 37 |
| GENERATE | 38 | $69^{(2)}$ | 41 | 62 |
| CORRECT (Not Internal Control Mode) | - | 49 | - | - |
| DIAG MODE (Not Internal Control Mode) | 58 | 89 | 65 | 90 |
| PASSTHRU (Not Internal Control Mode) | 39 | 51 | 34 | 54 |
| CODE $\mathrm{ID}_{2-0}$ | 69 | 100 | 68 | 90 |
| $\mathrm{LE}_{\mathrm{IN}}$ (From latched to transparent) | 39 | 82 | 43 | 66 |
| $\mathrm{LE}_{\text {OUT }}$ <br> (From latched to transparent) | - | 33 | - | - |
| LE $_{\text {DIAG }}$ (From latched to transparent; Not Internal Control Mode) | 50 | $88^{(2)}$ | 49 | 72 |
| Internal Control Mode: LE DIAG (From latched to transparent) | 75 | $106^{(2)}$ | 74 | 96 |
| Internal Control Mode: DATA $_{0-15}$ Nia Diagnostic Latch) | 75 | $106^{(2)}$ | 74 | 96 |

NOTE:

1. DATA $_{\text {iN }}$ to Corrected DATA Out measurement requires timing as shown below.

IDT39C60-1 MILITARY-DATA IN TO CORRECTED DATAOUT TIMING (Two cycles shown)


## IDT39C60 AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{cc}}$ from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between OV and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load.

## COMBINATIONAL PROPAGATION DELAYS

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-8}$ | DATA $_{0-15}$ | ERROR | MULT ERROR |
| DATA ${ }_{0-15}$ | 32 | $65{ }^{(1)}$ | 32 | 50 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODEE} \mathrm{ID}_{2-0}\right. \\ & 000,011)^{2} \end{aligned}$ | 28 | 56 | 29 | 47 |
| $\mathrm{CB}_{0-6}$ (CODE 1D ${ }_{2-0}$ 010, $100,101,110,111)$ | 28 | 45 | 29 | 34 |
| GENERATE | 35 | 63 | 36 | 55 |
| CORRECT <br> (Not Internal Control Mode) | - | 45 | - | - |
| DIAG MODE (Not Internal Control Mode) | 50 | 78 | 59 | 75 |
| PASSTHRU (Not Internal Control Mode) | 36 | 44 | 29 | 46 |
| CODE $\mathrm{ID}_{2-0}$ | 61 | 90 | 60 | 80 |
| $\mathrm{LE}_{\text {IN }}$ (From latched to transparent) | 39 | 72 | 39 | 59 |
| $\mathrm{LE}_{\text {OUT }}$ (From latched to transparent) | - | 31 | - | . - |
| $\mathrm{LE}_{\mathrm{DIAG}}$ (From latched to transparent; Not Internal Control Mode) | 45 | 78 | 45 | 65 |
| Internal Control Mode: LE ${ }_{\text {DIAG }}$ (From latched to transparent) | 67 | 96 | 66 | 86 |
| Internal Control Mode: DATA ${ }_{\text {0-15 }}$ (Via Diagnostic Latch) | 67 | 96 | 66 | 86 |

## NOTE:

1. DATA ${ }_{I N}$ to Corrected DATA $A_{\text {OUT }}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { DATA) } \end{gathered}$ | $\begin{aligned} & \text { SET-UP } \\ & \text { TIME } \end{aligned}$ | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA ${ }_{0-15}$ | $L_{\text {L }}^{\text {IN }}$ | 6 | 7 |
| $\mathrm{CB}_{0-6}$ | $L_{\text {L }}^{\text {IN }}$ | 5 | 6 |
| DATA $_{0-15}$ | LE ${ }_{\text {Out }}$ | 44 | 5 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID 000, 011) } \end{aligned}$ | $\mathrm{LE}_{\text {out }}$ | 35 | 0 |
| $\mathrm{CB}_{0-6}$ (CODE ID 010, 100, 101, 110, 111) | $L_{\text {OUT }}$ | 27 | 0 |
| GENERATE | LE ${ }_{\text {out }}$ | 42 | 0 |
| CORRECT | LE ${ }_{\text {Out }}$ | 26 | 1 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 69 | 0 |
| PASSTHRU | LE ${ }_{\text {Out }}$ | 26 | 0 |
| CODE ID 2 -0 | $\mathrm{LE}_{\text {out }}$ | 81 | 0 |
| $\mathrm{LE}_{\text {IN }}$ | LE ${ }_{\text {OUT }}$ | 51 | 5 |
| DATA $_{0-15}$ | LE ${ }_{\text {DIAG }}$ | 6 | 8 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| OE BYTE ${ }_{0}$, OE BYTE 1 | DATA $_{0-15}$ | 30 | 30 |
| OEsc | $\mathrm{SCO}_{0-6}$ | 30 | 30 |

## MINIMUM PULSE WIDTHS

| $L E_{\text {IN }}, L E_{\text {OUT, }}, L E_{\text {DIAG }}$ | 15 |
| :--- | :--- |

NOTES:
Device Mode $=$ "Correct"
System Type = "Correct Always"
Min. Period $=105 \mathrm{~ns}($ fmax $=9.5 \mathrm{MHz})$

to

## IDT39C60 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)
The tables below specify the guaranteed performance of the IDT39C60 over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{CC}}$ from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA $_{0-15}$ | ERROR | MULT ERROR |
| DATA $_{0-15}$ | 35 | $73^{(1)}$ | 36 | 56 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}_{2-0}\right. \\ & 000,011) \end{aligned}$ | 30 | 61 | 31 | 50 |
| $\mathrm{CB}_{0-6}$ (CODE ID2-0 010, $100,101,110,111)$ | 30 | 50 | 31 | 37 |
| GENERATE | 38 | 69(2) | 41 | 62 |
| CORRECT (Not Internal Control Mode) | - | 49 | - | - |
| DIAG MODE (Not Internal Control Mode) | 58 | 89 | 65 | 90 |
| PASSTHRU (Not Internal Control Mode) | 39 | 51 | 34 | 54 |
| CODE $\mathrm{ID}_{2-0}$ | 69 | 100 | 68 | 90 |
| $L E_{I N}$ <br> (From latched to transparent) | 44 | 82 | 43 | 66 |
| LEOUT (From latched to transparent) | - | 33 | - | - |
| LEDIAG <br> (From latched to transparent; Not Internal Control Mode) | 50 | $88^{(2)}$ | 49 | 72 |
| Internal Control Mode: LE ${ }_{\text {DIAG }}$ (From latched to transparent) | 75 | $106^{(2)}$ | 74 | 96 |
| Internal Control Mode: DATA ${ }_{0-15}$ (Via Diagnostic Latch) | 75 | $106^{(2)}$ | 74 | 96 |

NOTE:

1. DATA ${ }_{\text {IN }}$ to Corrected DATAour measurement requires timing as shown below.

## SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { DATA) } \end{gathered}$ | $\begin{aligned} & \text { SET-UP } \\ & \text { TIME } \end{aligned}$ | $\begin{aligned} & \text { HOLD } \\ & \text { TIME } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | $L_{\text {L }}^{1 N}$ | 7 | 7 |
| $\mathrm{CB}_{0-6}$ | $\mathrm{LE}_{\text {IN }}$ | 5 | 7 |
| DATA $_{0-15}$ | LEEOUT | 50 | 5 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID 000, 011) } \end{aligned}$ | $L_{\text {Out }}$ | 38 | 0 |
| $\mathrm{CB}_{0-6}$ (CODE ID 010, 100, 101, 110, 111) | $L^{\text {Out }}$ | 30 | 0 |
| GENERATE ${ }^{(2)}$ | $L^{\text {L }}$ OUT | 46 | 0 |
| CORRECT | LE ${ }_{\text {Out }}$ | 28 | 1 |
| DIAG MODE | LE ${ }_{\text {out }}$ | 84 | 0 |
| PASSTHRU | LE Out $^{\text {I }}$ | 30 | 0 |
| CODE ID ${ }_{2-0}$ | $L^{\text {L }}$ OUT | 89 | 0 |
| LE ${ }_{\text {in }}$ | LE ${ }_{\text {Out }}$ | 59 | 5 |
| DATA $_{0-15}$ | LE ${ }_{\text {diag }}$ | 7 | 9 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| OE BYTE 0 . OE BYTE 1 | DATA $_{0-15}$ | 35 | 35 |
| OEsc | $\mathrm{SCO}_{0-8}$ | 35 | 35 |

## MINIMUM PULSE WIDTHS

| $L E_{\text {IN }}, L E_{\text {OUT }}, L E_{\text {DIAG }}$ | 15 |
| :--- | :--- |



## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ Compliant to MIL-STD-883, Class B

Piastic DIP
Sidebraze DIP
Plastic Leaded Chip Carrier Leadless Chip Carrier

16-Bit EDC Unit
Fast 16-Bit EDC Unit
Very-fast 16-Bit EDC Unit Ultra-Fast 16-Bit EDC Unit

## FEATURES:

- Fast
- IDT49C460C
- IDT49C460B
- IDT49C460A
- IDT49C460

| Detect | Correct |
| :---: | :---: |
| 16 ns (max.) | 24 ns (max.) |
| 25 ns (max.) | 30 ns (max.) |
| 30 ns (max.) | 36 ns (max.) |
| 40 ns (max.) | 49 ns (max.) |

- Low-power CMOS
- Commercial: 95mA (max.)
- Military: 125mA (max.)
- Improves system memory reliability
- Corrects all single bit errors, detects all double and some triple-bit errors
- Cascadable
- Data words up to 64-bits
- Built-in diagnostics
- Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables
- Functional replacement for 32-and 64-bit configurations of the 2960
- Available in PGA, PPGA, LCC, PLCC and Ceramic Quad Flatpack
- Military product compliant to MIL-STD-883, Class B


## FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATION



## PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| DATA $_{0-31}$ | 1/0 | 32 bidirectional data lines. They provide input to the Data Input Latch and Diagnostic Latch and also receive output from the Data Output Latch. DATA is the LSB; DATA $3_{1}$ is the MSB. |
| $\mathrm{CB}_{0-7}$ | 1 | Eight check bit input lines. Used to input check bits for error detection and also used to input syndrome bits for error correction in 64-bit applications. |
| $\mathrm{LE}_{\mathbf{I N}}$ | 1 | Latch Enable is for the Data Input Latch. Controls latching of the input data. Data Input Latch and Check Bit Input Latch are latched to their previous state when LOW. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. |
| $\frac{\text { LEour/ }}{\text { GENERATE }}$ | 1 | A multifunction pin which, when LOW, is in the Check Bit Generate Mode. In this mode, the device generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. Also, when LOW, the Data Out Latch is latched to its previous state. <br> When HIGH, the device is in the Detect or Correct Mode. In this mode, the device detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In the Correct Mode, single bit errors are also automatically corrected and the corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the specific bit-in-error. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single bit errors are corrected by the network before being loaded into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The Data Output Latch is disabled, with its contents unchanged, if the EDC is in the Generate Mode. |
| $\mathrm{SC}_{0-7}$ | 0 | Syndrome Check Bit outputs. Eight outputs which hold the check bits and partial check bits when the EDC is in the Generate Mode and will hold the syndrome/partial syndrome bits when the device is in the Detect or Correct modes. All are 3-state outputs. |
| $\overline{O E}_{s c}$ | 1 | Output Enable-Syndrome Check Bits. In the HIGH condition, the SC outputs are in the high impedance state. When LOW, all SC output lines are enabled. |
| $\overline{\text { ERROR }}$ | 0 | In the Detect or Correct Mode, this outputwill go LOW if one or more data or check bits contain an error. When HIGH, no errors have been detected. This pin is forced HIGH in the Generate Mode. |
| $\overline{\text { MULT ERROR }}$ | 0 | In the Detector Correct Mode, this output will go LOW if two or more bit errors have been detected. A HIGH level indicates that either one or no errors have been detected. This pin is forced HIGH in the Generate Mode. |
| CORRECT | 1 | The correct input which, when HIGH, allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the device will drive data directly from the Data Input Latch to the Data Output Latch without correction. |
| $\overline{O E B Y T E} 0$ | 1 | Output Enable - Bytes $0,1,2,3$. Data Output Latch. Control the three-state output buffers for each of the four bytes of the Data Output Latch. When LOW, they enable the output buffer of the Data Output Latch. When HIGH, they force the Data Output Latch buffer into the high impedance mode. One byte of the Data Output Latch is easily activated by separately selecting the four enable lines. |
| DIAG MODE ${ }_{1.0}$ | 1 | Select the proper diagnostic mode. They control the initialization, diagnostic and normal operation of the EDC. |
| CODE $\mathrm{ID}_{1,0}$ | 1 | These two code identification inputs identify the size of the total data word to be processed. The two allowable data word sizes are 32 and 64 bits and their respective modified Hamming Codes are designated $32 / 39$ and 64/72. Special CODE ID 1.0 input 01 is also used to instruct the EDC that the signals CODE ID ${ }_{1,0}$, DIAG MODE 1,0 and CORRECT are to be taken from the Diagnostic Latch rather than from the input control lines. |
| $\mathrm{LE}_{\text {diAG }}$ | 1 | This is the Latch Enable for the Diagnostic Latch. When HIGH, the Diagnostic Latch follows the 32-bit data on the input lines. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE $I_{1.0}$. DIAG MODE $E_{1.0}$ and CORRECT. |

## EDC ARCHITECTURE SUMMARY

The IDT49C460s are high-performance cascadable EDCs used for check bit generation, error detection, error correction and diagnostics. The function blocks for this 32-bit device consist of the following:

- Data Input Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Data Output Latch
- Diagnostic Latch
- Control Logic


## DATA INPUT/OUTPUT LATCH:

The Latch Enable Input, LE in $^{\prime}$, controls the loading of 32 bits of data to the Data In Latch. The data from the DATA lines can be loaded in the Diagnostic Latch under control of the Diagnostic Latch Enable, LE DIAG, giving check bit information in one byte and control information in another byte. The Diagnostic Latch is used in the Internal Control Mode or in one of the diagnostic modes. The Data Output Latch has buffers that place data on the DATA lines. These buffers are split into four 8 -bit buffers, each having their own output enable controls. This feature facilitates byte read and byte modify operations.

## CHECK BIT INPUT LATCH:

Eight check bits are loaded under control of LE . Check bits are used in the Error Detection and Error Correction modes.

## CHECK BIT GENERATION LOGIC:

This generates the appropriate check bits for the 32 bits of data in the Data Input Latch. The modified Hamming Code is the basis for generating the proper check bits.

## SYNDROME GENERATION LOGIC:

In both the Detect and Correct modes, this logic does a comparison on the check bits read from memory against the newly generated set of check bits produced for the data read in from memory. Matching sets of check bits mean no error was detected. If there is a mismatch, one or more of the data or check bits is in error. Syndrome bits are produced by an exclusive-OR of the two sets of check bits. Identiol sets of check bits means the syndrome bits will be all zeroo. If an error results, the syndrome bits can be decoded to determine the number of errors and the specific bit-in-error.

## ERROR DETECTION LOGIC:

This part of the device decodes the syndrome bits generated by the Syndrome Generation Logic. With no errors in either the input data or check bits, both the ERROR and MULT ERROR outputs are HIGH. ERROR will go low if one error is detected. MULT ERROR and ERROR will both go low if two or more errors are detected.

## ERROR CORRECTION LOGIC:

In single error cases, this logic complements (corrects) the single data bit-in-error. This corrected data is loaded into the Data Output Latch, which can then be read onto the bidirectional data lines. If the error is resulting from one of the check bits, the correction logic does not place corrected check bits on the syndrome/ check bit outputs. If the corrected check bits are needed, the EDC must be switched to the Generate Mode.

## DATA OUTPUT LATCH AND OUTPUT BUFFERS:

The Data Output Latch is used for storing the result of an error correction operation. The latch is loaded from the correction logic under control of the Data Output Latch Enable, LE ${ }_{\text {our }}$. The Data Output Latch may also be directly loaded from the Data Input Latch in the PASSTHRU mode. The Data Output Latch buffer is split into 4 individual buffers which can be enabled by $\mathrm{OE}_{0-3}$ separately for reading onto the bidirectional data lines.

## DIAGNOSTIC LATCH:

The diagnostic latch is loadable, under control of the Diagnostic Latch Enable, LE DIAG, from the bidirectional data lines. Check bit information is contained in one byte while the other byte contains the control information. The Diagnostic Latch is used for driving the device when in the Internal Control Mode, or for supplying check bits when in one of the diagnostic modes.

## CONTROL LOGIC:

Specifies what mode the device will be operating in. Normal operation is when the control logic is driven by external control inputs. In the Internal Control Mode, the control signals are read from the Diagnostic Latch. Since LE out and GENERATE are controlled by the same pin, the latching action (LE our from high to low) of the Data Output Latch causes the EDC to go into the Generate Mode.

## DETAILED PRODUCT DESCRIPTION

The IDT49C460 EDC units contain the logic necessary to generate check bits on 32 bits of data input according to a modified Hamming Code. The EDC can compare internally generated check bits against those read with the 32-bit data to allow correction of any single bit data error and detection of all double (and some triple) bit errors. The IDT49C460s can be used for 32-bit data words (7 check bits) and 64 -bit ( 8 check bits) data words.

## WORD SIZE SELECTION:

The 2 code identification pins, CODE $1 D_{1,0}$ are used to determine the data word size that is 32 or 64 bits. Table 5 defines all possible slice identification codes. They also select the Internal Control Mode.

## CHECK AND SYNDROME BITS:

The IDT49C460s provide either check bits or syndrome bits on the three-state output pins, $\mathrm{SC}_{0-7}$. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an ex-clusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit in error or that a double (some triple) error was detected. The check bits are labeled:

$$
\begin{array}{ll}
C_{a} C_{1}, C_{2}, C_{3}, C_{4}, C_{5}, C_{6} & \text { for the } 32 \text {-bit configuration } \\
C_{0} C_{1}, C_{2}, C_{3}, C_{4}, C_{5}, C_{6}, C_{7} & \text { for the } 64 \text {-bit configuration }
\end{array}
$$ Syndrome bits are similarly labeled $S_{0}$ through $\mathrm{S}_{7}$.

TABLE 2.
DIAGNOSTIC MODE CONTROL

| CORRECT | DIAG MODE 1 | $\begin{array}{l\|} \hline \text { DIAG } \\ \text { MODE }_{0} \end{array}$ | DIAGNOSTIC MODE SELECTED |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | Non-diagnostic Mode. Normal EDC function in this mode. |
| X | 0 | 1 | Diagnostic Generate. The contents of the Diagnostic Latch are substituted for the normally generated check bits when in the Generate Mode. The EDCfunctions normally in the Detect or Correct modes. |
| X | 1 | 0 | Dlagnostic Detect/Correct. In either mode, the contents of the Diagnostic Latch are substituted for the check bits normally read from the Check Bit Input Latch. The EDC functions normally in the Generate Mode. |
| 1 | 1 | 1 | Initialize. The Data Input Latch outputs are forced to zeros and latched upon removal of Initialize Mode. |
| 0 | 1 | 1 | PASSTHRU. |

TABLE 3.
IDT49C460 OPERATING MODES

| OPERATING MODE | DM 1 | DM ${ }_{0}$ | GENERATE | CORRECT | DATA OUT LATCH | $\begin{gathered} S C_{0-7} \\ (\overline{O E}=\text { LOW }) \end{gathered}$ | $\frac{\overline{\text { ERROR }}}{\text { MULTERROR }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generate | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | 0 | X | $L E_{\text {OUT }}=L O W^{(1)}$ | Check Bits Generated from Data In Latch | High |
| Detect | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 0 | Data In Latch | Syndrome Bits Data In/ Check Bit Latch | Error Dep ${ }^{(2)}$ |
| Correct | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 1 | Data In Latch w/ Single Bit Correction | Syndrome Bits Data In/ Check Bit Latch | Error Dep |
| PASSTHRU | 1 | 1 | 1 | 0 | Data In Latch | Check Bit Latch | High |
| Diagnostic Generate | 0 | 1 | 0 | X | - | Check Bits from Diagnostic Latch | High |
| Diagnostic Detect | 1 | 0 | 1 | 0 | Data In Latch | Syndrome Bits Data In/ Diagnostic Latch | Error Dep |
| Diagnostic Correct | 1 | 0 | 1 | 1 | Data In Latch w/ Single Bit Correction | Syndrome Bits Data In/ Diagnostic Latch | Error Dep |
| Initialization Mode | 1 | 1 | 1 | 1 | Data In Latch set to 0000 | - . | - |
| Internal Mode | CODE $\mathrm{ID}_{1,0}=01$ (Control Signals CODE $\mathrm{ID}_{1,0}$, DIAG MODE $_{1,0}$, and CORRECT are taken from Diagnostic Latch.) |  |  |  |  |  |  |

## NOTES:

1. In Generate Mode, data is read into the EDC unit and the check bits are generated. The same data is written to memory along with the check bits. Since the Data Out Latch is not used in the Generate Mode, LE out (being LOW since it is tied to Generate), does not affect the writing of check bits.
2. Error Dep (Error Dependent): ERROR will be low for single or multiple errors, with MULT ERROR low for double or multiple errors. Both signals are high for no errors.

## OPERATING MODE SELECTION:

Tables 2 and 3 describe the 9 operating modes of the IDT49C460s. The Diagnostic Mode pins-DIAG MODE 0,1 -define four basic areas of operation. GENERATE and CORRECT further divide operation into 8 functions, with CODE ID $_{1,0}$ defining the ninth mode as the Internal Mode.

Generate Mode is used to display the check bits on the outputs $\mathrm{SC}_{0-7}$. The Dlagnostic Generate Mode displays check bits as stored in the Dlagnostic Latch.

Detect Mode provides an indication of errors or multiple errors on the outputs ERROR and MULT ERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs $\mathrm{SC}_{0-7}$. For the Diagnostic Detect Mode, the syndrome bits are generated by comparing the internally generated check bits from
the Data In Latch with check bits stored in the diagnostic latch rather than with the check bit latch contents.

Correct Mode is similar to the Detect Mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latches. Again, the Diagnostic Correct Mode will correct single bit errors as determined by syndrome bits generated from the data input and contents of the diagnostic latches.

The Initialize Mode provides check bits for all zero bit data. Data Input Latches are set, latched to a logic zero and made available as input to the Data Out Latches.

The Internal Mode disables the external control pins DIAG $M_{0,1}$ and CORRECT to be defined by the Diagnostic Latch. Even CODE $\mathrm{ID}_{1,0}$, although externally set to the 01 code, can be redefined from the Diagnostic Latch data.

## TABLE 5. SLICE IDENTIFICATION

| CODE ID $_{1}$ | CODE ID | SLICE SELECTED |
| :---: | :---: | :--- |
| 0 | 0 | 32-Bit |
| 0 | 1 | Internal Control Mode |
| 1 | 0 | 64-Bit, Lower 32-Bit (0-31) |
| 1 | $\mathbf{1}$ | 64-Bit, Upper 32-Bit (32-63) |

Figure 1. 32-Bit Configuration

Figure 2. 64-Bit Configuration



Figure 3. 32-Bit Data Format

DATA


Figure 4. 64-Bit Data Format

## 32-BIT DATA WORD CONFIGURATION:

A single IDT49C460 EDC unit, connected as shown in Figure 1, provides all the logic needed for single bit error correction and double bit error detection of a 32-bit data field. The identification code indicates 7 check bits are required. The $\mathrm{CB}_{7}$ pin should be HIGH.

Figure 3 indicates the 39-bit data format for two bytes of data and 7 check bits. Table 3 describes the operating mode available.

Table 6 indicates the data bits participating in the check bit generation. For example, check bit CO is the exclusive-OR function of the 16 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization Mode. Check bits from the respective latch are passed, unchanged, in the Pass Thru or Diagnostic Generate Mode.

Syndrome bits are generated by an exclusive-OR or the generated check bits with the read check bits. For example, $S_{n}$ is the

XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 7 indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 4 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the diagnostic check bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-7}$ outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

## TABLE 4.

## 32-BIT DIAGNOSTIC

## LATCH CODING FORMAT

| BIT 0 | $\mathrm{CB}_{0}$ DIAGNOSTIC |
| :--- | :--- |
| BIT 1 | $\mathrm{CB}_{1}$ DIAGNOSTIC |
| BIT 2 | $\mathrm{CB}_{2}$ DIAGNOSTIC |
| BIT 3 | $\mathrm{CB}_{3}$ DIAGNOSTIC |
| BIT 4 | $\mathrm{CB}_{4}$ DIAGNOSTIC |
| BIT 5 | $\mathrm{CB}_{5}$ DIAGNOSTIC |
| BIT 6 | $\mathrm{CB}_{8}$ DIAGNOSTIC |
| BIT 7 | CB $_{7}$ DIAGNOSTIC |
| BIT 8 | CODE ID $_{0}$ |
| BIT 9 | CODE ID $_{1}$ |
| BIT 10 | DIAG MODE $_{0}$ |
| BIT 11 | DIAG MODE |
| BIT 12 | CORRECT |
| BIT 13-31 | DON'T CARE |

TABLE 6. 32-BIT MODIFIED HAMMING CODE-CHECK BIT ENCODE CHART

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| $\mathrm{C}_{0}$ | Even (XOR) | X |  |  |  | X |  | x | X | X | X |  | X |  |  | x |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | x |  | x |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | x |  |  | x |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | $x$ | x | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHECK BITS |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| $\mathrm{C}_{0}$ | Even (XOR) |  | X | X | X |  | X |  |  |  |  | X |  | X | X |  | X |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | x |  | x |  | x |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | $x$ | $x$ | X |  |  |  | x | x | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | x | x |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | x | X | X | X | X | X | $x$ |
| $\mathrm{C}_{6}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

TABLE 7.
SYNDROME DECODE TO BIT-IN-ERROR (32-BIT)

|  |  |  |  | HEX | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYNDROME BITS |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 |
| HEX | $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | * | C4 | C5 | T | C6 | T | T | 30 |
| 1 | 0 | 0 | 0 | 1 | C0 | T | T | 14 | T | M | M | T |
| 2 | 0 | 0 | 1 | 0 | C1 | T | T | M | T | 2 | 24 | $T$ |
| 3 | 0 | 0 | 1 | 1 | T | 18 | 8 | T | M | T | T | M |
| 4 | 0 | 1 | 0 | 0 | C2 | T | T | 15 | T | 3 | 25 | T |
| 5 | 0 | 1 | 0 | 1 | T | 19 | 9 | T | M | T | T | 31 |
| 6 | 0 | 1 | 1 | 0 | T | 20 | 10 | T | M | T | T | M |
| 7 | 0 | 1 | 1 | 1 | M | T | T | M | T | 4 | 26 | T |
| 8 | 1 | 0 | 0 | 0 | C3 | T | T | M | T | 5 | 27 | T |
| 9 | 1 | 0 | 0 | 1 | T | 21 | 11 | T | M | T | T | M |
| A | 1 | 0 | 1 | 0 | T | 22 | 12 | T | 1 | T | T | M |
| B | 1 | 0 | 1 | 1 | 17 | T | T | M | T | 6 | 28 | $T$ |
| C | 1 | 1 | 0 | 0 | T | 23 | 13 | T | M | T | T | M |
| D | 1 | 1 | 0 | 1 | M | T | T | M | T | 7 | 29 | T |
| E | 1 | 1 | 1 | 0 | 16 | T | T | M | T | M | M | T |
| F | 1 | 1 | 1 | 1 | T | M | M | T | 0 | T | T | M |

NOTES:

* $=$ No errors detected

Number $=$ The number of the single bit-in-error
$T=$ Two errors detected
M = Three or more errors detected

## 64-BIT DATA WORD CONFIGURATION:

Two IDT49C460 EDC units, connected as shown in Figure 2, provide all the logic needed for single bit error correction and double bit error detection of a 64 -bit data field. Table 5 gives the CODE $\mathrm{ID}_{1,0}$ values needed for distinguishing the upper 32 bits from the lower 32 bits. Valid syndrome, check bits and the ERROR and MULT ERROR signals come from the IC with the CODE $1 \mathrm{D}_{1.0}=11$. Control signals not indicated are connected to both units in parallel. The EDC with the CODE $\mathrm{ID}_{1,0}=10$ has the $\overline{\mathrm{OE}}_{\text {sC }}$ grounded. The $\overline{O E_{s C}}$ selects the syndrome bits from the EDC with CODE $I D_{1,0}=11$ and also controls the check bit buffers from memory.

Data In bits 0 through 31 are connected to the same numbered inputs of the EDC unit with CODE ID $1,0=10$, while Data In bits 32 through 63 are connected to Data Inputs 0 to 31, respectively, for the EDC unit with CODE $\mathrm{ID}_{1,0}=11$.

Figure 4 indicates the 72-bit data format of 8 bytes of data and 8 check bits. Check bits are input to the EDC unit with CODE $\mathrm{ID}_{1,0}=10$ through a three-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits from the upper EDC unit to the lower EDC unit. The MUX shown on the functional block diagram is used to select the $\mathrm{CB}_{0-7}$ pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 64/72 configuration.

Table 11 indicates the data bits participating in the check bit generation. For example, check bit C 0 is the exclusive-OR function or the 32 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization modes. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate modes.

Syndrome bits are generated by an exclusive-OR of the generated check bits with the read check bits. For example, $\mathrm{S}_{\mathrm{n}}$ is the XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 9 indicates the decoding of the 8 syndrome bits to determine
the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Tables 8A and 8B define the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic Check Bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-7}$ outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Performance data is provided in Table 10, relating a single IDT49C460 EDC with the two cascaded units of Figure 2. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

## TABLE 8A.

64-BIT DIAGNOSTIC LATCH-CODING FORMAT (DIAGNOSTIC DETECT AND CORRECT MODE)

| BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 0 | $\mathrm{CB}_{0}$ DIAGNOSTIC |
| 1 | $\mathrm{CB}_{1}$ DIAGNOSTIC |
| 2 | $\mathrm{CB}_{2}$ DIAGNOSTIC |
| 3 | $\mathrm{CB}_{3}$ DIAGNOSTIC |
| 4 | $\mathrm{CB}_{4}$ DIAGNOSTIC |
| 5 | $\mathrm{CB}_{5}$ DIAGNOSTIC |
| 6 | $\mathrm{CB}_{6}$ DIAGNOSTIC |
| 7 | $\mathrm{CB}_{7}$ DIAGNOSTIC |
| 8 | CODE ID ${ }_{0}$ LOWER 32-BIT |
| 9 | CODE ID, LOWER 32-BIT |
| 10 | DIAG MODE 0 LOWER 32-BIT |
| 11 | DIAG MODE ${ }_{1}$ LOWER 32-BIT |
| 12 | CORRECT LOWER 32-BIT |
| 13-31 | DON'T CARE |
| 32-39 | DON'T CARE |
| 40 | CODE ID ${ }_{0}$ UPPER 32-BIT |
| 41 | CODE ID ${ }_{1}$ UPPER 32-BIT |
| 42 | DIAG MODE 0 UPPER 32-BIT |
| 43 | DIAG MODE ${ }_{1}$ UPPER 32-BIT |
| 44 | CORRECT UPPER 32-BIT |
| 45-63 | DON'T CARE |

TABLE 8B.
64-BIT DIAGNOSTIC LATCH-CODING FORMAT (DIAGNOSTIC GENERATE MODE)

| BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 0-7 | DON'T CARE |
| 8 | CODE ID ${ }_{\text {L }}$ LOWER 32-BIT |
| 9 | CODE ID LOWER 32-BIT |
| 10 | DIAG MODE 0 LOWER 32-BIT |
| 11 | DIAG MODE, LOWER 32-BIT |
| 12 | CORRECT LOWER 32-BIT |
| 13-31 | DON'T CARE |
| 32 | $\mathrm{CB}_{0}$ DIAGNOSTIC |
| 33 | $\mathrm{CB}_{\mathfrak{q}}$ DIAGNOSTIC |
| 34 | $\mathrm{CB}_{2}$ DIAGNOSTIC |
| 35 | $\mathrm{CB}_{3}$ DIAGNOSTIC |
| 36 | $\mathrm{CB}_{4}$ DIAGNOSTIC |
| 37 | $\mathrm{CB}_{5}$ DIAGNOSTIC |
| 38. | $\mathrm{CB}_{6}$ DIAGNOSTIC |
| 39 | $\mathrm{CB}_{7}$ DIAGNOSTIC |
| 40 | CODE ID 0 UPPER 32-BIT |
| 41 | CODE ID, UPPER 32-BIT |
| 42 | DIAG MODE 0 UPPER 32-BIT |
| 43 | DIAG MODE 1 UPPER 32-BIT |
| 44 | CORRECT UPPER 32-BIT |
| 45-63 | DON'T CARE |

TABLE 9. SYNDROME DECODE TO BIT-IN-ERROR (64-BIT CONFIGURATION)

|  |  |  |  |  | HEX | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HEX |  | $\begin{gathered} \mathrm{SYND}_{\mathrm{BI}} \\ \mathrm{~S}_{2} \end{gathered}$ | ROM TS S |  | $\begin{aligned} & \mathbf{S}_{7} \\ & \mathbf{S}_{8} \\ & \mathbf{S}_{5} \\ & \mathbf{S}_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 |
| 0 | 0 | 0 | 0 | 0 |  | * | C4 | C5 | T | C6 | T | T | 62 | C7 | T | T | 46 | T | M | M | T |
| 1 | 0 | 0 | 0 | 1 |  | C0 | T | T | 14 | T | M | M | T | T | M | M | T | M | T | T | 30 |
| 2 | 0 | 0 | 1 | 0 |  | C1 | T | T | M | T | 34 | 56 | T | T | 50 | 40 | T | M | T | T | M |
| 3 | 0 | 0 | 1 | 1 |  | T | 18 | 8 | T | M | T | T | M | M | T | T | M | T | 2 | 24 | $T$ |
| 4 | 0 | 1 | 0 | 0 |  | C2 | T | T | 15 | T | 35 | 57 | T | T | 51 | 41 | T | M | T | T | 31 |
| 5 | 0 | 1 | 0 | 1 |  | T | 19 | 9 | T | M | T | T | 63 | M | T | T | 47 | T | 3 | 25 | T |
| 6 | 0 | 1 | 1 | 0 |  | T | 20 | 10 | T | M | T | T | M | M | T | T | M | T | 4 | 26 | T |
| 7 | 0 | 1 | 1 | 1 |  | M | T | T | M | T | 36 | 58 | T | T | 52 | 42 | T | M | T | T | M |
| 8 | 1 | 0 | 0 | 0 |  | C3 | T | T | M | T | 37 | 59 | T | T | 53 | 43 | T | M | T | T | M |
| 9 | 1 | 0 | 0 | 1 |  | T | 21 | 11 | T | M | T | T | M | M | T | T | M | T | 5 | 27 | T |
| A | 1 | 0 | 1 | 0 |  | T | 22 | 12 | T | 33 | T | T | M | 49 | T | T | M | T | 6 | 28 | $T$ |
| B | 1 | 0 | 1 | 1 |  | 17 | T | T | M | T | 38 | 60 | T | T | 54 | 44 | T | 1 | T | T | M |
| C | 1 | 1 | 0 | 0 |  | T | 23 | 13 | T | M | T | T | M | M | T | T | M | T | 7 | 29 | T |
| D | 1 | 1 | 0 | 1 |  | M | T | T | M | T | 39 | 61 | T | T | 55 | 45 | T | M | T | T | M |
| E | 1 | 1 | 1 | 0 |  | 16 | T | T | M | T | M | M | $T$ | T | M | M | $T$ | 0 | T | T | M |
| F | 1 | 1 | 1 | 1 |  | T | M | M | T | 32 | T | T | M | 48 | T | T | M | T | M | M | T |

NOTES:

* $=$ No errors detected

Number $=$ The number of the single bit-in-error

T = Two errors detected
$M=$ Three or more errors detected

TABLE 10.
KEY AC CALCULATIONS FOR THE 64-BIT CONFIGURATION

| 64-BIT <br> PROPAGATION DELAY |  | COMPONENT DELAY FOR IDT49C460 AC SPECIFICATIONS |
| :---: | :---: | :---: |
| FROM | TO |  |
| DATA | Check Bits Out | (DATA TO SC) + (CB TO SC, CODE ID 11) |
| DATA | Corrected DATA Out | (DATA TO SC) + (CB TO SC, CODE ID 11) + (CB TO DATA, CODE ID 10) |
| DATA | Syndromes Out | (DATA TO SC) + (CB TO SC, CODE ID 11) |
| DATA | ERROR for 64 Bits | (DATA TO SC) + (CB TO ERROR, CODE ID 11) |
| DATA | MULT ERROR for 64 Bits | (DATA TO SC) + (CB TO MULT ERROR, CODE ID 11) |

TABLE 11. 64-BIT MODIFIED HAMMING CODE-CHECK BIT ENCODING

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| $\mathrm{C}_{0}$ | Even (XOR) |  | x | x | X |  | X |  |  | x | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | x | X | X |  | x |  | x | . | X |  | x |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | x |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | x | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{7}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| $\mathrm{C}_{0}$ | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | x |  | X |  | X |  | x |  | x |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | x |  |  | X | X |  |  | $x$ |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | x |  |  |  | x | x | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | x | X |  |  |  |  |  |  | X | x |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | x | X | X | X | x | X | X |
| $\mathrm{C}_{6}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{7}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| $\mathrm{C}_{0}$ | Even (XOR) | X |  |  |  | x |  | X | X |  |  | X |  | X | X |  | X |
| $\mathrm{C}_{1}$ | Even ( XOR ) | X | X | X |  | X |  | X |  | X |  | X |  | x |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | x |  |  | X | X |  | - | x |  | X | X |  |  | x |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | $x$ |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{8}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{7}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| $\mathrm{C}_{0}$ | Even (XOR) | X |  |  |  | X |  | x | X |  |  | x |  | X | X |  | $\times$ |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | $x$ |  | X |  | X |  | x |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | x |  | x | X |  |  | x |  | x |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | x |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | x | X |  |  |  |  |  |  | x | x |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | x | X | X | X | X | x |
| $\mathrm{C}_{6}$ | Even (XOR) |  |  |  |  |  |  |  |  | x | X | X | X | X | X | X | x |
| $\mathrm{C}_{7}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

## NOTE:

The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an " $X$ " in the table.

## SC OUTPUTS

The tables below indicate how the $\mathrm{SC}_{0-7}$ outputs are generated in each control mode for various CODE IDs (Internal Control Mode not applicable).

| GENERATE | CODE ID 1,0 |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
| $\mathrm{SC}_{0} \leftarrow$ | PHO | PH 1 | $\mathrm{PH} 2 \oplus \mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | PA | PA | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | PB | PB | $\mathrm{~PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | PC | PC | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | PD | PD | $\mathrm{PD} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | PE | PE | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | PF | PF | $\mathrm{PF} \oplus \mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | - | PF | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |
|  | FINAL <br> CHECK BITS | PARTILL <br> CHECK BITS | FINAL <br> CHECK BITS |


| CORRECT/ DETECT | CODE ${ }^{\text {d }} 10$ |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
| $\mathrm{SC}_{0}+$ | $\mathrm{PHO} \oplus \mathrm{CO}$ | $\mathrm{PH} 1 \oplus \mathrm{CO}$ | $\mathrm{PH} 2 \oplus \mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | $\mathrm{PA} \oplus \mathrm{C}_{1}$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{PB} \oplus \mathrm{C} 2$ | $\mathrm{PB} \oplus \mathrm{C} 2$ | $\mathrm{PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{PC} \oplus \mathrm{C} 3$ | PC $\oplus$ C3 | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{PD} \oplus \mathrm{C} 4$ | $\mathrm{PD} \oplus \mathrm{C4}$ | $\mathrm{PC} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{PE} \oplus \mathrm{C} 5$ | $\mathrm{PE} \oplus \mathrm{C} 5$ | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | $\mathrm{PF} \oplus \mathrm{C} 6$ | $\mathrm{PF} \oplus \mathrm{C} 6$ | PF $\oplus \mathrm{CB}_{8}$ |
| $\mathrm{SC}_{7} \leftarrow$ | - | PF $\oplus$ C7 | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |
|  | FINAL SYNDROME | PARTIAL SYNDROME | FINAL SYNDROME |


| DIAGNOSTIC GENERATE | CODE ID $_{1}, 0$ |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
| SCo + | DLO | DLO | DL32 |
| $\mathrm{SC}_{1}+$ | DL1 | DL1 | DL33 |
| $\mathrm{SC}_{2} \leftarrow$ | DL2 | DL2 | DL34 |
| $\mathrm{SC}_{3} \leftarrow$ | DL3 | DL3 | DL35 |
| $\mathrm{SC}_{4} \leftarrow$ | DL4 | DL4 | DL36 |
| $\mathrm{SC}_{5}$ - | DL5 | DL5 | DL37 |
| $\mathrm{SC}_{6} \leftarrow$ | DL6 | DL6 | DL38 |
| $\mathrm{SC}_{7} \leftarrow$ | - | DL7 | DL39 |
|  | FINAL CHECK BITS | PARTIAL CHECK BITS | FINAL CHECK BITS |


| DIAGNOSTIC CORRECT/ DETECT | CODE $\mathrm{ID}_{1,0}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
| $\mathrm{SC}_{0} \leftarrow$ | PHO $\oplus$ DLO | PH1 $\oplus$ DL0 | PH2 $\oplus \mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | PA $\oplus$ DL1 | PA $\oplus$ DL1 | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{PB} \oplus \mathrm{DL} 2$ | $\mathrm{PB} \oplus \mathrm{DL2}$ | $\mathrm{PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3}+$ | PC $\oplus$ DL3 | $P C \oplus$ DL3 | $\mathrm{PC} \oplus \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | PD $\oplus$ DL4 | PD $\oplus$ DL4 | $\mathrm{PD} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | PE $\oplus$ DL5 | PE $\oplus$ DL5 | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{8} \leftarrow$ | PF $\oplus$ DL6 | PF $\oplus$ DL6 | $\mathrm{PF} \oplus \mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | - | PF $\oplus$ DL7 | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |
|  | FINAL SYNDROME | PARTIAL SYNDROME | FINAL SYNDROME |


| PASSTHRU | CODE ID 1,0 |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0}$ | 10 | $\mathbf{1 1}$ |
| $\mathrm{SC}_{0} \leftarrow$ | C 0 | C 0 | $\mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | C 1 | C 1 | $\mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | C 2 | C 2 | $\mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | C 3 | C 3 | $\mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | C 4 | C 4 | $\mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | C 5 | C 5 | $\mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | C 6 | C 6 | $\mathrm{CB}_{8}$ |
| $\mathrm{SC}_{7} \leftarrow$ | - | C 7 | $\mathrm{CB}_{7}$ |

## DATA CORRECTION

The tables below indicate which data output bits are corrected depending upon the syndromes and the CODE ID, oposition. The syndromes that determine data correction are, in some cases, syndromes input externally via the CB inputs and, in some cases, syndromes input externally by that EDC ( Si are the internal syndromes and are the same as the value of the $\mathrm{SC}_{\mathrm{i}}$ output of that EDC if enabled).

## SYNDROME DECODE TO BIT CORRECTED

 (32-BIT CONFIGURATION) CODE ID $1-0=00$|  |  |  |  |  | HEX | 0 | 1 |  | 2 | 3. | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYNDROME BITS |  |  |  | $\begin{aligned} & \mathbf{S}_{6} \\ & \mathbf{S}_{5} \\ & \mathbf{S}_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 |
| HEX | $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  | - | - |  | - | - | - | - | - | 30 |
| 1 | 0 | 0 | 0 | 1 |  | - | - |  | - | 14 | - | - | - | - |
| 2 | 0 | 0 | 1 | 0 |  | - | - |  | - | - | - | 2 | 24 | - |
| 3 | 0 | 0 | 1 | 1 |  | - | 18 |  | 8 | - | - | - | - | - |
| 4 | 0 | 1 | 0 | 0 |  | - | - |  | - | 15 | - | 3 | 25 | - |
| 5 | 0 | 1 | 0 | 1 |  | - | 19 |  | 9 | - | - | - | - | 31 |
| 6 | 0 | 1 | 1 | 0 |  | - | 20 |  | 10 | - | - | - | - | - |
| 7 | 0 | 1 | 1 | 1 |  | - | - |  | - | - | - | 4 | 26 | - |
| 8 | 1 | 0 | 0 | 0 |  | - | - |  | - | - | - | 5 | 27 | - |
| 9 | 1 | 0 | 0 | 1 |  | - | 21 |  | 11 | - | - | - | - | - |
| A | 1 | 0 | 1 | 0 |  | - | 22 |  | 12 | - | 1 | - | - | - |
| B | 1 | 0 | 1 | 1 |  | 17 | - |  | - | - | - | 6 | 28 | - |
| C | 1 | 1 | 0 | 0 |  | - | 23 |  | 13 | - | - | - | - | - |
| D | 1 | 1 | 0 | 1 |  | - | - |  | - | - | - | 7 | 29 | - |
| E | 1 | 1 | 1 | 0 |  | 16 | - |  | - | - | - | - | - | - |
| F | 1 | 1 | 1 | 1 |  | - | - |  | - | - | 0 | - | - | - |

## NOTE:

1. $S_{7}=1$ in CODE $D_{1,0}=00$

## FUNCTIONAL EQUATIONS

The equations below describe the IDT49C460 output values as defined by the value of the inputs and internal states.

## DEFINITIONS

$\mathrm{PA}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 8 \oplus \mathrm{D} 10 \oplus \mathrm{D} 12 \oplus$ $\mathrm{D} 16 \oplus \mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 24 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28$
$\mathrm{PB}=\mathrm{D} 0 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 7 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15 \oplus$ $\mathrm{D} 16 \oplus \mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 23 \oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
$\mathrm{PC}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus$ $\mathrm{D} 16 \oplus \mathrm{D} 17 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29$ $\mathrm{PD}=\mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15 \oplus$ $\mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$\mathrm{PE}=\mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15$ $\oplus \mathrm{D} 24 \oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$ $\mathrm{PF}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 24$ $\oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$\mathrm{PG}=\mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15$ $\oplus \mathrm{D} 16 \oplus \mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23$ $\mathrm{PH} 0=\mathrm{D} 0 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 11 \oplus \mathrm{D} 14 \oplus$ $\mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$ $\mathrm{PH} 1=\mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 5 \oplus \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 11 \oplus \mathrm{D} 14 \oplus$ $\mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 24 \oplus \mathrm{D} 25 \oplus \mathrm{D} 27 \oplus \mathrm{D} 30$ $\mathrm{PH} 2=\mathrm{D} 0 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 10 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15$ $\oplus \mathrm{D} 16 \oplus \mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus$ D31

SYNDROME DECODE TO BIT CORRECTED (64-BIT CONFIGURATION)

|  |  |  |  |  | HEX | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HEX | $\mathrm{S}_{3}$ | $\begin{gathered} \text { SYNDI } \\ \mathrm{BI}_{2} \\ \mathrm{~S}_{2} \end{gathered}$ | $\begin{aligned} & \text { ROM } \\ & \mathrm{TRS}_{1} \end{aligned}$ |  | $\begin{aligned} & \mathbf{S}_{7} \\ & \mathbf{S}_{6} \\ & \mathbf{S}_{5} \\ & \mathbf{S}_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | 0 0 1 0 | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 |
| 0 | 0 | 0 | 0 | 0 |  | * | C4 | C5 | - | C6 | - | - | 62 | C7 | - | - | 46 | - | - | - | - |
| 1 | 0 | 0 | 0 | 1 |  | C0 | - | - | 14 | - | - | - | - | - | - | - | - | - | - | - | 30 |
| 2 | 0 | 0 | 1 | 0 |  | C 1 | - | - | - | - | 34 | 56 | - | - | 50 | 40 | - | - | - | - | - |
| 3 | 0 | 0 | 1 | 1 |  | - | 18 | 8 | - | - | - | - | - | - | - | - | - | - | 2 | 24 | - |
| 4 | 0 | 1 | 0 | 0 |  | C2 | - | - | 15 | - | 35 | 57 | - | - | 51 | 41 | - | - | - | - | 31 |
| 5 | 0 | 1 | 0 | 1 |  | - | 19 | 9 | - | - | - | - | 63 | - | - | - | 47 | - | 3 | 25 | - |
| 6 | 0 | 1 | 1 | 0 |  | - | 20 | 10 | - | - | - | - | - | - | - | - | - | - | 4 | 26 | - |
| 7 | 0 | 1 | 1 | 1 |  | - | - | - | - | - | 36 | 58 | - | - | 52 | 42 | - | - | - | - | - |
| 8 | 1 | 0 | 0 | 0 |  | C3 | - | - | - | - | 37 | 59 | - | - | 53 | 43 | - | - | - | - | - |
| 9 | 1 | 0 | 0 | 1 |  | - | 21 | 11 | - | - | - | - | - | - | - | - | - | - | 5 | 27 | - |
| A | 1 | 0 | 1 | 0 |  | - | 22 | 12 | - | 33 | - | - | - | 49 | - | - | - | - | 6 | 28 | - |
| B | 1 | 0 | 1 | 1 |  | 17 | - | - | - | - | 38 | 60 | - | - | 54 | 44 | - | 1 | - | - | - |
| C | 1 | 1 | 0 | 0 |  | - | 23 | 13 | - | - | - | - | - | - | - | - | - | - | 7 | 29 | - |
| D | 1 | 1 | 0 | 1 |  | - | - | - | - | - | 39 | 61 | - | - | 55 | 45 | - | - | - | - | - |
| E | 1 | 1 | 1 | 0 |  | 16 | - | - | - | - | - | - | - | - | - | - | - | 0 | - | - | - |
| F | 1 | 1 | 1 | 1 |  | - | - | - | - | 32 | - | - | - | 48 | - | - | - | - | - | - | - |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 30 | 30 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  |  |  |  |
| ${ }^{(1)}$ | CONDITIONS | TYP. | UNITS |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

DC ELECTRICAL CHARACTERISTICS

## $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (Commercial)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (Military)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP.(2) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level (4) |  | 2.0 | - | - | V |
| $V_{\text {LL }}$ | Input LOW Level | Guaranteed Logic Low Level (4) |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{HH}}$ | Input HIGH Current | $V_{C C}=M_{\text {ax. }}, V_{\mathbb{I N}}=V_{C C}$ |  | - | 0.1 | 5.0 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\mathrm{IN}}=G N D$ |  | - | -0.1 | -5.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | V <br> 2.4 <br> 2.4 | $V_{\text {cc }}$ <br> 4.3 <br> 4.3 | - | $v$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$ $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ 0.5 0.5 | V |
| loz | Off State (High Impedance) Output Current | $V_{C C}=M a x$. | $V_{0}=0 \mathrm{~V}$ $V_{0}=V_{C C}$ (Max.) | - | -0.1 | $\frac{-10.0}{10.0}$ | $\mu \mathrm{A}$ |
| los | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {OUT }}=O \mathrm{~V}(3)$ |  | -30.0 | - | - | mA |

## NOTES:

. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
‥ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

1. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
2. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

DC ELECTRICAL CHARACTERISTICS (Cont'd)
$\begin{array}{ll}T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \% \text { (Commercial) } \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 10 \% \text { (Military) }\end{array}$
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP.(2) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $l_{\text {cco }}$ | Quiescent Power Supply Current (CMOS Inputs) | $\begin{aligned} & V_{C C}=M a x . ~ \\ & V_{H C} \leq V_{I N} . V_{I N} \leq V_{L C} \\ & f_{O P}=0 \end{aligned}$ |  | - | 3.0 | 5 | mA |
| ICCT | Quiescent Input Power Supply Current (per Input @ TTL High) ${ }^{(5)}$ | $V_{C C}=M a x ., V_{\text {IN }}=3.4 \mathrm{~V}, f_{O P}=0$ |  | - | 0.3 | 0.5 | $\begin{gathered} \mathrm{mAl} \\ \text { Input } \end{gathered}$ |
| $l_{\text {cco }}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\mathrm{HC}} \leq V_{\mathrm{IN}}, V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & \text { Outputs Open, } \overline{\mathrm{OE}}=\mathrm{L} \end{aligned}$ | MIL. | - | 6 | 10 | $\begin{gathered} \mathrm{mA} / \\ \mathrm{MHz} \end{gathered}$ |
|  |  |  | COM'L. | - | 6 | 7 |  |
| Icc | Total Power Supply Current (6) | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max., fop }=10 \mathrm{MHz} \\ & \text { Outputs Open. } O E=L \\ & 50 \% \text { Duty cycle } \\ & V_{\mathrm{HC}} \leq V_{\mathrm{IN}} . V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \end{aligned}$ | MIL. | - | 60 | 110 | mA |
|  |  |  | COM'L. | - | 60 | 80 |  |
|  |  | $V_{C C}=M a x ., f_{O P}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{O E}=L$ <br> 50\% Duty cycle $\mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0.4 \mathrm{~V}$ | MIL. | - | 70 | 125 |  |
|  |  |  | COM ${ }^{\text {'L. }}$ | - | 70 | 95 |  |

## NOTES:

5. $I_{C C T}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $I_{\mathrm{Cca}}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{C C}=I_{C C O}+I_{C C T}\left(N_{T} \times D_{H}\right)+I_{C C D}\left(f_{O P}\right)$
$D_{H}=$ Data duty cycle $T T L$ high period $\left(V_{N}=3.4 \mathrm{~V}\right)$.
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
$\mathrm{f}_{\mathrm{OP}}=$ Operating frequency in Megahertz.

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as ciose as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using $\mathrm{V}_{\mathrm{IL}} \leq 0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{H}} \geq 3 \mathrm{~V}$ for AC tests.

## IDT49C460C AC ELECTRICAL CHARACTERISTICS

## （Guaranteed Commercial Range Performance）

The tables below specify the guaranteed performance of the IDT49C460C over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range．All times are in nanoseconds and are measured at the 1.5 V signal level．The inputs switch between 0 V and 3 V with signal transi－ tion rates of 1 V per nanosecond．All outputs have maximum DCload． $v_{c c}$ equal to $5.0 \mathrm{~V} \pm 5 \%$ ．

PROPAGATION DELAYS $C_{L}=50 p F$ ．

|  | FROM INPUT |  | TO OUTPUT |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{SC}_{0-7}$ | DATA0－31 | ERAOR | MULT ERROR |  |
|  | DATA 0－31 |  | 19 | 24 | 16 | \％ 20 | ns |
|  | $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | 14 | 21 | 12 | \％． 16 | ns |
|  | CB0－7（CODE ID 10） |  | 14 | 16 | 19 | 21. | ns |
|  |  | $\Gamma$ | － | 12 | \ \％${ }^{18}$ | \ ${ }^{\text {\％\％}} 18$ | ns |
|  | LEout／GENERATE | ר | 18 | － | 万） | W－5 18 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | － | 16 | \％${ }^{-1}$－\％\％ |  | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 16 | 26 | 16\% | 20 | ns |
|  | CODE ID 1,0 |  | 18 | 23 | ， 17. | 21 | ns |
|  | $\mathrm{LE}_{\text {IN }}$ <br> From latched to transparent | $\checkmark$ | 22 | ${ }^{28}$ \％／ | \％\％$\%{ }^{2}$ | 22 | ns |
|  | LE $E_{\text {diag }}$ <br> From latched to transparent； Not Internal Control Mode | $\checkmark$ | 15 | $24$ | \％ 15 | 19 | ns |
| Internal | LEDAG <br> From latched to transparent | $\Gamma$ | $\stackrel{16}{4}$ | $22$ | 15 | 18 | ns |
| Control Mode | DATA $_{0-31}$ <br> Via Diagnostic Latch |  | \％\％ 15 ， | ${ }_{\text {W．}}^{\text {\％}}$＋${ }^{\text {a }}$ | 13 | 16 | ns |

SET－UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | （LATCHING DATA） |  | SET－UP TIME MIN． | HOLD TIME MIN． | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DATA 0－31 | $\stackrel{\square}{\square}$ | LE ${ }_{\text {IN }}$ | 3 | 4 | ns |
| $\mathrm{CB}_{0-7}$ | V | LE ${ }_{\text {IN }}$ | 2 | 4 | ns |
| DATA0－31 \％\％W W \％${ }^{\text {a }}$ ， | $\square$ | LEOUT／GENERATE | 6 | 0 | ns |
| $\mathrm{CB}_{0-7}$（COQE $\left.10.00,11\right) / \%$ | $\square$ | LEOUT／GENERATE | 14 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODF LO 10 ） | 入 | LE ${ }_{\text {OUT }} /$ GENERATE | 8 | 0 | ns |
| CORRECT $\otimes^{*}$ | $\checkmark$ | LE out／GENERATE | 8 | － | ns |
| DIAG MODE | 7 | LE OUT／GENERATE | 17 | 0 | ns |
| CODE ID 1,0 | $\square$ | LE OUT／GENERATE | 10 | 0 | ns |
| LE IN | 入 | LEout／GENERATE | 19 | － | ns |
| DATA ${ }_{0-31}$ |  | LE DIAG | 3 | 3 | ns |

## OUTPUT ENABLE／DISABLE TIMES

Output disable tests performed with $C_{L}=5 p F$ and measured to 0.5 V change of output voltage level．

| FROM INPUT |  |  | TO OUTPUT | ENABLE |  | DISABLE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | DISABLE |  | MIN． | MAX． | MIN． | MAX． |  |
| $\overline{O E} \mathrm{BYTE}_{0-3}$ | 入 | $\Gamma$ | DATA $_{0-31}$ | 10 | 23 | 10 | 19 | ns |
| $\bar{O} E_{s c}$ | $\checkmark$ | $\Gamma$ | $\mathrm{SC}_{0-7}$ | 10 | 24 | 10 | 20 | ns |

MINIMUM PULSE WIDTHS
$\mathrm{LE}_{\text {IN }}, \mathrm{LE}_{\text {OUT }}, L E_{\text {DIAG }}$


## IDT49C460B AC ELECTRICAL CHARACTERISTICS

## （Guaranteed Commercial Range Performance）

The tables below specify the guaranteed performance of the IDT49C460B over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range．All times are in nanoseconds and are measured at the 1.5 V signal level．The inputs switch between 0 V and 3 V with signal transi－ tion rates of 1 V per nanosecond．All outputs have maximum DC load．
$V_{c c}$ equal to $5.0 \mathrm{~V} \pm 5 \%$ ．


## SET－UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT |  | (LATCHING DATA) |  | SET－UP TIME MIN． | HOLD TIME MIN． | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA $0-31$ |  | 乙 | LEIN | 4 | 4 | ns |
| $\mathrm{CB}_{0-7}$ |  | $\checkmark$ | $L E_{\text {IN }}$ | 4 | 4 | ns |
| DATA $0-31$ |  | 入 | LE OUT／GENERATE | 19 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | $\square$ | LEout／GENERATE | 15 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 10） |  | $\checkmark$ | LE OUT／GENERATE | 15 | 0 | ns |
| CORRECT | ת | 入 | LE ${ }_{\text {OUT }} /$ GENERATE | 11 | － | ns |
| DIAG MODE |  | 入 | LE ${ }_{\text {Out／GENERATE }}$ | 17 | 0 | ns |
| CODE ID 1.0 |  | L | LE OUT／GENERATE | 17 | 0 | ns |
| LE ${ }_{\text {IN }}$ | $\Omega$ | 入 | LE Out／GENERATE | 20 | － | ns |
| DATA $_{0-31}$ |  |  | LE ${ }_{\text {diAG }}$ | 4 | 3 | ns |

## OUTPUT ENABLE／DISABLE TIMES <br> Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level．

| FROM INPUT |  |  | TO OUTPUT | ENABLE |  | DISABLE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | DISABLE |  | MIN． | MAX． | MIN． | MAX． |  |
| OE BYTE ${ }_{0-3}$ | 入 | $\widetilde{ }$ | DATA $_{0-31}$ | 10 | 23 | 10 | 19 | ns |
| $\overline{\text { OEsc }}$ | $\checkmark$ | $\Gamma$ | $\mathrm{SC}_{0-7}$ | 10 | 24 | 10 | 20 | ns |

MINIMUM PULSE WIDTHS
$\mathrm{LE}_{\mathrm{IN}}, \mathrm{LE}_{\text {OUT }}, \mathrm{LE}_{\text {DIAG }}$

| MIN． |  |  |
| :---: | :---: | :---: |
| 9 |  | ns |

## IDT49C460B AC ELECTRICAL CHARACTERISTICS

（Guaranteed Military Range Performance）
The tables below specify the guaranteed performance of the IDT49C460B over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range．All times are in nanoseconds and are measured at the 1.5 V signal level．The inputs switch between OV and 3 V with signal transi－ tion rates of 1 V per nanosecond．All outputs have maximum DC load． $V_{c c}$ equal to $5.0 \mathrm{~V} \pm 10 \%$ ．

|  | PROPAGATION DELAYS $C_{L}=50 \mathrm{pF}$ ． |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM INPUT |  | TO OUTPUT |  |  |  | UNITS |
|  |  |  | $\mathrm{SC}_{0-7}$ | DATA ${ }_{0-31}$ | ERROR | MULT ERROR |  |
|  | DATA0－31 |  | 28 | 33 | 28 | 30 | ns |
|  | CB0－7（CODE ID 00，11） |  | 17 | 33 | 20 | 23 | ns |
|  | CB0－7（CODE ID 10） |  | 19 | 23 | 22 | 24 | ns |
|  | LE Out $/$ GENERATE $^{\text {a }}$ | 5 | － | 15 | $\checkmark$ 入 26 | 入 26 | ns |
|  |  | $\square$ | 24 | － | $\checkmark$ | － 26 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | － | 26 | － | － | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 20 | 29 | 23 | 27 | ns |
|  | CODE ID 1.0 |  | 21 | 29 | 24 | 29 | ns |
|  | $\mathrm{LE}_{1 \mathrm{~N}}$ <br> From latched to transparent | $\Gamma$ | 30 | 41 | 33 | 36 | ns |
|  | LE DIAG <br> From latched to transparent； Not Internal Control Mode | $\checkmark$ | 18 | 32 | 22 | 25 | ns |
| Internal Control Mode | LEDIAG From latched to transparent | $\checkmark$ | 19 | 35 | 22 | 27 | ns |
|  | DATA $_{0-31}$ Via Diagnostic Latch |  | 19 | 35 | 23 | 28 | ns |

SET－UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT |  | TO（LATCHING DATA） |  | SET－UP TIME MIN． | $\begin{aligned} & \text { HOLD TIME } \\ & \text { MIN. } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0－31 |  | 入 | LEIN | 4 | 4 | ns |
| $\mathrm{CB}_{0-7}$ |  | $\checkmark$ | LEiN | 4 | 4 | ns |
| DATA0－31 |  | 入 | LE ${ }_{\text {out }} /$ GENERATE | 23 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | $\checkmark$ | LEout／GENERATE | 18 | 0 | ns |
| $\mathrm{CB}_{0-7}(\mathrm{CODE} \mathrm{ID} \mathrm{10)}$ |  | $\square$ | LEOUT／GENERATE | 18 | 0 | ns |
| CORRECT | $\Gamma$ | 入 | LE Out $^{\text {／GENERATE }}$ | 14 | － | ns |
| DIAG MODE |  | 7 | LEout／GENERATE | 20 | 0 | ns |
| CODE ID 1.0 |  | 入 | LE Out $^{\text {／GENERATE }}$ | 20 | 0 | ns |
| LE ${ }_{\text {IN }}$ | $\Gamma$ | 入 | LEout／GENERATE | 23 | － | ns |
| DATA $_{0-31}$ |  |  | LE ${ }_{\text {DIAG }}$ | 4 | 3 | ns |

## OUTPUT ENABLE／DISABLE TIMES

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level．

| FROM INPUT |  |  | TO OUTPUT | ENABLE |  | DISABLE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | DISABLE |  | MIN． | MAX． | MIN． | MAX． |  |
| $\overline{O E} \mathrm{BYTE}_{0-3}$ | 入 | $\Gamma$ | DATA $_{0-31}$ | 10 | 25 | 10 | 21 | ns |
| $\overline{\text { Esc }}$ | 入 | $\Gamma$ | SC0－7 | 10 | 27 | 10 | 22 | ns |

MINIMUM PULSE WIDTHS
$\mathrm{LE}_{\text {IN }}$ ．LE OUT ，LE DIAG

| MIN． |  |  |
| :---: | :---: | :---: |
| 12 |  | ns |

## IDT49C460A AC ELECTRICAL CHARACTERISTICS

## （Guaranteed Commercial Range Performance）

The tables below specify the guaranteed performance of the IDT49C460A over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range．All times are in nanoseconds and are measured at the 1.5 V signal level．The inputs switch between 0 V and 3 V with signal transi－ tion rates of 1V per nanosecond．All outputs have maximum DC load．
$v_{c c}$ equal to $5.0 \mathrm{~V} \pm 5 \%$ ．
PROPAGATION DELAYS $C_{L}=50 \mathrm{pF}$ ．

|  | FROM INPUT |  | TO OUTPUT |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{SC}_{0-7}$ | DATA0－31 | ERROR | MULT ERROR |  |
|  | DATA0－31 |  | 27 | 36 | 30 | 33 | ns |
|  | $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | 16 | 34 | 19 | 23 | ns |
|  | $\mathrm{CB}_{0-7}$（CODE ID 10） |  | 16 | 20 | 19 | 21 | ns |
|  |  | $\Gamma$ | － | 12 | 入 25 | 入 25 | ns |
|  | LEOUT／GENERATE | $\square$ | 21 | － | $\bigcirc$ | $\sim 125$ | ns |
|  | CORRECT <br> Not Internal Control Mode |  | － | 23 | － | － | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 17 | 26 | 20 | 24 | ns |
|  | CODE ID 1,0 |  | 18 | 26 | 21 | 26 | ns |
|  | $\mathrm{LE}_{\mathrm{IN}}$ <br> From latched to transparent | $\checkmark$ | 27 | 38 | 30 | 33 | ns |
|  | LEDIAG <br> From latched to transparent； Not İnternal Control Mode | $\checkmark$ | 15 | 29 | 19 | 22 | ns |
| Internal Control Mode | LEDIAG <br> From latched to transparent | $\checkmark$ | 16 | 32 | 29 | 24 | ns |
|  | DATA $_{0-31}$ <br> Via Diagnostic Latch |  | 16 | 32 | 20 | 25 | ns |

## SET－UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT |  | TO（LATCHING DATA） |  | SET－UP TIME MIN． | $\begin{aligned} & \text { HOLD TIME } \\ & \text { MIN. } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0－31 |  | 乙 | LEIN | 5 | 4 | ns |
| $\mathrm{CB}_{0-7}$ |  | 入 | $L_{\text {L }}$ | 5 | 4 | ns |
| DATA $0-31$ |  | $\square$ | LE OUT／GENERATE | 23 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | $\checkmark$ | LE out／GENERATE | 15 | 0 | ns |
| $\mathrm{CB}_{0 \rightarrow 7}$（CODE ID 10） |  | 7 | LE out／GENERATE | 15 | 0 | ns |
| CORRECT | － | 7 |  | 11 | － | ns |
| DIAG MODE |  | Z | LEout／GENERATE | 17 | 0 | ns |
| CODE ID 1.0 |  | 入 | LEout／GENERATE | 17 | 0 | ns |
| LE ${ }_{\text {IN }}$ | $\widetilde{ }$ | 乙 | LE OUT／GENERATE | 25 | － | ns |
| DATA $_{0-31}$ |  |  | LE ${ }_{\text {DIAG }}$ | 5 | 3 | ns |

## OUTPUT ENABLE／DISABLE TIMES Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level．

| FROM INPUT |  |  | TO OUTPUT | ENABLE |  | DISABLE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | DISABLE |  | MIN． | MAX． | MIN． | MAX． |  |
| OE BYTE ${ }_{0-3}$ | 乙 | $\widetilde{ }$ | DATA $_{0-31}$ | 10 | 23 | 10 | 19 | ns |
| OEsc | V | $\checkmark$ | $\mathrm{SC}_{0-7}$ | 10 | 24 | 10 | 20 | ns |

MINIMUM PULSE WIDTHS
LE

| MIN． |  |  |
| :---: | :---: | :---: |
| 9 |  | ns |

## IDT49C460A AC ELECTRICAL CHARACTERISTICS

## （Guaranteed Military Range Performance）

The tables below specify the guaranteed performance of the IDT49C460A over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range．All times are in nanoseconds and are measured at the 1.5 V signal level．The inputs switch between OV and 3 V with signal transi－ tion rates of 1 V per nanosecond．All outputs have maximum DCload． $V_{c c}$ equal to $5.0 \mathrm{~V} \pm 10 \%$ ．

|  | FROM INPUT |  | TO OUTPUT |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{SC}_{0-7}$ | DATA0－31 | ERROR | $\overline{\text { MULT ERROR }}$ |  |
|  | DATA ${ }_{0-31}$ |  | 30 | 39 | 33 | 36 | ns |
|  | $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | 19 | 37 | 22 | 26 | ns |
|  | CB0－7（CODE ID 10） |  | 19 | 23 | 22 | 24 | ns |
|  |  | $\Gamma$ | － | 15 | 入 28 | 入 28 | ns |
|  | OUT | $\checkmark$ | 24 | － | ת 28 | ת | ns |
|  | CORRECT <br> Not Internal Control Mode |  | － | 26 | － | － | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 20 | 29 | 23 | 27 | ns |
|  | CODE ID 1.0 |  | 21 | 29 | 24 | 29 | ns |
|  | $\mathrm{LE}_{\mathrm{IN}}$ <br> From latched to transparent | $\checkmark$ | 30 | 41 | 33 | 36 | ns |
|  | LEDIAG <br> From latched to transparent； Not Internal Control Mode | $\checkmark$ | 18 | 32 | 22 | 25 | ns |
| Internal Contro Mode | LEDiag <br> From latched to transparent | $\checkmark$ | 19 | 35 | 22 | 27 | ns |
|  | DATA $_{0-31}$ <br> Via Diagnostic Latch |  | 19 | 35 | 23 | 28 | ns |

SET－UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT |  | $\begin{gathered} \text { TO } \\ \text { (LATCHING DATA) } \end{gathered}$ |  | SET－UP TIME MIN． | $\begin{aligned} & \text { HOLD TIME } \\ & \text { MIN. } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA 0－31 |  | 入 | LEIN | 5 | 4 | ns |
| $\mathrm{CB}_{0-7}$ |  | 入 | LE ${ }_{\text {IN }}$ | 5 | 4 | ns |
| DATA 0－31 |  | 入 | LEout／GENERATE | 27 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | $\checkmark$ | LEout／GENERATE | 18 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 10） |  | 7 | LE ${ }_{\text {OUT }} /$ GENERATE | 18 | 0 | ns |
| CORRECT | $\Omega$ | $入$ | LE ${ }_{\text {OUT }} /$ GENERATE | 14 | － | ns |
| DIAG MODE |  | 入 | LEout／GENERATE | 20 | 0 | ns |
| CODE ID 1,0 |  | $\checkmark$ | LEout／GENERATE | 20 | 0 | ns |
| LEIN | $\Omega$ | L | LE ${ }_{\text {OUT }} /$ GENERATE | 28 | － | ns |
| DATA $_{0-31}$ |  |  | LE DIAG | 5 | 3 | ns |

OUTPUT ENABLE／DISABLE TIMES
Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level．

| FROM INPUT |  |  | to OUTPUT | ENABLE |  | DISABLE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | DISABLE |  | MIN． | MAX． | MIN． | MAX． |  |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0-3}$ | 入 | $\widetilde{ }$ | DATA $_{0-31}$ | 10 | 25 | 10 | 21 | ns |
| $\overline{\text { OEsc }}$ | 入 | $\sim$ | $\mathrm{SCO}_{0-7}$ | 10 | 27 | 10 | 22 | ns |

MINIMUM PULSE WIDTHS
LE


## IDT49C460 AC ELECTRICAL CHARACTERISTICS

## （Guaranteed Commercial Range Performance）

The tables below specify the guaranteed performance of the IDT49C460 over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range． All times are in nanoseconds and are measured at the 1.5 V signal level．The inputs switch between OV and 3 V with signal transition rates of 1 V per nanosecond．All outputs have maximum DC load． $\mathrm{V}_{\mathrm{Cc}}$ equal to $5.0 \mathrm{~V} \pm 5 \%$ ．

|  | AGATION DELA | $\bigcirc$ | 0pF． |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM INPUT |  | TO OUTPUT |  |  |  | UNITS |
|  |  |  | $\mathrm{SC}_{0-7}$ | DATA ${ }_{0-31}$ | ERROR | $\overline{\text { MULT ERROR }}$ |  |
|  | DATA0－31 |  | 37 | 49 | 40 | 45 | ns |
|  | $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | 22 | 46 | 26 | 31 | ns |
|  | $\mathrm{CB}_{0-7}$（CODE ID 10） |  | 22 | 30 | 26 | 29 | ns |
|  | LE out $^{\text {／GENERATE }}$ | $\Gamma$ | － | 17 | 入 30 | $\square 30$ | ns |
|  |  | 乙 | 29 | － | $\cdots 30$ | 工 30 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | － | 31 | － | － | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 23 | 35 | 27 | 33 | ns |
|  | CODE ID 1.0 |  | 25 | 35 | 29 | 35 | ns |
|  | $\mathrm{LE}_{\text {IN }}$ From latched to transparent | $\checkmark$ | 37 | 51 | 41 | 45 | ns |
|  | LEDIAG From latched to transparent； Not Internal Control Mode | $\checkmark$ | 21 | 38 | 26 | 30 | ns |
| Internal Contro Mode | LEdiag <br> From latched to transparent | $\checkmark$ | 22 | 42 | 26 | 33 | ns |
|  | DATA ${ }_{0-31}$ Via Diagnostic Latch |  | 22 | 42 | 27 | 34 | ns |

SET－UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT |  | $\begin{gathered} \text { TO } \\ \text { (LATCHING DATA) } \end{gathered}$ |  | SET－UP TIME MIN． | HOLD TIME | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0－31 |  | 入 | LEIN | 6 | 4 | ns |
| $\mathrm{CB}_{0-7}$ |  | $\checkmark$ | LEIN | 5 | 4 | ns |
| DATA $0-31$ |  | $\square$ | LE out／GENERATE | 30 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | $\checkmark$ | LE OUT／GENERATE | 20 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 10） |  | $\square$ | LE ${ }_{\text {OUT }} /$ GENERATE | 20 | 0 | ns |
| CORRECT | $\Gamma$ | 7 | LE ${ }_{\text {OUT }} /$ GENERATE | 16 | － | ns |
| DIAG MODE |  | 7 | LE ${ }_{\text {Out }} /$ GENERATE | 23 | 0 | ns |
| CODE ID 1.0 |  | $\checkmark$ | LE OUT／GENERATE | 23 | 0 | ns |
| LEIN | $\Gamma$ | 入 | LE ${ }_{\text {OUT }} /$ GENERATE | 31 | － | ns |
| DATA $_{0-31}$ |  |  | LE ${ }_{\text {diAG }}$ | 6 | 3 | ns |

OUTPUT ENABLE／DISABLE TIMES Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and

| FROM INPUT |  |  | TO OUTPUT | ENABLE |  | DISABLE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | DISABLE |  | MIN． | MAX． | MIN． | MAX． |  |
| OE BYTE ${ }_{0-3}$ | Q | $\widetilde{ }$ | DATA $_{0-31}$ | 10 | 27 | 10 | 23 | ns |
| $\overline{O E s c}$ | － | $\Gamma$ | SC0－7 | 10 | 28 | 10 | 24 | ns |

MINIMUM PULSE WIDTHS

| MIN． |  |  |
| :---: | :---: | :---: |
| 12 |  | ns |

## IDT49C460 AC ELECTRICAL CHARACTERISTICS

## （Guaranteed Military Range Performance）

The tables below specify the guaranteed performance of the IDT49C460 over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range． All times are in nanoseconds and are measured at the 1.5 V signal level．The inputs switch between OV and 3 V with signal transition rates of 1 V per nanosecond．All outputs have maximum DC load． $\mathrm{V}_{\mathrm{cc}}$ equal to $5.0 \mathrm{~V} \pm 10 \%$ ．

PROPAGATION DELAYS $C_{L}=50 p F$ ．

|  | FROM INPUT |  | TO OUTPUT |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{SC}_{0-7}$ | DATA0－31 | ERROR | $\overline{M U L T ~ E R R O R ~}$ |  |
|  | DATA0－31 |  | 40 | 52 | 44 | 48 | ns |
|  | $\mathrm{CB}_{0-7}(\mathrm{CODE} \mathrm{ID} \mathrm{00}, \mathrm{11)}$ |  | 25 | 49 | 29 | 34 | ns |
|  | $\mathrm{CB}_{0-7}$（CODE ID 10） |  | 25 | 33 | 29 | 32 | ns |
|  |  | $\Gamma$ | － | 20 | 入 33 | － 33 | ns |
|  | out／GENERATE | $\square$ | 32 | － | $\cdots$ | － 33 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | － | 34 | － | － | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 26 | 38 | 30 | 36 | ns |
|  | CODE ID 1.0 |  | 28 | 38 | 32 | 38 | ns |
|  | $\mathrm{LE}_{\text {IN }}$ From latched to transparent | $\checkmark$ | 40 | 54 | 44 | 48 | ns |
|  | LE ${ }_{\text {DIAG }}$ <br> From latched to transparent； Not Internal Control Mode | $\checkmark$ | 24 | 42 | 29 | 33 | ns |
| Internal Contro Mode | LEDIAG <br> From latched to transparent | $\digamma$ | 25 | 47 | 29 | 36 | ns |
|  | DATA $_{0-31}$ Via Diagnostic Latch |  | 25 | 47 | 30 | 37 | ns |

## SET－UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT |  | TO（LATCHING DATA） |  | SET－UP TIME MIN． | HOLD TIME MIN． | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA 0－31 |  | 乙 | LEIN | 6 | 4 | ns |
| $\mathrm{CB}_{0-7}$ |  | 入 | $\mathrm{LE}_{\text {IN }}$ | 5 | 4 | ns |
| DATA0－31 |  | 入 | LE ${ }_{\text {Out }} /$ GENERATE | 36 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID 00，11） |  | $\checkmark$ | LEout／GENERATE | 24 | 0 | ns |
| $\mathrm{CB}_{0-7}$（CODE ID ．10） |  | $\square$ | LE OUT／GENERATE | 24 | 0 | ns |
| CORRECT | $\Gamma$ | 7 | LEout／GENERATE | 20 | － | ns |
| DIAG MODE |  | 7 | LEout／GENERATE | 28 | 0 | ns |
| CODE 1D 1.0 |  | 入 | LE OUT／GENERATE | 28 | 0 | ns |
| LE ${ }_{\text {IN }}$ | $\widetilde{ }$ | マ | LE OUT／GENERATE | 37 | － | ns |
| DATA $_{0-31}$ |  |  | LE ${ }_{\text {diAG }}$ | 6 | 3 | ns |

## OUTPUT ENABLE／DISABLE TIMES <br> Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and

 measured to 0.5 V change of output voltage level．| FROM INPUT |  |  | TO OUTPUT | ENABLE |  | DISABLE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ENABLE | DISABLE |  | MIN． | MAX． | MIN． | MAX． |  |
| OE BYTE ${ }_{0-3}$ | 入 | $\Gamma$ | DATA $_{0-31}$ | 10 | 29 | 10 | 25 | ns |
| $\overline{\mathrm{OE}} \mathrm{SC}$ | ح | $\Gamma$ | $\mathrm{SC}_{0-7}$ | 10 | 30 | 10 | 26 | ns |

MINIMUM PULSE WIDTHS

| MIN． |  |  |
| :---: | :---: | :---: |
| 15 |  | ns |



NOTES:

1. BOLD indicates critical parameters.
2. Valid "DATA" and valid "CBin" are shown to occur simultaneously, since both busses are latched and opened by the "LEin" input.
*Assumes DATA bus becomes input 4 ns before LEin goes high.


## NOTES:

1. BOLD indicates critical parameters.
*Assumes "CB in" and/or "DATA in" are valid at least 4ns before "LE in" goes high.


## INPUT/OUTPUT INTERFACE CIRCUIT



Figure 11. Input Structure (All Inputs)


Figure 12. Output Structure

## TEST LOAD CIRCUIT



Figure 13.


Definitions:
$C_{L}=$ Load capacitance includes jig and probe capacitance.
$R_{T}=$ Termination should be equal to $Z_{\text {OUT }}$ of pulse generator.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 13 |

## ORDERING INFORMATION

IDT


Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Leadless Chip Carrier ( 50 mil centers)
Pin Grid Array
Plastic Leaded Chip Carrier
Plastic Pin Grid Array
Ceramic Quad Flat Pack
Standard Speed
High-Speed
Very High-Speed
Ultra-High-Speed
32-Bit E.D.C.

## ADVANCE INFORMATION IDT 49C465

MICROSLICE ${ }^{T M}$ PRODUCT

## FEATURES:

- 32-bit Wide Flow-thru EDC Unit
- Expandable to 64 -bits
- Single-chip 64-bit Generate Mode
- Separate System and Memory Busses
- On-chip Pipeline Register With External Control
- Corrects All Single-bit Errors
- Detects All Double-bit Errors, Some Multiple-bit Errors
- Error Detection Time-20ns
- Error Correction Time-25ns
- Internal Syndrome Register
- Four-bit Error Counter and Error Data Register On-chip
- Parity Generation on System Data Bus
- Low Power CMOS-100mA typical
- 144-pin PGA \& 164-pin Ceramic Quad Flatpack Packages


## DESCRIPTION:

The IDT49C465 is a 32-bit, two-data bus, Flow-thru EDC ${ }^{\text {TM }}$ unit. The chip provides single-error correction, and multiple-error detection of both hard and soft memory errors. It can be expanded to 64 -bit widths by cascading 2 units, without the need for additional external logic. The Flow-thru EDC has been optimized for speed and simplicity of control.

The EDC unit has been designed to be used in either of two configurations in an error correcting memory system. The bi-directional configuration is most appropriate for systems using bi-directional memory busses. A second system configuration utilizes external octal buffers, and is particularly well suited for systems using memory with separate I/O busses.

## FUNCTIONAL BLOCK DIAGRAM



MICROSLICE and Flow-thru EDC are trademarks of Integrated Device Technology, Inc.

## SYSTEM CONFIGURATIONS

The IDT49C465 EDC unit can be used in various configurations in an EDC system. The basic configurations are shown below.

Figure 1 illustrates a bi-directional configuration, which is most appropriate for systems using bi-directional memory busses. It is the simplest configuration to understand and use. During a correction cycle, the corrected data word can be simultaneously output on both the system bus and memory bus. Logically, no other parts are required for the correction function. During partial-word-write operations, the new bytes are internally combined with the corrected old bytes for checkbit generation and writing to memory.


Figure 1. BI-Directional Configuration

Figure 2 illustrates a separate I/O configuration. This is appropriate for systems using separate I/O memory busses. This configuration allows separate input and output memory busses to be used. Corrected data is output on the SD outputs for the system and rewrite to memory. Partial word-write bytes are combined externally for writing and checkbit generation.

Figure 3 illustrates a third configuration which utilizes external buffers and is also well suited for systems using memory with separate I/O busses. Internally, the checkbit generation function and the correction function are fully independent of each other and it is possible to correct memory data and generate checkbits from new system data simultaneously. Since data from memory does not need to pass through the part, the EDC system may operate in "bus-watch" mode. As in the separate I/O configuration, corrected data from the EDC is output on the SD outputs.


Figure 3. By-passed Configuration

Figure 4 illustrates the single-chip generate-only mode for very fast 64-bit checkbit generation, in systems that use separate check-bit-generate and detect-correct units. If this is not desired, 64-bit checkbit generation and correction can be done with just 2 EDC units. 64-bit correction is also straight-forward, fast and requires no extra hardware for the expansion.


Figure 4. 64-bit Generate-only Mode

## FUNCTIONAL DESCRIPTION

## 32-BIT MODE (CODE ID 1,0 = 00)

The error detection/ correction codes used consist of a modified Hamming code. The code is identical to that used on the IDT49C460.


Figure 5. 32-bit Mode

## 64-BIT MODE (CODE ID 1,0 = 10 \& 11)

The expansion bus topology is shown in Figure 6. This topology allows the syndrome bits used by the correction logic to be generated simultaneously in both parts used in the expansion. During a 64-bit detection or correction operation, "Partial-Checkbit" data and "PartialSyndrome" data is simultaneously exchanged between the two EDC units in opposite directions on dedicated expansion buses. This results in very short 64-bit detection and correction times. Typical detect time is 30 ns and typical correct time is 35 ns .


Figure 6. 64-bit Mode - 2 Cascaded IDT49C465 Devices

## 64-BIT GENERATE-ONLY MODE (CODE ID 1,0=01)

If the IDentity pins CODE ID $1,0=01$, a single EDC is placed in the 64 -bit generate-only mode. In this mode, the lower 32 bits of the 64-bit data word enter the device on the $\mathrm{MD}_{0-3}$ i inputs and the upper 32 bits enter the device on the $\mathrm{SD}_{0-31}$ inputs. This provides the device with the full 64-bit word from memory. The resultant generated checkbits are output on the $\mathrm{CBO}_{0-7}$ outputs.


Figure 7. 64-bit Generate-only Mode (Single-chip)

PIN DESCRIPTIONS

\begin{tabular}{|c|c|c|}
\hline SYMBOL \& I/O \& DESCRIPTION \\
\hline \multicolumn{3}{|l|}{10 susses ano coninous} \\
\hline MD \({ }_{0-31}\) \& I/O \& Memory Data: These I/O pins accept a 32-bit data word from memory for error detection and/or correction. They also output data to be written to memory when the EDC unit is used in the bi-directional mode. \\
\hline MLE \& 1 \& Memory Latch Enable: MLE is used to latch data at the MD inputs and checkbits at the CBI inputs. When identified as the \#2 slice in a 64-bit cascade, the checkbit latch is bypassed. The latch is transparent when MLE is high; data is latched when MLE is low. \\
\hline MOE \& 1 \& Memory Output Enable*: MOE enables Memory Data output drivers when low. \\
\hline \[
\begin{aligned}
\& \hline \mathrm{SD}_{0-7} \\
\& \mathrm{SD}_{8-15} \\
\& \mathrm{SD}_{18-23} \\
\& \mathrm{SD}_{24-31}
\end{aligned}
\] \& 1/0 \& System Data: Data from MD \(_{0-31}\) appears at these pins corrected if MODE \(0,1=11\), or uncorrected in the other 3 modes. The BEn inputs must be asserted and the SOE pin must be low to enable the SD output buffers during a read cycle. In a write or partial-write cycle for separate I/O memory systems, the byte not-to-be modified appears at SDn to SD +7 if BEn is high, and SOE is low for re-writing to memory. The new bytes to be written are input by the SDn pins, if BEn is low for writing checkbits to memory. In a write or partial-write cycle for bi-directional memory systems, the byte not to be modified is redirected to the MD I/O pins if BEn is high, for checkbit generation and rewriting to memory via the MD I/O pins. SOE must be high to avoid enabling the output drivers to the system bus in this mode. The new bytes to be written are input by the SDn pins for checkbit generation and writing to memory. BEn must be low to properly direct the input data from the System Data bus to the MD I/O pins for checkbit generation and writing to the checkbit memory. \\
\hline PLE \& 1 \& PipeLine Enable*: \(\overline{P L E}\) is an input which controls a pipeline latch on the SD bus outputs. The latch is transparent when PLE is low; the data is latched when PLE is high. \\
\hline SLE \& 1 \& System Latch Enable: SLE is an input used to latch data at the SD inputs. The latch is transparentwhen SLE is high; the data is latched when SLE is low. \\
\hline SOE \& 1 \& System Output Enable*: Enables System output drivers if corresponding ByteEnable inputs are active (see Byte Enable Select). \\
\hline \(B E_{0-3}\) \& 1 \& \begin{tabular}{l}
Byte Enables: In systems using separate I/O memory buses, BEn is used to enable the SD outputs for byte \(n\). In systems using Bi-directional I/O memory buses, the BEn pins also control the Memory-Data-byte mux. When BEn is high, the corrected or uncorrected data from the memory data latch is directed to the MD I/O pins and used for checkbit generation for byten. This is used in partial-word-write operations or during correction cycles. When BEn is low, the data from the system data latch is directed to the MD I/O pins and used for checkbit generation for byte \(n\). This is used during partial-word-write operations. \(\mathrm{BE}_{0}\) controls \(\mathrm{SD}_{0-7}\) \\
\(\mathrm{BE}_{1}\) controls \(\mathrm{SD}_{8-15}\) \\
\(\mathrm{BE}_{2}\) controls \(\mathrm{SD}_{16-23}\) \\
\(\mathrm{BE}_{3}\) controls \(\mathrm{SD}_{24-31}\)
\end{tabular} \\
\hline \(\mathrm{P}_{0-3}\) \& 1/0 \& Parity I/O: The parity I/O pins for bytes 0 to 3 . These pins output the parity of their respective bytes when that byte is being output on the SD bus. These pins serve as parity inputs and are used in generating the parity error signal under certain conditions (see byte enable definitions). The parity is even or odd depending on the state of the Parity SELect pin (PSEL). \\
\hline PSEL \& 1 \& Parity SELect: If the Parity SELect pin is low, the parity is even. If the Parity SELect pin is high, the parity is odd. \\
\hline \multicolumn{3}{|l|}{1NPUTS} \\
\hline CBI \& 1 \& \begin{tabular}{l}
CheckBits-In (00, 01) CheckBits-In-1 (10) Partial-Syndrome-ln (11): \\
In a single EDC system or in the\#1 position of a cascaded EDC syster, these inputs accept the checkbits ( 0 to 7) from the RAM. In the \#2 position in a cascaded EDC system, these inputs accept the "Partial-Syndromes" from the \#1 EDC unit.
\end{tabular} \\
\hline CLEAR \& 1 \& \(\overline{C L E A R}\) : When the CLEAR pin is pulled low, the error data register, the syndrome register, and the error counter are cleared. \\
\hline CODE \(\mathrm{ID}_{1,0}\) \& 1 \& \begin{tabular}{l}
CODE IDentity: Inputs which identify the slice position/functional mode of the 49C465. \\
(00) Single 32-bit EDC unit \\
(10) Position 1 of a 64 -bit cascade \\
(01) 64-bit "Checkbit-generate-only" unit \\
(11) Position 2 of a 64 -bit cascade
\end{tabular} \\
\hline MODE \(_{1,0}\) \& 1
\((00)\)

$(10)$
$(01)$

(11) \& | MODE select: Selects one of four operating modes. When mode changes are made, care mustbe taken not to change both MODE bits simultaneously. |
| :--- |
| Error Data/Zero Source: Allows the uncorrected data captured from an error event by the Error-Data Register to be read by the system for diagnostic purposes. The Error-Data Register is cleared by toggling CLEAR low. Clearing the Error-Data Register provides a source of all-zero-data for hardware initialization of memory if this desired. The Syndrome register and Error-Data Register record the syndrome and uncorrected data from the first error that occurs after they are reset by the CLEAR pin. Specifically, the syndrome register and Error-Data Register are updated when there is a positive edge on SYNCLK, an error condition is indicated (ERROR = low), and the error counter indicates zero. |
| Generate/Detect: In this mode, error correction is disabled. Error generation and detection are normal. |
| Output Syndrome/Insert diagnostic check-bits: In this mode, the contents of the syndrome register and error counter are made available for output on the SD bus. This allows the syndrome bytes for an indicated error to be read by the system for error logging purposes. The syndrome register and the Error Data register are updated when there is a positive edge on SYNCLK, an error condition is indicated and the error counter indicates zero errors. Thus, the syndrome register saves the syndrome that was present when the first error occurred after the error counter was cleared. The syndrome register and the error counter are cleared by toggling CLEAR low. The error counter lets the system tell if more than one error has occurred since the last time the syndrome or error data register was read. Normal: Normal EDC operation. | <br>

\hline
\end{tabular}

PIN DESCRIPTIONS (Cont'd.)

| SYMBOL | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| NPUTS (Comtal |  |  |
| PCBlo-7 | 1 | Partial-CheckBIts-In (10) Partial-CheckBits-ln (11): <br> In a single EDC system, these inputs are tied to VCC. In a cascaded EDC system, the "Partial-Checkbits" bits used by the \#1 part are accepted by these inputs. In the \#2 position of a cascaded EDC system, "Partial checkbits" generated by the \#1 part are accepted by these inputs. |
| RES | 1 | REServed: The REServed pin is a dedicated test input, and must be tied to Vss. |
| SYNCLK | 1 | SYNdrome CLocK:If ERRORis low, and the error counter indicates zero errors, syndrome bits are clocked into the syndrome register, and data from the outputs of the Memory Data latch are clocked into the error data register, on the low-to-high edge of SYNCLK. If ERROR is low, the error counter will increment on the low-to-high edge of SYN CLK, unless the error counter indicates fifteen errors. |
| SCLKEN | 1 | SYNCLK ENABLE: The SCLKEN enables the SYNCLK signal. SYNCLK is ignored (internally low) if SCLKEN is high. |
| OUTPUTS AND ENABLES |  |  |
| $\mathrm{CBO}_{0-7}$ | 0 | CheckBits-Out (00, 01) Partial-CheckBits-Out (10) Checkbits-Out (11): <br> In a single EDC system, the checkbits are output to memory on these outputs. In the \#1 position In a cascaded EDC system, the "Partial-checkbits" used by the \#2 slice are output by these outputs. In the \#2 position in a cascade, the checkbits appear at these outputs. |
| CBOE | 1 | CheckBits Out Enable*: Enables checkbit output drivers when low. |
| $\mathrm{SYO}_{0-7}$ | 0 | SYndrome-Out (00) Partial-SYndrome-Out (10) Partial-Checkbits-Out (11): <br> In a 32-bit EDC system, the syndrome bits can be output from these outputs if desired. In the \#1 position in a 64-bit cascaded system, the "Partial-Syndrome" bits appear at these outputs. In the \#2 position in a cascaded EDC system, the "Partial-Checkbits" appear at these outputs. |
| ERROR | 0 | ERROR: When in 'normal' mode, a low on this pin indicates that one or more errors have been detected. |
| MERROR | 0 | Multple ERROR: When low, this pin indicates that two or more errors have been detected. |
| PERR | 0 | Parity ERRor: When low, this pin indicates a parity error.Parity error is not gated or latched internally (see Byte Enable definitions). |
| POWER SUPP Y PINS |  |  |
| VCC ${ }_{1-10}$ | P | +5 Volts |
| VSS ${ }_{1-12}$ | P | Ground |

## DIAGNOSTIC FEATURES

Direct Checkblt Readback - Internal data paths allow both the checkbit output bus and the checkbit input bus to be read directly by the system bus for diagnostic purposes. The two checkbit busses are read via the System Data bus by entering the 'Syndrome Output' mode and enabling the System Data output drivers.

Direct Read-Path CheckbIt Injection-In the "Output-Syndrome" Mode, bits ${ }_{0-7}$ of the System Data latch are presented to the inputs of the CheckBit Input latch. If MLE is strobed, the checkbit latch will be loaded with this value, in place of the checkbits from memory. This allows the correction function of the EDC to be verified "on-board".
"Generate/Detect-only" Mode-When the EDC unit is in the "Generate/Detect-only" mode, data is not corrected or altered by the error correction network.

Error Counter-The four-bit on-board error counter is incremented if: the error counter contents does not indicate "F" HEX and there is a positive transition on the SYNCLK input when the ERROR signal is low. This counter is cleared by pulling the CLEAR input low. The counter is read via the System Data bus by entering the Syndrome output mode and enabling the System Data output drivers.

Error Data Register - The uncorrected data from the Memory Data register output bus is stored in the Error Data Register if: the error counter contents indicates " 0 " and there is a positive transition on the SYNCLK input when the ERROR signal is low. Thus, the Error Data Register contains memory data corresponding to the first error to occur since the register was cleared. This register is cleared by pulling the CLEAR input low. The register is read via the System Data bus by entering the 'Error-Data-Output' mode and enabling the System Data output drivers. This register can be used as an "all-zero-data" data source for memory initialization, in systems where the initialization process is to be done entirely by the memory controller without interaction with the operating system.

Syndrome Register-After an error has been detected, the syndrome bits generated are clocked into the internal syndrome register if: the error counter contents indicates " 0 ", and there is a positive transition on the SYNCLK input when the ERROR signal is low. This register is cleared by pulling the CLEAR input low. The register is read via the System Data bus by entering the 'Syndrome Output' mode and enabling the System Data output drivers.

## PIN CONFIGURATIONS



## PIN CONFIGURATIONS


Produc selechor and Grose Meference Cutces
Technology/Canobilmes
Qually and Rellabiny
Stutic RAM
Thutimport RaMs
Firo Memories
Digutal Signal Processing (DSP)
Bic-Sice Microprocessor Devices (M1OROSLCE ${ }^{\text {mh }}$ ) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Converston
ECl Procucts
Subsysiems ModulesApplication and Techmical Notes
Package Dagram Oummes

## REDUCED INSTRUCTION SET COMPUTER (RISC) PROCESSORS

## The power of RISC

RISC concepts run counter to many of the microprocessor architectural and design theories of the last two decades. RISC theory concludes that less is better and faster. This reverses the trend to add more instruction capability and hardware functions to the already complex structure of the microprocessor.

RISC research began in the mid-1970s at IBM. Researchers discovered that although microprocessors and their instruction sets were growing more complex, high-level language compilers typically used only a fraction of those instructions. When they analyzed how the software used hardware resources, it was further discovered that most of the software consisted of very simple instructions. Complex instructions found in CISC architectures were used infrequently. In fact, 20 percent of a computer's instructions controlled 80 percent of its processing work.

Further developments at IBM, Stanford and the University of California at Berkeley confirmed these conclusions and led to the emergence of RISC technology. Although debate continues over the various RISC architectures, research at Stanford introduced the concept of using compilers to optimize the speed and efficiency of program execution. The focus on using optimizing compilers to maximize the performance of the RISC architecture is the essence of the R3000 design philosophy.

## RISC or CISC?

What makes RISC so powerful? A design methodology that demands a "hand-in-glove" development across many disciplinesfrom custom VLSI, CPU organization and systems architecture to operating systems and compiler designs. Unlike CISC processors, the RISC architecture design was not handicapped by having to be backward compatible with prior generations of software. The conventional CISC design approach often sacrifices performance to retain compatibility.

Further, the RISC instruction set is simplified and thereby executes faster than CISC instruction sets. Only those instructions that are most frequently used are included. With fewer instructions, the streamlined architecture results in a smaller die that allows faster clock rates. A design goal of RISC is to minimize the CPU cycles required for each instruction, approaching the performance of one cycle or less per instruction. Even today's most advanced CISC processors average over 5 cycles per instruction. IDT's R3000

RISC processor, in comparison, averages only 1.25 cycles per instruction, the lowest in the industry.

The R3000* family of RISC processors, including the IDT79R3000 Central Processing (Unit) (CPU), the IDT79R3010 Floating Point Accelerator (FPA), and the IDT79R3020 Write Buffers, was developed at MIPS Computer Systems. MIPS was an early pioneer in RISC technology. They introduced the first commercially available RISC processor in 1985, the R2000, based upon research completed at Stanford University in the 70's. The R3000 family offers a path to significant improvements in system performance without the increasingly complex circuitry used to improve the performance of CISC processors.

## IDT Components for Cache and Memory Interface

IDT offers a broad range of cache RAMs and high-speed logic to complement the R2000/R3000 RISC components and provide a fully integrated approach to RISC design. SRAMs available include densities from 16 K to 1 megabit and feature access times as low as 20 nanoseconds ( ns ) for standard CMOS and 10ns for BiCEMOS/ECL SRAMs.

Devices specifically developed for RISC systems include IDT's new 715864 K by 16 latched SRAM. This combination device helps eliminate propagation delay in the cache-logic interface and thereby boost sytem speed. These standard and proprietary devices can be configured by cache size and speed to match a wide variety of applications from embedded control to highperformance workstations. IDT components typically used for cache and memory interface in the R3000 system include:

|  | PART NUMBER | DESCRIPTION | SPEED |
| :---: | :---: | :---: | :---: |
| Cache Memory | - IDT6116 <br> - IDT71586 <br> - IDT7198 <br> - IDT7164 <br> - IDT71258 | $2 \mathrm{~K} \times 8$ SRAM <br> 4K $\times 16$ Latch/SRAM <br> 16K $\times 4$ SRAM <br> $8 \mathrm{~K} \times 8$ SRAM <br> $64 \mathrm{~K} \times 4$ SRAM | 20ns Access Time 35ns Access Time 20ns Access Time 25ns Access Time 25ns Access Time |
| Bus Interface Logic | - IDT74FCT373A <br> - IDT74FCT374A <br> - IDT74FCT240A <br> - IDT74FCT244A <br> - IDT74FCT646A <br> - IDT74FCT823A | Octal Latch <br> Octal Register <br> Octal Buffer <br> Octal Buffer <br> Bi-directional Latch <br> 9 -bit Register |  |

RISC Subsystem Modules and Peripheral Support
IDT is introducing a number of R3000 CPU subsytem modules as well as high-speed SRAM cache-modules targeted for RISCbased sytems. These surface mount modules decrease motherboard complexity and thereby decrease overall system cost. Be-
cause IDT modules and their components are fully tested, the need for component testing is eliminated. All individual components are selected and tested for their sub-system speed-timing compatibility. Modules also expedite sytem development and therefore decrease time-to-market.

RISC MODULES AND PERIPHERAL COMPONENTS


## TABLE OF CONTENTS

CONTENTS PAGE
Reduced Instruction Set (RISC) Processors
IDT 79R2000A RISC CPU Processor (S14-9, S14-67, S14-72, S14-78) ..... S9-1
IDT 79R2010A RISC CPU Write Buffer (S14-9, S14-67, S14-72, S14-78) ..... S9-8IDT 79R2020AIDT 79R3000RISC CPU Write Buffer (S14-9, S14-67, S14-72, S14-78)S9-14
RISC CPU Processor (S14-9, S14-67, S14-72, S14-78) ..... S9-20
IDT 79R3010
RISC Floating-Point Accelerator (FPA) (S14-9, S14-67, S14-72, S14-78) ..... S9-39
IDT 79R3020IDT SPPIDT 7RS201M/120RISC CPU Write Buffer (S14-9, S14-67, S14-72, S14-78)S9-52
System Programmer's Package (SPP) (S14-9, S14-67, S14-72, S14-78) ..... S9-66
R3000 MAC II Board (S14-9, S14-67, S14-72, S14-78) ..... S9-68
RISComputer ${ }^{\text {m }}$ Development System (S14-9, S14-67, S14-72, S14-78) ..... S9-71
M/2000 RISComputer ${ }^{\text {m" }}$ Development System (S14-9, S14-67, S14-72, S14-78) ..... S9-73

## FEATURES:

- Full 32-bit Operation-Thirty-two 32-bit registers and all instructions and addresses are 32-bit.
- Efficient pipelining-The CPU's 5 -stage pipeline design assists in obtaining an execution rate approaching one instruction per cycle. Pipeline stalls and exceptions are handled precisely and efficiently.
- On-chip Cache Control-The R2000A provides a high bandwidth memory interface that handles separate external Instruction and Data Caches ranging in size from 4 to 64 Kbytes each. Both the caches are accessed during a single CPU cycle. All cache control is on-chip.
- On-Chip Memory Management Unit-A fully-associative, 64 entry Transition Lookaside Buffer (TLB) provides fast address translation for virtual-to-physical memory mapping of the 4 Gigabyte virtual address space.
- Coprocessor Interface - The R2000A generates all addresses and handles memory interface control for up to three additional tightly coupled external processors.
- Optimizing Compilers available include: C, FORTRAN, Pascal, PL/1, COBOL, Ada
- UNIX ${ }^{\text {m" }}$ System V. 3 and BSD 4.3 operating systems supported.
- High-speed CEMOS ${ }^{\text {m }}$ technology
- Pin, function and software compatible with the MIPS Computer Systems R2000A RISC CPU.
- 12.5 MHz or 16.7 MHz clock rate yields 10 to 13 MIPS sustained throughput.
- Military product compliant to MIL-STD -883, Class B


## DESCRIPTION:

Please see the 79R3000 data sheet for complete description. The R3000 is a superset of the R2000A and is available in 16.7,20, and 25 MHz clock rates. For the differences between the R2000A and R3000 please see the "R3000 Family Hardware User's Manual" or the R3000 data sheet section entitled "Backward Compatibility with 79R2000A".

## PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS ${ }^{(1,3)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage ${ }^{(2)}$ | -0.5 to +7.0 | -0.5 to +7.0 | V |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $\mathrm{V}_{\mathbb{N}}$ minimum $=3.0 \mathrm{~V}$ for pulse width less than 15 ns . $\mathrm{V}_{\mathbb{I}}$ should not exceed $V_{c c}+0.5$ volts.
3. Not more than one output at a time should be shorted. Duration of the short should not exceed 30 seconds.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS-

COMMERCIAL TEMPERATURE RANGE ( $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | 12.5 MHz |  | 16.67 MHż |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OHT}}$ | Output HIGH Voltage ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOH}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |
| $V_{\text {OLT }}$ | Output LOW Voltage ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.8 | - | 0.8 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage(5) |  | 2.0 | - | 2.0 | - | V |
| $V_{\text {L }}$ | Input LOW Voltage ${ }^{(1)}$ |  | - | 0.8 | - | 0.8 | V |
| $V_{\text {HS }}$ | Input HIGH Voltage ${ }^{(2,5)}$ |  | 3.0 | - | 3.0 | - | V |
| $V_{\text {LLS }}$ | Input LOW Voltage ${ }^{(1,2)}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 10 | - | 10 | pF |
| $\mathrm{C}_{\text {OUt }}$ | Output Capacitance |  | - | 10 | - | 10 | pF |
| $\mathrm{I}_{\mathrm{cc}}$ | Operating Current | $V_{C C}=$ Max. | - | 500 | - | 575 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Leakage (3) | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -10 | - | -10 | - | $\mu \mathrm{A}$ |
| $\mathrm{l}_{02}$ | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

DCELECTRICALCHARACTERISTICS -MILITARYTEMPERATURE RANGE ( $\left.T_{A}=-55^{\circ} \mathrm{Cto}+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{C C}=$ Min., $I_{O H}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OHT}}$ | Output HIGH Voltage ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |
| VoLt | Output LOW Voltage(4) | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage(5) |  | 2.0 | - | 2.0 | - | V |
| $\mathrm{V}_{12}$ | Input LOW Voltage ${ }^{(1)}$ |  | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{\text {HS }}$ | Input HIGH Voltage ${ }^{(2,5)}$ |  | 3.0 | - | 3.0 | - | V |
| $\mathrm{V}_{\text {LS }}$ | Input LOW Voltage ${ }^{(1,2)}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 10 | - | 10 | pF |
| Cout | Output Capacitance |  | - | 10 | - | 10 | pF |
| $\mathrm{I}_{\mathrm{CO}}$ | Operating Current | $V_{C C}=$ Max. | - | 575 | - | 675 | mA |
| $\mathrm{I}_{\text {H }}$ | Input HIGH Leakage ${ }^{(3)}$ | $V_{H H}=V_{C C}$ | - | 10 | - | 10 | $\mu \mathrm{A}$ |
|  | Input LOW Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{LL}}=\mathrm{GND}$ | -10 | - | -10 | - | $\mu \mathrm{A}$ |
| loz | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

## NOTES:

1. $\mathrm{V}_{\mathrm{KL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 15 ns . $\mathrm{V}_{\mathrm{IL}}$ should not fall below -0.5 Volts for longer periods.
2. $V_{I H S}$ and $V_{\text {ILS }}$ apply to $C l k 2 x S y s, C I k 2 x S m p, C l k 2 s R d, C l k 2 x P h i, ~ C p B u s y, ~ a n d ~ R E S E T * . ~$
3. These parameters do not apply to the clock inputs.
4. $\mathrm{V}_{\text {OHT }}$ and $\mathrm{V}_{\text {OLt }}$ apply to the bidirectional data and tag busses only. Note that $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{VL}}$ also apply to these signals.
5. $V_{I H}$ should not be held above $V_{c c}+0.5$ Volts.

AC ELECTRICAL CHARACTERISTICS -
COMMERCIAL TEMPERATURE RANGE ( $T_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | TEST CONDITION | $12.5 \mathrm{MHz}$ |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK |  |  |  |  |  |  |  |
| TCkHigh | Input Clock High | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkLow | Input Clock Low | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkP | Input Clock Period CIk2xSys to CIk2xSmp Clk2xSmp to Clk2xRd Clk2xSmp to Clk2xPhi |  | $\begin{gathered} 40 \\ 0 \\ 0 \\ 11 \end{gathered}$ | $\begin{gathered} 500 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \end{gathered}$ | $\begin{gathered} 30 \\ 0 \\ 0 \\ 9 \end{gathered}$ | $\begin{gathered} 500 \\ \text { tcyc } / 4 \\ \text { teyc } / 4 \\ \text { tcyc } / 4 \end{gathered}$ | ns <br> ns <br> ns <br> ns |

RUN OPERATION

| TDEn | Data Enable ${ }^{(3)}$ |  | - | -2.5 | - | -2 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TDDIs | Data Disable ${ }^{(3)}$ |  | - | -1.5 | - | -1 | ns |
| tDVal | Data Valid | Load $=25 \mathrm{pF}$ | - | 3.5 | - | 3 | ns |
| TWrDly | Write Delay | Load $=25 \mathrm{pF}$ | - | 7.5 | - | 5 | ns |
| TDS | Data Set-up |  | 11.5 | - | 9 | - | ns |
| TRSDS | Reset Pin Set-up |  | 18 | - | 15 | - | ns |
| TDH | Data Hold |  | -2.5 | - | -2.5 | - | ns |
| TCBS | CpBusy Set-up |  | 15 | - | 13 | - | ns |
| TCBH | CpBusy Hold |  | -2.5 | - | -2.5 | - | ns |
| Tacty | Access Type (1:0) | Load $=25 \mathrm{pF}$ | - | 10 | - | 7 | ns |
| TAT2 | Access Type (2) | Load $=25 \mathrm{pF}$ | - | 20 | - | 17 | ns |
| TMWr | Memory Write | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TExe | Exception | Load $=25 \mathrm{pF}$ | - | 10 | - | 7 | ns |
| STALL OPERATION |  |  |  |  |  |  |  |
| TSAVal | Address Valid | Load $=25 \mathrm{pF}$ | - | 38 | - | 30 | ns |
| TSAcTy | Access Type | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TMRd | Memory Read Initiate | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TMRdT | Memory Read Terminate | Load $=25 \mathrm{pF}$ | - | 10 | - | 7 | ns |
| TSd | Run Terminate | Load $=25 \mathrm{pF}$ | - | 25 | - | 17 | ns |
| TRun | Run Initiate | Load $=25 \mathrm{pF}$ | - | 15 | - | 12 | ns |
| TSMWr | Memory Write | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TSEx | Exception Valid | Load $=25 \mathrm{pF}$ | - | 28 | - | 20 | ns |

## RESET INITIALIZATION

| Trst | Reset Pulse Width |  | 6 | - | 6 | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TrstPLL | Reset timing, Phase-lock on ${ }^{(5)}$ |  | 3000 | - | 3000 | - |
| Trstcp | Reset timing, Phase-lock off ${ }^{(5)}$ |  | 128 | - | 128 | - |

## CAPACITIVE LOAD DERATION

| CLD | Load Derate | 0.5 | 2.5 | 0.5 | 2 | $n s / 25 p F$. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four $2 x$ Clocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual".
5. Those parameters apply only when the 79R2010A Floating Point Compression is connected to the CPU.

AC ELECTRICALCHARACTERISTICS - MILITARYTEMPERATURERANGE $\left(T_{A}=-55^{\circ} \mathrm{C} \mathrm{Co}^{\circ}+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| CLOCK |  |  |  |  |  |  |  |
| TCkHigh | Input Clock High | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkLow | Input Clock Low | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkP | Input Clock Period Clk2xSys to Clk2xSmp Clk2xSmp to Clk2xRd $\mathrm{Clk} 2 \times 5 \mathrm{mp}$ to $\mathrm{Clk} 2 \times \mathrm{Phi}$ |  | $\begin{gathered} 40 \\ 0 \\ 0 \\ 11 \\ \hline \end{gathered}$ | $\begin{gathered} 500 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \end{gathered}$ | $\begin{gathered} 30 \\ 0 \\ 0 \\ 9 \\ \hline \end{gathered}$ | 500 <br> tcyc/4 <br> toyc/4 <br> tcyc/4 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| RUN OPERATION |  |  |  |  |  |  |  |
| TDEn | Data Enable ${ }^{(3)}$ |  | - | -2.5 | - | -2 | ns |
| TDDIs | Data Disable ${ }^{(3)}$ | , | - | -1.5 | - | -1 | ns |
| TDVal | Data Valid | Load $=25 \mathrm{pF}$ | - | 3.5 | - | 3 | ns |
| TWrDly | Write Delay | Load $=25 \mathrm{pF}$ | - | 7.5 | - | 5 | ns |
| TDS | Data Set-up |  | 11.5 | - | 9 | - | ns |
| TRSDS | Reset Pin Set-up |  | 18 | - | 15 | - | ns |
| TDH | Data Hold |  | -4 | - | -4 | - | ns |
| TCBS | CpBusy Set-up |  | 15 | - | 13 | - | ns |
| TCBH | CpBusy Hold |  | -4 | - | -4 | - | ns |
| TAcTy | Access Type (1:0) | Load $=25 \mathrm{pF}$ | - | 10 | - | 7 | ns |
| TAT2 | Access Type (2) | Load $=25 \mathrm{pF}$ | - | 20 | - | 17 | ns |
| TMWr | Memory Write | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TExe | Exception | Load $=25 \mathrm{pF}$ | - | 10 | - | 7 | ns |
| STALL OPERATION |  |  |  |  |  |  |  |
| TSAVal | Address Valid | Load $=25 \mathrm{pF}$ | - | 38 | - | 30 | ns |
| TSAcTy | Access Type | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TMRdI | Memory Read Initiate | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TMRdT | Memory Read Terminate | Load $=25 \mathrm{pF}$ | - | 10 | - | 7 | ns |
| TSd | Run Terminate | Load $=25 \mathrm{pF}$ | - | 25 | - | 17 | ns |
| TRun | Run Initiate | Load $=25 \mathrm{pF}$ | - | 15 | - | 12 | ns |
| TSMWr | Memory Write | Load $=25 \mathrm{pF}$ | - | 35 | - | 27 | ns |
| TSEx | Exception Valid | Load $=25 \mathrm{pF}$ | - | 28 | - | 20 | ns |
| RESET INITIALIZATION |  |  |  |  |  |  |  |
| Trst | Reset Pulse Wdith |  | 6 | - | 6 | - | TckP |
| TrstPLL | Reset timing, Phase-lock on ${ }^{(5)}$ |  | 3000 | - | 3000 | - | TckP |
| Trst | Reset timing, Phase-lock off ${ }^{(5)}$ |  | 128 | - | 128 | - | TckP |
| CAPACITIVE LOAD DERATION |  |  |  |  |  |  |  |
| CLD | Load Derate |  | 0.5 | 2.5 | 0.5 | 2 | ns/25pF |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four $2 x$ Clocks: Clk $2 x$ Sys, Clk $2 x$ Smp, Clk $2 x$ Rd, and Clk2xPhi.
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual".
5. Those parameters apply only when the 79R2010A Floating Point Compression is connected to the CPU.

ORDERING INFORMATION


## FEATURES:

- Hardware Support of Single- and Double-Precision Operations:
- Floating-point Add
- Floating-Point Subtract
- Floating-Point Multiply
- Floating-Point Divide
- Floating-Point Comparisons
- Floating-Point Conversions
- Peak Speed: 13-17 mips (loads, stores and moves)
- Peak Speed: 6-8 MFLOPS (single- or Double-precision)
- Cycle Time: $60-80 \mathrm{~ns}$ ( 12.5 or 16.7 MHz )
- Direct High-Speed Interface to IDT79R2000A Processor
- Supports Full Conformance With IEEE 754-1985 FloatingPoint Specification.
- Floating-Point Registers: Sixteen 64-bit registers.
- High-Speed CEMOS ${ }^{\text {™ }}$ technology
- Pin, functionally and software compatible with the MIPS Computer System's R2010A RISC FPA.
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

Please see the Data Sheet for 79R3010 for complete description.

## PIN CONFIGURATION (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS ${ }^{(1,3)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage ${ }^{(2)}$ | -0.5 to +7.0 | -0.5 to +7.0 | V |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $V_{\mathbb{I N}}$ minimum $=3.0 \mathrm{~V}$ for pulse width less than 15 ns . $V_{\mathbb{I N}}$ should not exceed $V_{c c}+0.5$ volts.
3. Not more than one output at a time should be shorted. Duration of the short should not exceed 30 seconds.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS -

COMMERCIAL TEMPERATURE RANGE ( $\left(\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $V_{\text {OLFP }}$ | Output LOW Voltage ${ }^{(5)}$ | $\mathrm{V}_{C \mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathrm{OL}}=1.5 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage ${ }^{(6)}$ |  | 2.0 | - | 2.0 | - | V |
| $\mathrm{V}_{12}$ | Input LOW Voltage (1) |  | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{HS}}$ | Input HIGH Voltage ${ }^{(2,6)}$ |  | 3.0 | - | 3.0 | - | V |
| $\mathrm{V}_{\text {LS }}$ | Input LOW Voltage ${ }^{(1,2)}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{HCC}}$ | Input HIGH Voltage ${ }^{(4,6)}$ |  | 4.0 | - | 4.0 | - | V |
| $\mathrm{V}_{\text {LLC }}$ | Input LOW Voltage ${ }^{(1,4)}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 10 | - | 10 | pF |
| $\mathrm{Cout}^{\text {O }}$ | Output Capacitance |  | - | 10 | - | 10 | pF |
| ${ }^{\text {I C }}$ | Operating Current | $V_{C C}=$ Max. | - | 550 | - | 625 | mA |
| $\mathrm{C}_{\text {Lo }}$ | Load Capacitance |  | - | 50 | - | 50 | pF |
| $\mathrm{I}_{1+}$ | Input HIGH Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{C C}$ | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| 111 | Input LOW Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{LL}}=\mathrm{GND}$ | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| loz | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS -MILITARY TEMPERATURE RANGE ( $T_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+125^{\circ} \mathrm{C}, \mathrm{K}_{\mathrm{C}} \mathrm{C}=+5 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $V_{\text {OLFP }}$ | Output LOW Voltage ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\mathrm{OL}}=1.5 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage ${ }^{(6)}$ |  | 2.0 | - | 2.0 | - | V |
| $V_{\text {lL }}$ | Input LOW Voltage(1) |  | - | 0.8 | - | 0.8 | V |
| $V_{i H S}$ | Input HIGH Voltage ${ }^{(2,6)}$ |  | 3.0 | - | 3.0 | - | V |
| $V_{\text {LS }}$ | Input LOW Voltage ${ }^{(1,2)}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{HC}}$ | Input HIGH Voltage ${ }^{(4,6)}$ |  | 4.0 | - | 4.0 | - | V |
| $V_{\text {LLC }}$ | Input LOW Voltage ${ }^{(1,4)}$ |  | - | 0.4 | - | 0.4 | V |
| $\mathrm{C}_{1 \mathrm{~N}}$ | Input Capacitance |  | - | 10 | - | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | - | 10 | - | 10 | pF |
| Icc | Operating Current | $V_{C C}=$ Max. | - | 675 | - | 720 | mA |
| $\mathrm{C}_{\text {LD }}$ | Load Capacitance |  | - | 50 | - | 50 | pF |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Leakage ${ }^{(3)}$ | $\mathrm{V}_{1 H}=\mathrm{V}_{C C}$ | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| 111 | Input LOW Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{LL}}=\mathrm{GND}$ | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

## NOTES:

1. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 15 ns . $\mathrm{V}_{\mathrm{IL}}$ should not fall below -0.5 Volts for longer periods.
2. $\mathrm{V}_{\text {IHS }}$ and $\mathrm{V}_{\text {ILS }}$ apply to CIk2xSys, CIk2xSmp, CIk2sRd, Clk2xPhi, CpBusy, and Reset".
3. These parameters do not belong to the clock inputs.
4. $\mathrm{V}_{\mathrm{IHC}}$ and $\mathrm{V}_{\mathrm{ILS}}$ apply to Run and Exception*.
5. Volfp applies to the FPPresent* pin only.
6. $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{H}}$ should not be held above $\mathrm{V}_{\mathrm{CC}}+0.5$ Volts.

AC ELECTRICAL CHARACTERISTICS -
COMMERCIAL TEMPERATURE RANGE ( $\left(\mathrm{A}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION |  | $\mathrm{Hz}$ | 16 | $\mathrm{Hz}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK |  |  |  |  |  |  |  |
| TCkHigh | Input Clock High | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkLow | Input Clock Low | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkP | Input Clock Period Clk2xSys to Clk2xSmp CIk2xSmp to CIk2xRd Clk2xSmp to Clk2xPhi |  | $\begin{gathered} 40 \\ 0 \\ 0 \\ 11 \end{gathered}$ | 500 <br> tcyc/4 <br> tcyc/4 <br> tcyc/4 | $\begin{gathered} 30 \\ 0 \\ 0 \\ 9 \end{gathered}$ | $\begin{gathered} 500 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| TIMING PARAMETERS |  |  |  |  |  |  |  |
| TDEn | Data Enable ${ }^{(3)}$ |  | - | -2.5 | - | -2 | ns |
| TDDIs | Data Disabie ${ }^{(3)}$ |  | 0 | - | 0 | - | ns |
| TDVal | Data Valid | Load $=25 \mathrm{pF}$ | - | 3.5 | - | 3 | ns |
| TDS | Data Set-up |  | 11.5 | - | 9 | - | ns |
| TDH | Data Hold |  | -2.5 | - | -2.5 | - | ns |
| TFpCond | Fp Condition |  | - | 45 | - | 35 | ns |
| TFpBusy | Fp Busy |  | - | 20 | - | 15 | ns |
| TFpint | Fp Interrupt |  | - | 55 | - | 40 | ns |
| TFpMov | Fp Move To |  | - | 45 | - | 35 | ns |
| TExS | Exception Set-up |  | 15 | - | 10 | - | ns |
| TExH | Exception Hold |  | 0 | - | 0 | - | ns |
| TRunS | Run Set-up |  | 15 | - | 10 | - | ns |
| TRunH | Run Hold |  | -2 | - | -2 | - | ns |
| RESET INITIALIZATION |  |  |  |  |  |  |  |
| TrstPLL | Reset timing, Phase-lock on |  | 3000 | - | 3000 | - | TckP |
| Trst | Reset timing, Phase-lock off |  | 128 | - | 128 | - | TckP |
| CAPACITIVE LOAD DERATION |  |  |  |  |  |  |  |
| CLD | Load Derate |  | 0.5 | 2.5 | 0.5 | 2 | ns/25pF |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four $2 \times$ Clocks: Clk2xSys, Clk2xSmp, CIk2xRd, and Clk2xPhi.
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual"

## AC ELECTRICAL CHARACTERISTICS-

MILITARY TEMPERATURE RANGE $\left(\mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION |  | Hz | ${ }_{\text {MIN }}^{16}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK |  |  |  |  |  |  |  |
| TCkHigh | Input Clock High | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkLow | Input Clock Low | Transition < 5ns | 18 | - | 12.5 | - | ns |
| TCkP | Input Clock Period Clk2xSys to Clk2xSmp CIk2xSmp to CIk2xRd $\mathrm{Clk} 2 \times \mathrm{Smp}$ to $\mathrm{Clk} 2 \times \mathrm{Phi}$ |  | $\begin{gathered} 40 \\ 0 \\ 0 \\ 11 \end{gathered}$ | 500 <br> tcyc/4 <br> toyc/4 <br> tcyc/4 | $\begin{gathered} 30 \\ 0 \\ 0 \\ 9 \end{gathered}$ | 500 <br> tcyc/4 <br> tcyc/4 <br> toyc/4 | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TIMING PARAMETERS |  |  |  |  |  |  |  |
| TDEn | Data Enable ${ }^{(3)}$ |  | - | -2.5 | - | -2 | ns |
| TDDIs | Data Disable ${ }^{(3)}$ |  | 0 | - | 0 | - | ns |
| TDVal | Data Valid | Load $=25 \mathrm{pF}$ | - | 3.5 | - | 3 | ns |
| TDS | Data Set-up |  | 11.5 | - | 9 | - | ns |
| TRsDS | Reset Set-up |  | 18 | - | 15 | - | ns |
| TDH | Data Hold |  | -2.5 | - | -2.5 | - | ns |
| TFpCond | Fp Condition |  | - | 45 | - | 35 | ns |
| TFpBusy | Fp Busy |  | - | 20 | - | 15 | ns |
| TFpint | Fp Interrupt |  | - | 55 | - | 40 | ns |
| TFpMov | Fp Move To |  | - | 45 | - | 35 | ns |
| TExS | Exception Set-up |  | 15 | - | 10 | - | ns |
| TExH | Exception Hold |  | 0 | - | 0 | - | ns |
| TRuns | Run Set-up |  | 15 | - | 10 | - | ns |
| TRunH | Run Hold |  | -2 | - | -2 | - | ns |
| RESET INITIALIZATION |  |  |  |  |  |  |  |
| TrstPLL | Reset timing, Phase-lock on |  | 3000 | - | 3000 | - | TckP |
| Trst | Reset timing, Phase-lock off |  | 128 | - | 128 | - | TckP |
| CAPACITIVE LOAD DERATION |  |  |  |  |  |  |  |
| CLD | Load Derate |  | 0.5 | 2.5 | 0.5 | 2 | ns/25pF |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four $2 \times$ Clocks: Clk $2 x$ Sys, Clk2xSmp, Clk2xRd, and CIk2xPhi.
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual"

## ORDERING INFORMATION




## FEATURES:

- Temporary storage buffers to enhance the performance of the IDT79R2000A RISC CPU processor
- Allows for write operations by the RISC processor during Run cycles
- Each Write Buffer has four locations to handle an 8-bit address slice and a 9 -bit data slice (including a parity bit)
- High-speed CEMOS ${ }^{\text {m }}$ technology
- Pin and functionally compatible with the MIPS Computer Systems R2020A Write Buffer
- Used in a 12.5 or 16.7 MHz IDT79R2000 system configuration
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

Please see the Data Sheet for 79R3020 for complete description.

## PIN CONFIGURATION (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS ${ }^{(1,3)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage ${ }^{(2)}$ | -0.5 to +7.0 | -0.5 to +7.0 | V |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $\mathrm{V}_{\mathbb{I}}$ minimum $=3.0 \mathrm{~V}$ for pulse width less than $15 \mathrm{~ns} . \mathrm{V}_{\mathrm{iN}}$ should not exceed $V_{c c}+0.5$ volts.
3. Not more than one output at a time should be shorted. Duration of the short should not exceed 30 seconds.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS-

COMMERCIAL TEMPERATURE RANGE ( $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{ol}}$ | Output LOW Voltage | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{loL}^{\text {a }}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage ${ }^{(1)}$ |  | 2.4 | - | 2.4 | - | V |
| $V_{\text {iL }}$ | Input LOW Voltage (2) |  | - | 0.8 | - | 0.8 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 10 | - | 10 | - | pF |
| $\mathrm{Cout}^{\text {coin }}$ | Output Capacitance |  | 10 | - | 10 | - | pF |
| Icc | Operating Current | $V_{C C}=$ Max. | - | 50 | - | 50 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Leakage | $V_{\text {IH }}=V_{\text {cc }}$ | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| $1 / 1$ | Input LOW Leakage | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -10 | - | -10 | - | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{V}_{\mathrm{IH}}$ should not be held above $\mathrm{V}_{\mathrm{CC}}+0.5$ Volts.
2. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for less than 15 ns . $\mathrm{V}_{\mathrm{LL}}$ should not fall below -0.5 V for longer periods.

DC ELECTRICAL CHARACTERISTICS MILITARY TEMPERATURE RANGE $\left(T_{A}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  | MAX. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Min}$., $\mathrm{loL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage ${ }^{(1)}$ |  | 2.4 | - | 2.4 | - | $V$ |
| $\mathrm{V}_{\text {LI }}$ | Input LOW Voltage (2) |  | - | 0.8 | - | 0.8 | V |
| $\mathrm{C}_{\mathrm{N}}$ | Input Capacitance |  | 10 | - | 10 | - | pF |
| $\mathrm{Cout}^{\text {ct }}$ | Output Capacitance |  | 10 | - | 10 | - | pF |
| 1 cc | Operating Current | $V_{c c}=$ Max. | - | 90 | - | 90 | mA |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Leakage | $V_{1 H}=V_{c c}$ | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Input LOW Leakage | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -10 | - | -10 | - | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{O}}$ | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

## NOTES:

1. $\mathrm{V}_{\mathrm{IH}}$ should not be held above $\mathrm{V}_{\mathrm{CC}}+0.5$ Volts.
2. $\mathrm{V}_{\mathrm{IL}}$ MIn. $=-3.0 \mathrm{~V}$ for less than 15 ns . $\mathrm{V}_{\mathrm{IL}}$ should not fall below -0.5 V for longer periods.

## AC ELECTRICAL CHARACTERISTICS -

COMMERCIAL TEMPERATURE RANGE ( $\mathrm{A}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | Addrin (3:0) to Clock falling set-up | 12 | - | 8 | - | ns |
| 12 | Addrin (3:0) to Clock falling hold | 4 | - | 4 | - | ns |
| t3 | Address 1:0 to Clock falling set-up | 12 | - | 8 | - | ns |
| 14 | Address 1:0 to Clock falling hold | 4 | - | 4 | $-$ | ns |
| t5 | Access Type 1:0 to Clock rising set-up | 10 | - | 7 | - | ns |
| t6 | Access Type 1:0 to Clock rising hold | 4 | - | 3 | - | ns |
| t7 | Addrin (7:4) to Clock rising set-up | 10 | - | 7 | - | ns |
| +8 | Addrin (7:4) to Clock rising hold | 4 | - | 3 | - | ns |
| t9 | Dataln (8:0) to Clock rising set-up | 10 | - | 7 | - | ns |
| t10 | Dataln (8:0) to Clock rising hold | 4 | - | 3 | - | ns |
| $t 11$ | WrtMem* to Clock rising set-up | 14 | - | 10 | - | ns |
| t12 | WrtMem* to Clock rising hold | 8 | - | 6 | - | ns |
| t13 | Request from Clock rising | - | 35 | - | 32 | ns |
| $t 14$ | Acknowledge to Clock rising set-up | 15 | - | 12 | - | ns |
| t15 | Acknowledge to Clock rising hold | 7 | - | 7 | - | ns |
| t16 | LatchErrAdr rising to Acknowledge | 5 | - | 5 | - | ns |
| t17 | WbFull* active from Clock rising | - | 35 | - | 32 | ns |
| t18 | WbFull* inactive from Clock rising | - | 35 | - | 32 | ns |
| t19 | OutEn to AddrOut (7:0), DataOut (8:0) valid | 5 | 20 | 2 | 15 | ns |
| t20 | OutEn to AddrOut (7:0), DataOut (8:0) tri-state | 5 | 20 | 2 | 15 | ns |
| t21 | MatchOut (ABCD) from Clock rising | - | 35 | - | 25 | ns |
| 122 | Matchin (ABCD) from Clock rising set-up | 15 | - | 10 | - | ns |
| 123 | Matchin (ABCD) from Clock rising hold | 4 | - | 3 | - | ns |
| 124 | EnErrAdr* to Data (error latch) valid | 5 | 20 | 2 | 15 | ns |
| 125 | EnErrAdr* to Data (error latch) tri-state | 5 | 20 | 2 | 15 | ns |
| t26 | Address/Data out from Clock rising | - | 35 | - | 32 | ns |
| 127 | Reset* to Clock rising, set-up | 9 | - | 8 | - | ns |
| +28 | Reset* from Clock rising, hold | 4 | - | 3 | - | ns |
| t29 | Reset* low pulse width | 12 | - | 10 | - | ns |
| t30 | WbFull* High from Clock rising (after Reset*) | 3 | 24 | 3 | 22 | ns |
| t31 | Request* High from Reset* low | 3 | 22 | 3 | 20 | ns |
| t32 | Access Type 1:0 low from Reset* low | 3 | 28 | 3 | 28 | ns |
| t33 | Match Out (ABCD) low from Reset* low | 3 | 23 | 3 | 21 | ns |

AC ELECTRICALCHARACTERISTICS - MILITARYTEMPERATURE RANGE (TA $=-55^{\circ} \mathrm{C}$ to $\left.+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | 12.5 MHz |  | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| t1 | Addrin (3:0) to Clock falling setup | 12 | - | 8 | - | ns |
| 12 | Addrin (3:0) to Clock falling hold | 4 | - | 4 | - | ns |
| t3 | Address 1:0 to Clock falling setup | 12 | - | 8 | - | ns |
| 44 | Address 1:0 to Clock falling hold | 4 | - | 4 | - | ns |
| t5 | Access Type 1:0 to Clock rising setup | 10 | - | 7 | - | ns |
| t6 | Access Type 1:0 to Clock rising hold | 4 | - | 3 | - | ns |
| t7 | Addrin (7:4) to Clock rising setup | 10 | - | 7 | - | ns |
| t8 | Addrin (7:4) to Clock rising hold | 4 | - | 3 | - | ns |
| t9 | Datain (8:0) to Clock rising setup | 10 | - | 7 | - | ns |
| t10 | Dataln (8:0) to Clock rising hold | 4 | - | 3 | - | ns |
| $t 11$ | WrtMem to Clock rising setup | 14 | - | 10 | - | ns |
| t12 | WrtMem to Clock rising hold | 8 | - | 6 | - | ns |
| t13 | Request from Clock rising | - | 35 | - | 32 | ns |
| t14 | Acknowledge to Clock rising setup | 15 | - | 12 | - | ns |
| t15 | Acknowledge to Clock rising hold | 7 | - | 7 | - | ns |
| t16 | LatchErrAdr rising to Acknowledge | 5 | - | 5 | - | ns |
| t17 | WbFull active from Clock rising | - | 35 | - | 32 | ns |
| t18 | WbFull inactive from Clock rising | - | 35 | - | 32 | ns |
| t19 | OutEn to AddrOut (7:0), DataOut (8:0) valid | 5 | 20 | 2 | 15 | ns |
| t20 | OutEn to AddrOut (7:0), DataOut (8:0) tri-state | 5 | 20 | 2 | 15 | ns |
| t21 | MatchOut (ABCD) from Clock rising | - | 35 | - | 25 | ns |
| t22 | Matchin (ABCD) from Clock rising setup | 15 | - | 10 | - | ns |
| t23 | Matchin (ABCD) from Clock rising hold | 4 | - | 3 | - | ns |
| t24 | EnErrAdr to Data (error latch) valid | 5 | 20 | 2 | 15 | ns |
| 125 | EnErrAdr to Data (error latch) tri-state | 5 | 20 | 2 | 15 | ns |
| 126 | Address/Data out from Clock rising | - | 35 | - | 32 | ns |
| 127 | Reset* to Clock rising, set-up | 9 | - | 8 | - | ns |
| 128 | Reset* from Clock rising, hold | 4 | - | 3 | - | ns |
| 129 | Reset* low pulse width | 12 | - | 10 | - | ns |
| t30 | WbFull* High from Clock rising (after Reset*) | 3 | 24 | 10 | 22 | ns |
| t31 | Request* High from Reset* low | 3 | 22 | 10 | 20 | ns |
| t32 | Access Type 1:0 low from Reset* low | 3 | 28 | 12 | 28 | ns |
| t33 | Match Out (ABCD) low from Reset* low | 3 | 23 | 10 | 21 | ns |

ORDERING INFORMATION


## FEATURES:

- Enhanced instruction set compatible version of the IDT79R2000 RISC CPU.
- Full 32-bit Operation-Thirty-two 32-bit registers and all instructions and addresses are 32-bit.
- Efficient Pipelining-The CPU's 5-stage pipeline design assists in obtaining an execution rate approaching one instruction per cycle. Pipeline stalls and exceptions are handled precisely and efficiently.
- On-Chip Cache Control - The IDT79R3000 provides a high bandwidth memory interface that handles separate external Instruction and Data Caches ranging in size from 4 to 256 Kbytes each. Both the caches are accessed during a single CPU cycle. All cache control is on-chip.
- On-Chip Memory Management Unit-A fully-associative, 64 entry Translation Lookaside Buffer (TLB) provides fast address translation for virtual-to-physical memory mapping of the 4 Gigabyte virtual address space.
- Coprocessor Interface - The IDT79R3000 generates all addresses and handles memory interface control for up to three additional tightly coupled external processors.
- Optimizing Compilers are available for C, Fortran, Pascal, COBOL, Ada, and PL/1.
- UNIX ${ }^{\text {TM }}$ System V. 3 and BSD 4.3 operating systems supported.
- High-speed CEMOS ${ }^{T M}$ technology.
- Instruction set compatible with the IDT79R2000 RISC CPU.
- 16.7MHz and 25 MHz clock rates yield 12 and 20 MIPS sustained throughput.
- Supports independent multiword block refill of both the instruction and data caches with variable block sizes.
- Supports concurrent refill and execution of instructions.
- Partial word stores executed as read-modify-write operations.
- 6 external interrupt inputs (up to 64 different sources), 2 software interrupts, with single cycle latency to interrupt handier routine.
- Flexible multiprocessing support on chip with no impact on uniprocessor designs.
- Military product compliant to MIL-STD-883, Class B.


## DESCRIPTION:

The IDT 79R3000 RISC Microprocessor consists of two tightlycoupled processors integrated on a single chip. The first processor is a full 32-bit CPU based on RISC (Reduced Instruction Set Computer) principles to achieve a new standard of microprocessor performance. The second processor is a system control coprocessor, called CPO, containing a fully-associative 64 entry TLB (Translation Lookaside Buffer), MMU (Memory Management Unit) and control registers, supporting a 4 Gigabyte virtual memory subsystem, and a Harvard Architecture Cache Controller achieving a bandwidth of $200 \mathrm{Mbytes} /$ second using industry standard static RAMs.

This data sheet provides an overview of the features and architecture of the 79R3000 CPU, Revision 2.0. A more detailed description of the operation of the device is incorporated in the "R3000 Family Hardware User Manual", and a more detailed architectural overview is provided in the "mips RISC Architecture" book, both available from IDT. Documentation providing details of the software and development environments supporting this processor are also available from IDT.


CEMOS is a trademark of Integrated Device Technology, Inc.
UNIX is a registered trademark of AT \& T.

## IDT79R3000 CPU Registers

The IDT 79R3000 CPU provides 32 general purpose 32-bit registers, a 32-bit Program Counter, and two 32-bit registers that hold the results of integer multiply and divide operations. Only two of the 32 general registers have a special purpose: register r0 is hardwired to the value " 0 ", which is a useful constant, and register r31 is used as the link register in jump-and-link instructions (return address for subroutine calls).

General Purpose Registers

| 31 |
| :---: |
| 0 |
| r 1 |
| $\vdots$ |
| r 2 |
| r 30 |
| r 31 |

The CPU registers are shown in Figure 2. Note that there is no Program Status Word (PSW) register shown in this figure: the functions traditionally provided by a PSW register are instead provided in the Status and Cause registers incorporated within the System Control Coprocessor (CPO).

Multiply / Divide Registers

| 31 | 0 |
| :--- | :--- |
| 31 | HI |
|  | LO |

Program Counter


Figure 2. IDT79R3000 CPU Registers

## Instruction Set Overview

All IDT 79R3000 instructions are 32 bits long, and there are only three instruction formats. This approach simplifies instruction decoding thus minimizing instruction execution time. The 79R3000 processor initiates a new instruction on every run cycle, and is able to complete an instruction on almost every clock cycle. The only exceptions are the Load instructions, and Branch instructions which each have a single cycle of latency associated with their execution. Note, however, that in the majority of cases
the compilers are able to fill these latency cycles with useful instructions which do not require the result of the previous instruction. This effectively eliminates these latency effects.

The actual instruction set of the CPU was determined after extensive simulations to determine which instructions should be implemented in hardware, and which operations are best synthesized in software from other basic instructions. This methodology resulted in the R3000 having the highest performance of any available microprocessor.


Figure 3. IDT79R3000 Instruction Formats

The IDT79R3000 instruction set can be divided into the following groups:

- Load/Store instructions move data between memory and general registers. They are all I-type instructions, since the only addressing mode supported is base register plus 16-bit, signed immediate offset.

The Load instruction has a single cycle of latency, which means that the data being loaded is not available to the instruction immediately after the load instruction. The compiler will fill this delay slot with either an instruction which is not dependent on the loaded data, or with a NOP instruction. There is no latency associated with the store instruction.

Loads and Stores can be performed on byte, half-word, word, or unaligned word data ( 32 bit data not aligned on a modulo-4 address). The CPU cache is constructed as a write-through cache.

- Computational instructions perform arithmetic, logical and shift operations on values in registers. They occur in both R-type (both operands and the result are registers) and I-type (one operand is a 16 -bit immediate) formats.
Note that computational instructions are three operand instructions; that is, the result of the operation can be stored into a different register than either of the two operands. This means that operands need not be overwritten by arithmetic operations. This results in a more efficient use of the large register set.
- Jump and Branch instructions change the control flow of a program. Jumps are always to a paged absolute address formed by combining a 26 -bit target with four bits of the Program counter (J-type format, for subroutine calls), or 32-bit register byte addresses (R-type, for returns and dispatches). Branches have 16 -bit offsets relative to the program counter (l-type).

Jump and Link instructions save a return address in Register 31. The 79R3000 instruction set features a number of branch conditions. Included is the ability to compare a register to zero and branch, and also the ability to branch based on a comparison between two registers. Thus, net performance is increased since software does not have to perform arithmetic instructions prior to the branch to set up the branch conditions.

- Coprocessor instructions perform operations in the coprocessors. Coprocessor Loads and Stores are I-type. Coprocessor computational instructions have coprocessor-dependent formats (see coprocessor manuals).
- Coprocessor 0 instructions perform operations on the System Control Coprocessor (CPO) registers to manipulate the memory management and exception handling facilities of the processor.
- Special instructions perform a variety of tasks, including movement of data between special and general registers, system calls, and breakpoint. They are always R-type.
Table 1 lists the instruction set of the IDT79R3000 processor.

| OP | DESCRIPTION | OP | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| LB | Load/Store Instructions Load Byte |  | Multiply/Divide instructions |
|  |  | MULT | Multiply |
| LBU | Load Byte Unsigned Load Halfword Load Halfword Unsigned | MULTU | Multiply Unsigned |
| LH |  | DIV | Divide |
| LHU |  | DIVU | Divide Unsigned |
| LW | Load Halfword Unsigned Load Word | MFHI | Move From HI |
| LWL | Load Word Left | MTHI | Move To HI |
| LWR | Load Word Right | MFLO | Move From Lo |
| SB | Store Byte | MTLO | Move To LO |
| SH | Store Halfword |  | Jump and Branch Instructions |
| SW | Store Word | $J$ | Jump |
| SWR | Store Word Right | JAL | Jump and Link |
|  |  | JR | Jump to Register |
|  | Arithmetic Instructions (ALU Immediate) | JALR | Jump and Link Register |
|  |  | BEQ. <br> BNE | Branch on Equal |
| ADDI | Add Immediate <br> Add Immediate Unsigned Set on Less Than Immediate Set on Less Than Immediate Unsigned | BNE | Branch on Not Equal |
| $\begin{aligned} & \text { ADDIU } \\ & \text { SLTI } \end{aligned}$ |  | BLEZ | Branch on Less than or Equal to Zero |
|  |  | BGTZ | Branch on Greater Than Zero |
| SLTIU |  | BLTZ | Branch on Less Than Zero |
|  |  | BGEZ | Branch on Greater than or |
| ANDI | AND Immediate |  | Equal to Zero |
| ORI | OR Immediate | BLTZAL BGEZAL | Branch on Less Than Zero and Link |
| XORI | Exclusive OR Immediate |  | Branch on Greater than or Equal to |
| LUI | Load Upper Immediate |  |  |
|  |  |  | Special Instructions |
|  | Arithmetic Instructions (3-operand, register-type) | SYSCALLBREAK | System Call |
|  |  |  | Break |
| ADDADDU | Add <br> Add Unsigned |  |  |
|  |  |  | Coprocessor Instructions |
| Sub | Subtract <br> Subtract Unsigned | LWCz | Load Word from Coprocessor Store Word to Coprocessor |
| SUBU |  | SWCz |  |
| SLT |  | MTCz | Move To Coprocessor |
|  | Set on Less Than <br> Set on Less Than Unsigned | MFCz | Move From Coprocessor |
| SLTU |  |  | Move Control to Coprocessor |
| AND | AND | CTCz | Move Control From Coprocessor |
| $\begin{aligned} & \text { OR } \\ & \text { XOR } \end{aligned}$ | OR <br> Exclusive OR NOR | $\begin{aligned} & \text { CFCz } \\ & \text { COPz } \end{aligned}$ | Coprocessor Operation |
|  |  | ${ }^{\text {COPz }}$ | Branch on Coprocessor z True |
| NOR |  | BCzF | Branch on Coprocessor z False |
|  | Shift Instructions |  | System Control Coprocessor (CPO) Instructions |
| SRL | Shift Left Logical | MTC0 | Move To CPO |
| SRA | Shift Right Logical <br> Shift Right Arithmetic | MFCO | Move From CPO |
| SLLV | Shift Left Logical Variable Shift Right Logical Variable Shift Right Arithmetic Variable | TLBR | Read indexed TLB entry |
| SRLV |  | TLBWI | Write Indexed TLB entry |
| SRAV |  | TLBWR | Write Random TLB entry |
|  |  | TLBP | Probe TLB for matching entry |
|  |  | RFE | Restore From Exception |

Table 1. IDT79R3000 Instruction Summary

## IDT79R3000 System Control Coprocessor (CPO)

The IDT79R3000 can operate with up to four tightly-coupled coprocessors (designated CP0 through CP3). The System Control Coprocessor (or CPO), is incorporated on the IDT79R3000 chip
and supports the virtual memory system and exception handling functions of the IDT79R3000. The virtual memory system is implemented using a Translation Lookaside Buffer and a group of programmable registers as shown in Figure 4.

## System Coprocessor



Figure 4. The System Coprocessor Registers
$\square$ Used with Virtual Memory System
$\square$ Used with Exception Processing

## System Control Coprocessor (CPO) Registers

The CPO registers shown in Figure 4 are used to control the memory management and exception handling capabilities of the 1DT79R3000. Table 2 provides a brief description of each register.

| REGISTER | DESCRIPTION |
| :--- | :--- |
| EntryHi | High half of a TLB entry |
| EntryLo | Low haff of a TLB entry |
| Index | Programmable pointer into TLB array |
| Random | Pseudo-random pointer into TLB array |
|  |  |
| Status | Mode, interrupt enables, and diagnostic status info |
| Cause | Indicates nature of last exception |
| EPC | Exception Program Counter |
| Context | Pointer into kernel's virtual Page Table Entry array |
| BadVA | Most recent bad virtual address |
| PRId | Processor revision identification |

Table 2. System Control Coprocessor (CPO) Reglsters

## Memory Management System

The IDT79R3000 has an addressing range of 4 Gbytes. However, since most IDT79R3000 systems implement a physical memory smaller than 4 Gbytes, the IDT79R3000 provides for the logical expansion of memory space by translating addresses composed in a large virtual address space into available physical memory address. The 4 GByte address space is divided into 2 GBytes which can be accessed by both the users and the kernel, and 2 GBytes for the kernel only.

## The TLB (Translation Lookaside Buffer)

Virtual memory mapping is assisted by the Translation Lookaside Buffer (TLB). The on-chip TLB provides very fast virtual memory access and is well-matched to the requirements of multitasking operating systems. The fully-associative TLB contains

64 entries, each of which maps a 4-Kbyte page, with controls for read/write access, cacheablity, and process identification. The TLB allows each user to access up to 2 Gbytes of virtual address space.

Figure 5 illustrates the format of each TLB entry. The Translation operation involves matching the current Process ID (PID) and upper 20 bits of the address against PID and VPN (Virtual Page Number) fields in the TLB. When both match (or the TLB entry is Global), the VPN is replaced with the PFN (Physical Frame Number) to form the physical address.

TLB misses are handled in software, with the entry to be replaced determined by a simple RANDOM function. The routine to process a TLB miss in the UNIX environment requires only 10-12 cycles, which compares favorably with many CPUs which perform the operation in hardware.

## TLB ENTRY FORMAT



> VPN - Virtual Page number
> TLBPID - Process ID
> PFN - Physical frame number
> N - Non-cacheable flag
> D - Dirty flag (Write protect)
> V - Valid entry flag
> G - Global flag (ignore PID)
> O - Reserved

Figure 5. TLB Entry Format

## IDT79R3000 Operating Modes

The IDT79R3000 has two operating modes: User mode and Kernel mode. The IDT79R3000 normally operates in the User mode until an exception is detected forcing it into the Kernel mode. It remains in the Kernel mode until a Restore From

Exception (RFE) instruction is executed. The manner in which memory addresses are translated or mapped depends on the operating mode of the IDT79R3000. Figure 6 shows the MMU translation performed for each of the operating modes.

## MMU ADDRESS TRANSLATION

VIRTUAL -> PHYSICAL


Figure 6. IDT79R3000 Virtual Address Mapping

User Mode - in this mode, a single, uniform virtual address space (kuseg) of 2 Gbyte is available. Each virtual address is extended with a 6-bit process identifier field to form unique virtual addresses. All references to this segment are mapped through the TLB. Use of the cache for up to 64 processes is determined by bit settings for each page within the TLB entries.

Kernel Mode-four separate segments are defined in this mode:

- kuseg-when in the kernel mode, references to this segment are treated just like user mode references, thus streamlining kernel access to user data.
- kseg0-references to this 512 Mbyte segment use cache memory but are not mapped through the TLB. Instead, they always map to the first 0.5 GBytes of physical address space.
- kseg1-references to this 512 Mbyte segment are not mapped through the TLB and do not use the cache. Instead, they are hard-mapped into the same 0.5 GByte segment of physical address space as ksego.
- kseg2 - references to this 1 Gbyte segment are always mapped through the TLB and use of the cache is determined by bit settings within the TLB entries.


## IDT79R3000 Pipeline Architecture

The execution of a single IDT79R3000 instruction consists of five primary steps:

1) IF - Fetch the instruction (I-Cache).
2) RD - Read any required operands from CPU registers while decoding the instruction.
3) ALU - Perform the required operation on instruction operands.
4) MEM - Access memory (D-Cache).
5) WB - Write back results to register file.

Each of these steps requires approximately one CPU cycle as shown in Figure 7 (parts of some operations overlap into another cycle while other operations require only $1 / 2$ cycle).

Instruction Execution


Figure 7. Instruction Execution Sequence

The IDT79R3000 uses a 5 -stage pipeline to achieve an instruction execution rate approaching one instruction per CPU
cycle. Thus, execution of five instructions at a time are overlapped as shown in Figure 8.

IDT79R3000 Instruction Pipeline (5-deep)


Figure 8. IDT79R3000 Instruction Pipeline

This pipeline operates efficiently because different CPU resources (address and data bus accesses, ALU operations, register accesses, and so on) are utilized on a non-interfering basis.

## Memory System Hierarchy

The high performance capabilities of the IDT79R3000 processor demand system configurations incorporating techniques frequently employed in large, mainframe computers but seldom encountered in systems based on more traditional microprocessors.

A primary goal of systems employing RISC techniques is to minimize the average number of cycles each instruction requires
for execution. This approach to achieving this goal incorporates a number of RISC techniques including a compact and uniform instruction set, a deep instruction pipeline (as described above), and utilization of optimizing compilers. Many of the advantages obtained from these techniques can, however, be negated by an inefficient memory system.

Figure 9 illustrates memory in a simple microprocessor system. In this system, the CPU outputs addresses to memory and reads instructions and data from memory or writes data to memory. The address space is completely undifferentiated: instructions, data, and I/O devices are all treated the same. In such a system, a primary limiting performance factor is memory bandwidth.


Figure 9. A Simple Microprocessor Memory System

Figure 10 illustrates a memory system that supports the significantly greater memory bandwidth required to take full advantage of the IDT79R3000's performance capabilities. The key features of this system are:

- External Cache Memory -Local, high-speed memory (called cache memory) is used to hold instructions and data that is repetitively accessed by the CPU (for example, within a program loop) and thus reduces the number of references that must be made to the slower-speed main memory. Some microprocessors provide a limited amount of cache memory on the CPU chip itself. The external caches supported by the IDT79R3000 can be much larger; while a small cache can improve performance of some programs, significant improvements for a wide range of programs require large caches.
- Separate Caches for data and instructions-Even with high-speed caches, memory speed can still be a limiting factor because of the fast cycle time of a high-performance microprocessor. The IDT79R3000 supports separate caches for instructions and data and alternates accesses of the two caches during each CPU cycle. Thus, the processor can obtain data and instructions at the cycle rate of the CPU using caches constructed with commercially available IDT static RAM devices.

In order to maximize bandwidth in the cache while minimizing the requirement for SRAM access speed, the R3000 divides a single-processor clock cycle into two phases. During one phase, the address for the data cache access is presented while data previously addressed in the instruction cache is read; during the next phase, the data operation is completed while the instruction cache is being addressed. Thus, both caches are read in a single processor cycle using only one set of address and data pins.

- Write Buffer - In order to ensure data consistency, all data that is written to the data cache must also be written out to main memory. The cache write model used by the IDT79R3000 is that of a write-through cache; that is, all data written by the CPU is immediately written into the main memory. To relieve the CPU of this responsibility (and the inherent performance burden) the IDT79R3000 supports an interface to a write buffer. The IDT79R3020 Write Buffer captures data (and associated addresses) output by the CPU and ensures that the data is passed on to main memory.


Figure 10. An IDT79R3000 System with a High-Performance Memory System

## IDT79R3000 Processor Subsystem Interfaces

Figure 11 illustrates the three subsystem interfaces provided by the IDT79R3000 processor:

- Cache control interface (on-chip) for separate data and instruction caches permits implementation of off-chip caches using standard IDT SRAM devices. The 79R3000 directly controls the cache memory with a minimum of external components. Both the instruction and data cache can vary from 0 to 256 K Bytes ( 64 K entries). The 79R3000 also includes the TAG control logic which determines whether or not the entry read from the cache is the desired data.
The 79R3000 cache controller implements a direct mapped cache for high net performance (bandwidth). It has the ability to refill multiple words when a cache miss occurs, thus reducing the effective miss rate to less than $2 \%$ for large caches. When a cache miss occurs, the 79R3000 can support refilling the cache
in 1,4,8,16, or 32 word blocks to minimize the effective penalty of having to access main memory. The 79R3000 also incorporates the ability to perform instruction streaming; while the cache is refilling, the processor can resume execution once the missed word is obtained from main memory. In this way, the processor can continue to execute concurrently with the cache block refill.
- Memory controller interface for system (main) memory. This interface also includes the logic and signals to allow operation with a write buffer to further improve memory bandwidth. In addition to the standard full word access, the memory controller supports the ability to write bytes and half-words by using partial word operations. The memory controller also supports the ability to retry memory accesses if, for example, the data returned from memory is invalid and a bus error needs to be signalled.
- Coprocessor Interface - The IDT79R3000 features a tightly coupled co-processor interface in which all co-processors maintain synchronization with the main processor; reside on the same data bus as the main processor; and participate in bus transactions in an identical manner to the main processor. The IDT79R3000 generates all required cache and memory control signals, including cache and memory addresses for attached coprocessors. As a result, only the data bus and a few control signals need to be connected to a coprocessor.
The interface supports three types of coprocessor instructions: loads/stores, coprocessor operations, and processorcoprocessor transfers. Note that coprocessor loads and stores occur directly between the coprocessor and memory, without requiring the data to go through the CPU.
Synchronization between the CPU and external coprocessors is achieved using a Phased-Lock Loop interface to the coprocessor. The coprocessor physical interface also includes coprocessor condition signals (CpCondn), which are used in coprocessor branch instructions, and a coprocessor busy signal (CpBusy) which is used to stall the CPU if the coprocessor needs to hold off subsequent operations.
Finally, a precise exception interface is defined between the CPU and coprocessors using the external interrupt inputs of the CPU. This allows a coprocessor exception, even if it was the result of a multi-cycle operation, to be traced to the precise coprocessor operation which caused it. This is an important feature for languages which can define specific error handlers for each task.
The interface supports up to four separate coprocessors. Coprocessor 0 is defined to be the system control coprocessor, and resides on the same chip as the CPU unit. Coprocessor 1 is the Floating Point Accelerator, IDT 79R3010. Coprocessors 2 and 3 are available to support an interface to application specific functions.


## Multiprocessing Support

The IDT79R3000 supports multiprocessing applications in a simple but effective way. Multiprocessing applications require cache coherency across the multiple processors. The IDT79R3000 offers two signals to support cache coherency: the first, MPStall, stalls the processor within two cycles of being received and keeps it from accessing the cache. The second signal, MPInvalidate, causes the processor to write data on the data cache bus which indicates the externally addressed cache entry is invalid. Thus, a subsequent access to that location would result in a cache miss, and the data would be obtained from main memory.

The two MP signals would be generated by a external logic which utilizes a secondary cache to perform bus snooping functions. The 79R3000 does not impose an architecture for this secondary cache, but rather is flexible enough to support a variety of application specific architectures and still maintain cache coherency. Further, there is no impact on designs which do not require this feature.

## Advanced Features

The IDT79R3000 offers a number of additional features such as the ability to swap the instruction and data caches, facilitating diagnostics and cache flushing. Another feature isolates the caches, which force cache hits to occur regardless of the contents of the tag fields.

Further features of the IDT79R3000 are configured during the last four cycles prior to the negation of the RESET input. These functions include the ability to select cache sizes and cache refill block sizes; the ability to utilize the multiprocessor interface; whether or not instruction streaming is enabled; whether byte ordering follows "Big-Endian" or "Little-Endian" protocols, etc. Table 3 shows the configuration options selected at Reset. These are further discussed in the "Hardware User's Manual".

## Backward Compatibility with 79R2000

The IDT79R3000 can be used in sockets designed for the 79R2000A. The pin-out of the 79R3000 has been selected to ensure this compatibility, with new functions mapped onto previously unused pins. The instruction set is compatible with that of the 79R2000 at the binary level. As a result, code written for the older processor can be executed. New features, such as block refill, instruction streaming, etc. can be selectively disabled.

In most 79R2000A applications, the 79R3000 can be placed in the socket with no modification to initialization settings. The initialization of the 79R3000 includes whether or not the device should operate as a 79R2000A. Systems using 79R2000A would normally have this input configured so that the device would default to this mode. Further application assistance on this topic is available from IDT.

## A Special Note on Packaging

Both the flat pack and the PGA packages for the 79R3000 incorporate separate power and ground planes to eliminate noise associated with high frequency operation. This, coupled with the numerous power and ground pins provided on the device, helps to ensure very reliable operation.

| INPUT | W CYCLE | X CYCLE | Y CYCLE | Z CYCLE |
| :---: | :---: | :---: | :---: | :---: |
| Int0* | DBlkSize0* | DBlkSize1* | Extend Cache | BigEndian* |
| Int1* | IBlkSize0* | lBlkSize1* | Reserved | TriState* |
| Int2* | Reserved | IStream | Reserved | NoCache* |
| Int3* | Reserved | StorePartial | MultiProcessor | BusDriveOn |
| Int4* | PhaseDelayOn* | PhaseDelayOn* | PhaseDelayOn* | PhaseDelayOn* |
| Int5* | R3000 Mode* | R3000 Mode* | R3000 Mode* | R3000 Mode* |

Table 3: IDT79R3000 Mode Selectable Features


Figure 11. IDT79R3000 Subsystem Interfaces Example; 64 KB Cache

## PIN CONFIGURATION

## 172-PIN CERAMIC FLATPACK (Cavity Side View)



## 13PIN CONFIGURATION

144-Pin PGA (Top View)


## NOTE:

1. AdrLo 16 \& 17 are multi-function pins which are controlled by mode select programming on interrupt pins at reset time.

AdrLo16: MP Invalidate, CpCond (2).
AdrLo17: MP Stall, CpCond (3).

## PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| Data (0-31) | 1/0 | A 32-bit bus used for all instruction and data transmission among the processor, caches, memory interface; and coprocessors. |
| DataP (0-3) | I/O | A 4-bit bus containing even parity over the data bus. |
| Tag (12-31) | 1/0 | A 20-bit bus used for transferring cache tags and high addresses between the processor, caches, and memory interface. |
| TagV | 1/O | The tag validity indicator. |
| TagP (0-2) | I/O | A 3-bit bus containing even parity over the concatenation of TagV and Tag. |
| AdrLo (0-17) | 0 | An 18-bit bus containing byte addresses used for transferring low addresses from the processor to the caches and memory interface. (AdrLo 16: CpCond (2), AdrLo 17: CpCond (3) set by reset initialization). |
| IRd1* | 0 | Read enable for the instruction cache. |
| IWr1* | 0 | Write enable for the instruction cache. |
| IRd2* | 0 | An identical copy of IRd1* used to split the load. |
| IWr2* | 0 | An identical copy of IWr1* used to split the load. |
| ICIk | 0 | The instruction cache address latch clock. This clock runs continuously. |
| DRd1* | 0 | The read enable for the data cache. |
| DWr1* | 0 | The write enable for the data cache. |
| DRd2* | 0 | An identical copy of DRd1* used to split the load. |
| DWr2* | 0 | An identical copy of DWr1* used to split the load. |
| DCIk | 0 | The data cache address latch clock. This clock runs continuously. |
| XEn* | 0 | The read enable for the Read Buffer. |
| AccTyp (0-2) | 0 | A 3-bit bus used to indicate the size of data being transferred on the data bus, whether or not a data transfer is occurring, and the purpose of the transfer. |
| MemWr* | 0 | Signals the occurrence of a main memory write |
| MemRd* | 0 | Signals the occurrence of a main memory read. |
| BusError* | 1 | Signals the occurrence of a bus error during a main memory read or write. |
| Run* | 0 | Indicates whether the processor is in the run or stall state: |
| Exception* | 0 | Indicates that the instruction about to commit state should be aborted and other exception related information. |
| SysOut* | 0 | A reflection of the internal processor clock used to generate the system clock. |
| CpSync* | 0 | A clock which is identical to SysOut* and used by coprocessors for timing synchronization with the CPU. |
| RdBusy* | 1 | The main memory read stall termination signal. In most system designs RdBusy is normally asserted and is deasserted only to indicate the successful completion of a memory read. RdBusy is sampled by the processor only during memory read stalls. |
| WrBusy* | 1 | The main memory write stall initiation/termination signal. |
| CpBusy | 1 | The coprocessor busy stall initiation/termination signal. |
| CpCond (0-1) | 1 | A 2-bit bus used to transfer conditional branch status from the coprocessors to the main processor. |
| CpCond (2-3) | 1 | Conditional branch status from coprocessors to the processor. Function is provided on AdrLo $16 / 17$ pins and is selected at reset time. |
| MPStall | 1 | Multiprocessing Stall. Signals to the processor that it should stall accesses to the caches in a multiprocessing environment. This is physically the same pin as CpCond2; its use is determined at RESET initialization. |
| MPInvalidate | 1 | Multiprocessing Invalidate. Signals to the processor that it should issue invalidate data on the cache data bus. The address to be invalidated is externally provided. This is the same pin as CpCond3; its use is determined at RESET initialization. |
| Int* (0-5) | 1 | A6-bit bus used by the memory interface and coprocessors to signal maskable interrupts to the processor. At reset time, mode select values are read in. |
| CIk2xSys | 1 | The master double frequency input clock used for generating SysOut*. |
| Clk2xSmp | 1 | A double frequency clock input used to determine the sample point for data coming into the processor and coprocessors. |
| Clk2xRd | 1 | A double frequency clock input used to determine the enable time of the cache RAMs. |
| Clk2xPhi | 1 | A double frequency clock input used to determine the position of the internal phases, phase1 and phase2. |
| Reset* | 1 | Synchronous initialization input used to force execution starting from the reset memory address. Reset* must be deasserted synchronously but asserted asynchronously. The deassertion of reset* must be synchronized by the leading edge of SysOut. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1,3)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage ${ }^{(2)}$ | -0.5 to +7.0 | -0.5 to +7.0 | V |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $V_{\mathbb{N}}$ minimum $=3.0 \mathrm{~V}$ for pulse width less than 15 ns . $V_{I N}$ should not exceed $V_{C C}+0.5$ Volts.
3. Not more than one output sould be shorted at a time. Duration of the short should not exceed 30 seconds.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{c c}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

DC ELECTRICAL CHARACTERISTICS -
COMMERCIAL TEMPERATURE RANGE $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{gathered} 16.67 \mathrm{MHz} \\ \mathrm{MIN} \end{gathered}$ |  | 20.0 MHz |  | 25.0 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{C C}=\mathrm{Min} . \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\text {OHT }}$ | Output HIGH Voltage (4) | $V_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | V |
| $\mathrm{V}_{\text {OLT }}$ | Output LOW Voltage (4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage ${ }^{(5)}$. |  | 2.0 | - | 2.0 | - | 2.0 | - | V |
| $\mathrm{V}_{\text {LL }}$ | Input LOW Voltage (1). |  | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{V}_{\text {IHS }}$ | Input HIGH Voltage ${ }^{(2,5)}$ |  | 3.0 | - | 3.0 | - | 3.0 | - | V |
| $\mathrm{V}_{\text {ILS }}$ | Input LOW Voltage ( ${ }^{\text {a }}$ 2) |  | - | 0.4 | - | 0.4 | - | 0.4 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 10 | - | 10 | - | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | - | 10 | - | 10 | - | 10 | pF |
| Icc | Operating Current | $V_{\text {CC }}=$ Max | - | 575 | - | 640 | - | 700 | mA |
| $\mathrm{C}_{\text {LD }}$ | Load Capacitance |  | - | 50 | - | 50 | - | 50 | pF |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Leakage ${ }^{(3)}$ | $V_{i H}=V_{C C}$ | - | 10 | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1 / 2}$ | Input LOW Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{iL}}=$ Gnd | -10 | - | -10 | - | -10 | - | $\mu \mathrm{A}$ |
| $\mathrm{l}_{02}$ | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

## NOTES:

1. $V_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than $15 \mathrm{~ns} . \mathrm{V}_{\mathrm{IL}}$ should not fall below -0.5 Volts for larger periods
2. $V_{I H S}$ and $V_{\text {ILS }}$ apply to Clk2xSys, Clk2xSmp, Clk2xRd, Clk2xPhi, CpBusy, and Reset*.
3. These parameters do not apply to the clock inputs.
4. $V_{\mathrm{OHT}}$ and $V_{\mathrm{OLT}}$ apply to the bidirectional data and tag busses only. Note that $V_{I H}$ and $V_{\mathrm{IL}}$ also apply to these signals.
5. $V_{I H}$ should not be held above $V_{C C}+0.5$ volts.

## DC ELECTRICAL CHARACTERISTICS -

MILITARY TEMPERATURE RANGE $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{LL}}=4 \mathrm{~mA}$ | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 | - | V |
| $\mathrm{V}_{\text {OLT }}$ | Output LOW Voltage (4) | $V_{C C}=\mathrm{Min}, \mathrm{toL}=8 \mathrm{~mA}$ | - | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage ${ }^{(5)}$ |  | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{(1)}$ |  | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{HS}}$ | Input HIGH Voltage ${ }^{(2,5)}$ |  | 3.0 | - | V |
| $\mathrm{V}_{\text {ILS }}$ | Input LOW Voltage(1, 2) |  | - | 0.4 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | - | 10 | pF |
| Icc | Operating Current | $V_{C C}=$ Max | - | 675 | mA |
| $\mathrm{C}_{\text {LD }}$ | Load Capacitance |  | - | 50 | pF |
| $\mathrm{I}_{\text {H }}$ | Input HIGH Leakage ${ }^{(3)}$ | $V_{\text {IH }}=V_{C C}$ | - | 10 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Leakage(3) | $\mathrm{V}_{\mathrm{LL}}=$ Gnd | -10 | - | $\mu \mathrm{A}$ |
| $\mathrm{l}_{02}$ | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | $\mu \mathrm{A}$ |

## NOTES:

1. $\mathrm{V}_{\mathrm{LL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 15 ns . $\mathrm{V}_{\mathrm{L}}$ should not fall below -0.5 Volts for larger periods.
2. $\mathrm{V}_{\text {HS }}$ and $\mathrm{V}_{\text {iLS }}$ apply to Clk2xSys, Clk2xSmp, CIk2xRd, Clk2xPhi, CpBusy, and Reset*.
3. These parameters do not apply to the clock inputs.
4. $V_{O H T}$ and $V_{L T}$ apply to the bidirectional data and tag busses only. Note that $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ also apply to these signals.
5. $\mathrm{V}_{\mathrm{IH}}$ should not be held above $\mathrm{V}_{\mathrm{CC}}+0.5$ volts.

## AC ELECTRICAL CHARACTERISTICS -

COMMERCIAL TEMPERATURE RANGE $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | TEST CONDITION | 16.67 MHz |  | 20.0 MHz |  | 25.0 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Clock |  |  |  |  |  |  |  |  |  |
| TckHign | Input Clock High | Transition < 5ns | 12.5 | - | 10 | - | 8 | - | ns |
| Tcklow | Input Clock Low | Transition < 5 ns | 12.5 | - | 10 | - | 8 | - | ns |
| TCKP | Input Clock Period Clk2xSys to CIk2xSmp Clk2xSmp to Clk2xRd Clk2xSmp to Clk2xPhi |  | $\begin{gathered} \hline 30 \\ 0 \\ 0 \\ 9 \end{gathered}$ | 500 <br> tcyc/4 <br> tcyc/4 <br> tcyc/4 | $\begin{gathered} 25 \\ 0 \\ 0 \\ 7 \end{gathered}$ | 500 <br> tcyc/4 <br> tcyc/4 <br> tcyc/4 | $\begin{gathered} 20 \\ 0 \\ 0 \\ 5 \end{gathered}$ | 500 <br> tcyc/4 <br> tcyc/4 <br> tcyc/4 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

Run Operation

| TDEn | Data Enable ${ }^{(3)}$ |  | - | -2 | - | -2 | - | -1.5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TDDis | Data Disable ${ }^{(3)}$ |  | - | -1 | - | -1 | - | -0.5 | ns |
| Toval | Data Valid | Load $=25 \mathrm{pF}$ | - | 3 | - | 3 | - | 2 | ns |
| Twidly | Write Delay | Load $=25 \mathrm{pF}$ | - | 5 | - | 4 | - | 3 | ns |
| Tos | Data Set-up |  | 9 | - | 8 | - | 6 | - | ns |
| TRSDS | Reset Pin Set-up |  | 15 | - | 15 | - | 10 | - | ns |
| TDH | Data Hold |  | -2.5 | - | -2.5 | - | -2.5 | - | ns |
| TCBS | CpBusy Set-up |  | 13 | - | 11 | - | 9 | - | ns |
| $\mathrm{T}_{\text {CBH }}$ | CpBusy Hold |  | -2.5 | - | -2.5 | - | -2.5 | - | ns |
| TActy | Access Type (1:0) | Load $=25 \mathrm{pF}$ | - | 7 | - | 6 | - | 5 | ns |
| $\mathrm{T}_{\text {AT2 }}$ | Access Type (2) | Load $=25 \mathrm{pF}$ | - | 17 | - | 14 | - | 12 | ns |
| TMWr | Memory Write | Load $=25 \mathrm{pF}$ | - | 27 | - | 23 | - | 18 | ns |
| TExe | Exception | Load $=25 \mathrm{pF}$ | - | 7 | - | 7 | - | 5 | ns |
| Stall Operation |  |  |  |  |  |  |  |  |  |
| TSAval | Address Valid | Load $=25 \mathrm{pF}$ | - | 30 | - | 23 | - | 20 | ns |
| TSActy | Access Type | Load $=25 \mathrm{pF}$ | - | 27 | - | 23 | - | 18 | ns |
| $T_{\text {MRal }}$ | Memory Read Initiate | Load $=25 \mathrm{pF}$ | - | 27 | - | 23 | - | 18 | ns |
| $T_{\text {MRat }}$ | Memory Read Terminate | Load $=25 \mathrm{pF}$ | - | 7 | - | 7 | - | 5 | ns |
| $\mathrm{T}_{\text {sa }}$ | Run Terminate | Load $=25 \mathrm{pF}$ | - | 17 | - | 15 | - | 11 | ns |
| Trun | Run Initiate | Load $=25 \mathrm{pF}$ | - | 7 | - | 6 | - | 4 | ns |
| TSMWr | Memory Write | Load $=25 \mathrm{pF}$ | - | 27 | - | 23 | - | 18 | ns |
| TSEX | Exception Valid | Load $=25 \mathrm{pF}$ | - | 20 | - | 18 | - | 15 | ns |

Reset Initialization

| $T_{\text {RST }}$ | Reset Pulse Width |  | 6 | - | 6 | - | 6 | - | TckP |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $T_{\text {rstPL }}$ | Reset timing, Phase-lock on ${ }^{(5)}$ |  | 3000 | - | 3000 | - | 3000 | - | TckP |
| $T_{\text {rstcp }}$ | Reset timing, Phase-lock off ${ }^{(5)}$ |  | 128 | - | 128 | - | 128 | - | TckP |
| Capacitive Load Deration |  |  | 0.5 | 2 | 0.5 | 1 | 0.5 | 1 | ns/25pF |
| CLD | Load Derate |  |  |  |  |  |  |  |  |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual."
5. These parameters apply when the 79R3010 Floating Point Coprocessor is connected to the CPU.

AC ELECTRICAL CHARACTERISTICS -
MILITARY TEMPERATURE RANGE $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITION | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Clock |  |  |  |  |  |
| TCkHigh | Input Clock High | Transition < 5ns | 12.5 | - | ns |
| Tcklow | Input Clock Low | Transition < 5 ns | 12.5 | - | ns |
| TCkP | Input Clock Period Clk2xSys to Clk2xSmp Clk2xSmp to Clk2xRd $\mathrm{Clk} 2 \times 5 \mathrm{mp}$ to $\mathrm{Clk} 2 \times \mathrm{Ph} i$ |  | $\begin{gathered} 30 \\ 0 \\ 0 \\ 9 \end{gathered}$ | 500 tcyc/4 tcyc/4 tcyc/4 | ns <br> ns <br> ns ns |
| Run Operation |  |  |  |  |  |
| TDEn | Data Enable ${ }^{(3)}$ |  | - | -2 | ns |
| TDDis | Data Disable ${ }^{(3)}$ |  | - | -1 | ns |
| Toval | Data Valid | Load $=25 \mathrm{pF}$ | - | 3 | ns |
| TWrDly | Write Delay | Load $=25 \mathrm{pF}$ | - | 5 | ns |
| $T_{\text {DS }}$ | Data Set-up |  | 9 | - | ns |
| TRSDS | Reset Pin Set-up |  | 15 | - | ns |
| $\mathrm{T}_{\text {DH }}$ | Data Hold |  | -2.5 | - | ns |
| TCBS | CpBusy Set-up |  | 13 | - | ns |
| TCBH | CpBusy Hold |  | -2.5 | - | ns |
| TAcTy | Access Type (1:0) | Load $=25 \mathrm{pF}$ | - | 7 | ns |
| $\mathrm{T}_{\text {AT2 }}$ | Access Type (2) | Load $=25 \mathrm{pF}$ | - | 17 | ns |
| $\mathrm{T}_{\text {MWr }}$ | Memory Write | Load $=25 \mathrm{pF}$ | - | 27 | ns |
| TExe | Exception | Load $=25 \mathrm{pF}$ | - | 7 | ns |


| Stall Operation |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tsaval | Address Valid | Load $=25 \mathrm{pF}$ | - | 30 | ns |
| TSActy | Access Type | Load $=25 \mathrm{pF}$ | - | 27 | ns |
| $T_{\text {MRal }}$ | Memory Read Initiate | Load $=25 \mathrm{pF}$ | - | 27 | ns |
| TMRdt | Memory Read Terminate | Load $=25 \mathrm{pF}$ | - | 7 | ns |
| $\mathrm{T}_{\text {Sd }}$ | Run Terminate | Load $=25 \mathrm{pF}$ | - | 17 | ns |
| Trun | Run Initiate | Load $=25 \mathrm{pF}$ | - | 7 | ns |
| TSMWr | Memory Write | Load $=25 \mathrm{pF}$ | - | 27 | ns |
| TSEx | Exception Valid | Load $=25 \mathrm{pF}$ | - | 20 | ns |
| Reset Initialization |  |  |  |  |  |
| TRST | Reset Pulse Width |  | 6 | - | TckP |
| TrstPLL | Reset timing, Phase-lock on ${ }^{(5)}$ |  | 3000 | - | TckP |
| Trstcp | Reset timing, Phase-lock off ${ }^{(5)}$ |  | 128 | - | TckP |
| Capacitive Load Deration |  |  |  |  |  |
| CLD | Load Derate | . | 0.5 | 2 | $\mathrm{ns} / 25 \mathrm{pF}$ |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four $2 x$ Clocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual."
5. These parameters apply when the 79R3010 Floating Point Coprocessor is connected to the CPU.

## ORDERING INFORMATION



## FEATURES:

- Hardware Support of Single-and Double-Precision Operations:
- Floating-Point Add
- Floating-Point Subtract
- Floating-Point Multiply
- Floating-Point Divide
- Floating-Point Comparisons
- Floating-Point Conversions
- Sustained performance:
- 7 MFLOPS single precision LINPACK
- 4 MFLOPS double precision LINPACK
- Cycle Time:
-40 ns ( 25 MHz )
-60 ns ( 16.67 MHz )
-80 ns ( 12.5 MHz )
- Direct, high-speed interface with IDT79R3000 Processor.
- Supports Full Conformance With IEEE 754-1985 Floating-Point Specification.
- Full 64-bit operation using sixteen 64-bit data registers.
- High-speed CEMOS ${ }^{\text {TM }}$ technology.
- Pin, function and software compatible with the IDT79R2010A RISC FPA.
- Military product compliant to MIL-STD-883, Class B.
- 32-bit status/control register providing access to all IEEEStandard exception handling.
- Load/store architecture allows data movement directly between FPA and memory or between CPU and FPA.
- Overlapped operation of independent floating point ALUs.


## DESCRIPTION:

The IDT79R3010 Floating-Point Accelerator (FPA) operates in conjunction with the IDT79R3000 Processor and extends the IDT79R3000's instruction set to perform arithmetic operations on values in floating-point representations. The IDT79R3010 FPA, with associated system software, fully conforms to the requirements of ANSI//EEE Standard 754-1985, "IEEE Standard for Bi nary Floating-Point Arithmetic." In addition, the architecture fully supports the standard's recommendations.

This data sheet provides an overview of the features and architecture of the 79R3010 FPA, Revision 2.0. A more detailed description of the operation of the device is incorporated in the "R3000 Family Hardware User's Manual", and a more detailed architectural overview is provided in the "mips RISC Architecture" book, both available from IDT.


Figure 1. IDT79R3010 Functional Block Diagram

## IDT79R3010 FPA REGISTERS

The IDT79R3010 FPA provides 32 general purpose 32-bit registers, a Control/Status register, and a Revision Identification register. The tightly-coupled coprocessor interface causes the register
resources of the FPA to appear to the systems programmers as an extension of the CPU internal registers. The FPA registers are shown in Figure 2.

General Purpose Registers (FGR/FPR)

| FGR1 |  |  |  |
| :---: | :---: | :---: | :---: |
| FGR3 | FGRO |  |  |
| FGR5 | FGR2 |  |  |
| $\vdots$ |  |  | FGR4 |
| FGR27 |  |  |  |
| FGR29 | FGR26 |  |  |
| FGR31 | FGR28 |  |  |



Implementation/Revision


Figure 2. IDT79R3010 FPA Registers

Floating-point coprocessor operations reference three types of registers:

- Floating-Point Control Registers (FCR)
- Floating-Point General Registers (FGR)
- Floating-Point Registers (FPR).


## Floating-Point General Registers (FGR)

There are 32 Floating-Point General Registers (FGR) on the FPA. They represent directly-addressable 32-bit registers, and can be accessed by Load, Store, or Move Operations.

## Floating-Point Registers (FPR)

The 32 FGRs described in the preceding paragraph are also used to form sixteen 64-bit Floating-Point Registers (FPR). Pairs of general registers (FGRs), for example FGR0 and FGR1 (refer to Figure 2) are physically combined to form a single 64-bit FPR. The FPRs hold a value in either single- or double-precision floatingpoint format. Double-precision format FPRs are formed from two adjacent FGRs.

## Floating-Point Control Registers (FCR)

There are 2 Floating-Point Control Registers (FCR) on the FPA. They can be accessed only by Move operations and include the following:

- Control/Status register, used to control and monitor exceptions, operating modes, and rounding modes;
- Revision register, containing revision information about the FPA.


## COPROCESSOR OPERATION

The FPA continually monitors the IDT79R3000 processor instruction stream. If an instruction does not apply to the coprocessor, it is ignored; if an instruction does apply to the coprocessor, the FPA executes that instruction and transfers necessary result and exception data synchronously to the IDT79R3000 main processor.

The FPA performs three types of operations:

- Loads and Stores;
- Moves;
- Two- and three-register floating-point operations.

Load, Store, and Move Operations
Load, Store, and Move operations move data between memory or the IDT79R3000 Processor registers and the IDT79R3010 FPA registers. These operations perform no format conversions and cause no floating-point exceptions. Load, Store, and Move operations reference a single 32-bit word of either the Floating-Point General Registers (FGR) or the Floating-Point Control Registers (FCR).

## Floating-Point Operations

The FPA supports the following single- and double-precision format floating-point operations:

- Add
- Subtract
- Multiply
- Divide
- Absolute Value
- Move
- Negate
- Compare

In addition, the FPA supports conversions between single- and double-precision floating-point formats and fixed-point formats.

The FPA incorporates separate Add/Subtract, Multiply, and Divide units, each capable of independent and concurrent operation. Thus, to achieve very high performance, floating point divides can be overlapped with floating point multiplies and floating point additions. These floating point operations occur independently of the actions of the CPU, allowing further overlap of integer and floating point operations. Figure 3 illustrates an example of the types of overlap permissible.


Figure 3: Example of Overlapping Floating Point Operation

## Exceptions

The IDT79R3010 FPA supports all five IEEE standard exceptions:

- Invalid Operation
- Inexact Operation
- Division by Zero
- Overflow
- Underflow

The FPA also supports the optional, Unimplemented Operation exception that allows unimplemented instructions to trap to software emulation routines.

The FPA provides precise exception capability to the CPU; that is, the execution of a floating point operation which generates an exception causes that exception to occur at the CPU instruction which caused the operation. This precise exception capability is a requirement in applications and languages which provide a mechanism for local software exception handlers within software modules.

| OP | Description | OP | Description |
| :---: | :---: | :---: | :---: |
|  | Load/Store/Move Instructions |  | Computational Instructions |
| LWC1 | Load Word to FPA | ADD.fmt | Floating-point Add |
| SWC1 | Store Word from FPA | SUB.fmt | Floating-point Subtract |
| MTC1 | Move Word to FPA | MUL.fmt | Floating-point Multiply |
| MFC1 | Move Word from FPA | DIV.fmt | Floating-point Divide |
| CTC1 | Move Control word to FPA | ABS.fmt | Floating-point Absolute value |
| CFC1 | Move Control word from FPA | MOV.fmt NEG.fmt | Floating-point Move Floating-point Negate |
|  | Conversion Instructions |  | Compare Instructions |
| CVT.S.fmt CVT.D.fmt CVT.W.fmt | Floating-point Convert to Single FP Floating-point Convert to Double FP Floating-point Convert to fixed-point | C.cond.fmt | Floating-point Compare |

Table 1. IDT79R3010 Instruction Summary

## IDT79R3010 PIPELINE ARCHITECTURE

The IDT79R3010 FPA provides an instruction pipeline that parallels that of the IDT79R3000 processor. The FPA, however, has a 6-stage pipeline instead of the 5-stage pipeline of the IDT79R3000: the additional FPA pipe stage is used to provide efficient coordination of exception responses between the FPA and main processor.

The execution of a single IDT79R3010 instruction consists of six primary steps:

1) IF-Instruction Fetch. The main processor calculates the instruction address required to read an instruction from the lCache. No action is required of the FPA during this pipe stage since the main processor is responsible for address generation.
2) RD - The instruction is present on the data bus during phase 1 of this pipe stage and the FPA decodes the data on the bus to determine if it is an instruction for the FPA.
3) ALU - If the instruction is an FPA instruction, instruction execution commences during this pipe stage.
4) MEM - If this is a coprocessor load or store instruction, the FPA presents or captures the data during phase 2 of this pipe stage.
5) WB - The FPA uses this pipe stage solely to deal with exceptions.
6) FWB - The FPA uses this stage to write back ALU results to its register file. This stage is the equivalent of the WB stage in the IDT79R3000 main processor.
Each of these steps requires approximately one FPA cycle as shown in Figure 3 (parts of some operations spill over into another cycle while other operations require only $1 / 2$ cycle).

Instruction Execution


Figure 4. Instruction Execution Sequence

The IDT79R3010 uses a 6-stage pipeline to achieve an instruction execution rate approaching one instruction per FPA cycle.

Thus, execution of six instructions at a time are overlapped as shown in Figure 5.


Figure 5. IDT79R3010 Instruction Pipeline

This pipeline operates efficiently because different FPA resources (address and data bus accesses, ALU operations, register accesses, and so on) are utilized on a non-interfering basis.

## PIN CONFIGURATION

(Top View)


## PIN CONFIGURATION

## 84-PIN CPGA FOR 79R3010

PIN GRID ARRAY (Cermamic, Cavity Down) - BOTTOM VIEW


## PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| Data (0-31) | 1/0 | A multiplexed 32-bit bus used for instruction and data transfers on phase 1 and phase 2, respectively. |
| DataP (0-3) | 0 | A 4-bit bus containing even parity over the data bus. Parity is generated by the FPA on stores. |
| Run* | 1 | Input to the FPA which indicates whether the processor-coprocessor system is in the run or stall state. |
| Exception* | 1 | Input to the FPA which indicates exception related status information. |
| FpBusy | 0 | Signal to the CPU indicating a request for a coprocessor busy stall. |
| FpCond | 0 | Signal to the CPU indicating the result of the last comparison operation. |
| Fpint* | 0 | Signal to the CPU indicating that a floating-point exception has occurred for the current FPA instruction. |
| Reset* | 1 | Synchronous initialization input used to distinguish the processor-FPA synchronization period from the execution period. Reset* must be synchronized by the leading edge of SysOut from the CPU. |
| PIIOn* | 1 | Inputwhich during the reset period determines whether the phase lock mechanism is enabled and during the execution period determines the output timing model. |
| FpPresent* | 0 | Output which is pulled to ground through an impedance of approximately 0.5 k ohms. By providing an external pullup on this line an indication of the presence or absence of the FPA can be obtained. |
| CIk2xSys | 1 | A double frequency clock input used for generating FpSysOut*. |
| Clk2xSmp | 1 | A double frequency clock input used to determine the sample point for data coming into the FPA. |
| Clk2xRd | 1 | A double frequency clock input used to determine the disable point for the data drivers. |
| Clk2xPhi | 1 | A double frequency clock input used to determine the position of the internal phases, phase 1 and phase 2 , |
| FpSysOut* | 0 | Synchronization clock from the FPA. |
| FpSysin* | 1 | Input used to receive the synchronization clock from the FPA. |
| FpSync* | 1 | Input used to receive the synchronization clock from the CPU. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1,3)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage ${ }^{(2)}$ | -0.5 to +7.0 | -0.5 to +7.0 | V |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $V_{\mathbb{I N}}$ minimum $=3.0 \mathrm{~V}$ for pulse width less than 15 ns .
$V_{\text {IN }}$ maximum should not exceed $V_{c c}+0.5$ Volts.
3. Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds:

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS-

COMMERCIAL TEMPERATURE RANGE ( $\mathrm{A}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{aligned} & 16.67 \mathrm{MHz} \\ & \text { MIN. MAX. } \end{aligned}$ |  | 20.0 MHz |  | 25.0 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | 3.5 | - | V |
| VOL | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{loL}=4 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | - | 0.5 | V |
| $V_{\text {OLFP }}$ | Output LOW Voltage ${ }^{(5)}$ | $V_{C C}=\mathrm{Min}, \mathrm{IOL}=1.5 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage ${ }^{(6)}$ |  | 2.0 | - | 2.0 | - | 2.0 | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{(1)}$ |  | - | 0.8 | - | 0.8 | - | 0.8 | $V$ |
| $\mathrm{V}_{\mathrm{HS}}$ | Input HIGH Voltage ( ${ }^{(2,6)}$ |  | 3.0 | - | 3.0 | - | 3.0 | - | V |
| $V_{\text {ILS }}$ | Input LOW Voltage ${ }^{(1,2)}$ |  | - | 0.4 | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\text {IHC }}$ | Input HIGH Voltage(4, 6) |  | 4.0 | - | 4.0 | - | 4.0 | - | V |
| $\mathrm{V}_{\text {ILC }}$ | Input LOW Voltage ${ }^{(1,4)}$ |  | - | 0.4 | - | 0.4 | - | 0.4 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 10 | - | 10 | - | 10 | pF |
| Cout | Output Capacitance |  | - | 10 | - | 10 | - | 10 | pF |
| lce | Operating Current | $V_{C C}=$ Max | - | 625 | - | 675 | - | 750 | mA |
| $\mathrm{C}_{\text {L }}$ | Load Capacitance |  | - | 50 | - | 50 | - | 50 | pF |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Leakage(3) | $V_{H}=V_{C C}$ | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{LL}}=$ Gnd | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| loz | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

## NOTES:

1. $V_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 15 ns . $\mathrm{V}_{\mathrm{IL}}$ should not fall below -0.5 Volts for longer periods.
2. $\mathrm{V}_{\mathrm{IHS}}$ and $\mathrm{V}_{\mathrm{ILS}}$ apply to Clk2xSys, Clk2xSmp, Clk2xRd, Clk2xPhi, CpBusy, and Reset*.
3. These parameters do not apply to the clock inputs.
4. VIHC and VILC apply to Run* and Exception*.
5. Volfp applies to the FPPresent* pin only.
6. $V_{I H}$ and $V_{I H S}$ should not be held above $V_{C C}+0.5$ Volts.

DC ELECTRICAL CHARACTERISTICS -
MILITARY TEMPERATURE RANGE ( $\mathrm{A}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{loL}=4 \mathrm{~mA}$ | - | 0.5 | V |
| VolfP | Output LOW Voltage ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=1.5 \mathrm{~mA}$ | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage ${ }^{(6)}$ |  | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Voltage( ${ }^{(1)}$ |  | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{HS}}$ | Input HIGH Voitage (2. 6) |  | 3.0 | - | V |
| $\mathrm{V}_{\text {ILS }}$ | Input LOW Voltage ${ }^{(1,2)}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{HC}}$ | Input HIGH Voltage (4, 6) |  | 4.0 | - | V |
| $\mathrm{V}_{\text {ILC }}$ | Input LOW Voitage ${ }^{(1,4)}$ |  | - | 0.4 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 10 | pF |
| $\mathrm{Cout}^{\text {O}}$ | Output Capacitance |  | - | 10 | pF |
| lcc | Operating Current | $V_{C C}=$ Max | - | 720 | mA |
| $\mathrm{C}_{\text {L }}$ | Load Capacitance |  | - | 50 | pF |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH Leakage ${ }^{(3)}$ | $V_{i H}=V_{C C}$ | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1 /}$ | Input LOW Leakage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{IL}}=$ Gnd | -10 | 10 | $\mu \mathrm{A}$ |
| loz | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | $\mu \mathrm{A}$ |

NOTES:

1. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 15 ns . $\mathrm{V}_{\mathrm{IL}}$ should not fall below -0.5 Volts for longer periods.
2. $\mathrm{V}_{\mathrm{IHS}}$ and $\mathrm{V}_{\mathrm{LLS}}$ apply to $\mathrm{Clk} 2 x$ Sys, $\mathrm{Clk} 2 x S m p, \mathrm{Clk} 2 x$ Rd, $\mathrm{Clk} 2 x$ Phi, CpBusy , and Reset*.
3. These parameters do not apply to the clock inputs.
4. $\mathrm{V}_{\text {IHC }}$ and $\mathrm{V}_{\text {ILC }}$ apply to Run* and Exception*.
5. Volfp applies to the FPPresent* pin only.
6. $V_{I H}$ and $V_{I H S}$ should not be held above $V_{C C}+0.5$ Volts.

## AC ELECTRICAL CHARACTERISTICS-

COMMERCIAL TEMPERATURE RANGE ( $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | TEST CONDITION | 16.67 MHz |  | 20.0 MHz |  | 25.0 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Clock |  |  |  |  |  |  |  |  |  |
| TCkHIgh | Input Clock High | Transition < 5ns | 12 | - | 10 | - | 8 | - | ns |
| $\mathrm{T}_{\text {ckLow }}$ | Input Clock Low | Transition < 5ns | 12 | - | 10 | - | 8 | - | ns |
| TCKP | Input Clock Period Clk2xSys to Clk2xSmp CIk2xSmp to Clk2xRd $\mathrm{Clk} 2 \times \mathrm{Smp}$ to $\mathrm{Clk} 2 \times \mathrm{Phi}$ |  | $\begin{gathered} \hline 30 \\ 0 \\ 0 \\ 9 \end{gathered}$ | $\begin{gathered} 500 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \end{gathered}$ | $\begin{gathered} 25 \\ 0 \\ 0 \\ 7 \end{gathered}$ | $\begin{gathered} 500 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \\ \text { tcyc } / 4 \end{gathered}$ | $\begin{gathered} 20 \\ 0 \\ 0 \\ 5 \end{gathered}$ | 500 <br> tcyc/4 <br> tcyc/4 <br> tcyc/4 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Timing Parameters |  |  |  |  |  |  |  |  |  |
| ToEn | Data Enable ${ }^{(3)}$ |  | - | -2 | - | -2 | - | -1.5 | ns |
| $\mathrm{T}_{\text {DDI }}$ | Data Disable ${ }^{(3)}$ |  | 0 | - | 0 | - | 0 | - | ns |
| Toval | Data Valid | Load $=25 \mathrm{pF}$ | - | 3 | - | 3 | - | 2 | ns |
| $\mathrm{T}_{\text {DS }}$ | Data Set-up |  | 9 | - | 8 | - | 6 | - | ns |
| $\mathrm{T}_{\text {RSDS }}$ | Reset Set-up |  | 15 | - | 15 | - | 10 | - | ns |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold |  | -2.5 | - | -2.5 | - | -2.5 | - | ns |
| $\mathrm{T}_{\text {fpcond }}$ | Fp Condition |  | - | 35 | - | 30 | - | 25 | ns |
| $\mathrm{T}_{\text {Fpeusy }}$ | Fp Busy |  | - | 15 | - | 13 | - | 10 | ns |
| $\mathrm{T}_{\text {Fplit }}$ | Fp Interrupt |  | - | 40 | - | 35 | - | 25 | ns |
| T FpMov | Fp Move To |  | - | 35 | - | 30 | - | 25 | ns |
| $\mathrm{T}_{\text {ExS }}$ | Exception Set-up |  | 10 | - | 9 | - | 7 | - | ns |
| TEXH | Exception Hold |  | 0 | - | 0 | - | 0 | - | ns |
| TRunS | Run Set-up |  | 10 | - | 9 | - | 7 | - | ns |
| $\mathrm{T}_{\text {RunH }}$ | Run Hold |  | -2 | - | -2 | - | -2 | - | ns |
| Reset Initialization |  |  |  |  |  |  |  |  |  |
| $T_{\text {rstPL }}$ | Reset timing. Phase-lock on |  | 3000 | - | 3000 | - | 3000 | - | TckP |
| $\mathrm{T}_{\text {rst }}$ | Reset timing. Phase-lock off |  | 128 | - | 128 | - | 128 | - | TckP |
| Capacitive Load Deration |  |  |  |  |  |  |  |  |  |
| CLD | Load Derate |  | 0.5 | 2 | 0.5 | 1 | 0.5 | 1 | ns/25pF |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four $2 x$ Clocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual."

## AC ELECTRICAL CHARACTERISTICS -

MILITARY TEMPERATURE RANGE ( $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITION | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Clock |  |  |  |  |  |
| $\mathrm{T}_{\text {ckHign }}$ | Input Clock High | Transition < 5ns | 12 | - | ns |
| TCKLOW | Input Clock Low | Transition < 5ns | 12 | - | ns |
| $\mathrm{T}_{\text {CKP }}$ | Input Clock Period Clk2xSys to CIk2xSmp CIk2xSmp to CIk2×Rd Clk2xSmp to Clk2xPhi |  | $\begin{gathered} 30 \\ 0 \\ 0 \\ 9 \end{gathered}$ | 500 <br> tcyc/4 <br> tcyc/4 <br> tcyc/4 | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |


| $\mathrm{T}_{\mathrm{DE}}$ | Data Enable ${ }^{(3)}$ |  | - | -2 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {DDI }}$ | Data Disable ${ }^{(3)}$ |  | 0 | - | ns |
| Toval | Data Valid | Load $=25 \mathrm{pF}$ | - | 3 | ns |
| $\mathrm{T}_{\mathrm{DS}}$ | Data Set-up |  | 9 | - | ns |
| $\mathrm{T}_{\text {SSDS }}$ | Reset Set-up |  | 15 | - | ns |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold |  | -2.5 | - | ns |
| $\mathrm{T}_{\text {Fpoond }}$ | Fp Condition |  | - | 35 | ns |
| $\mathrm{T}_{\text {fpuusy }}$ | Fp Busy |  | - | 15 | ns |
| $\mathrm{T}_{\text {Foint }}$ | Fp Interupt |  | - | 40 | ns |
| T FPMov | Fp Move To |  | - | 35 | ns |
| $\mathrm{T}_{\text {Exs }}$ | Exception Set-up |  | 10 | - | ns |
| $\mathrm{T}_{\text {ExH }}$ | Exception Hold |  | 0 | - | ns |
| $\mathrm{T}_{\text {Runs }}$ | Run Set-up |  | 10 | - | ns |
| $\mathrm{T}_{\text {funt }}$ | Run Hold |  | -2 | - | ns |
| Reset Initalilization |  |  |  |  |  |
| $\mathrm{T}_{\text {silpl }}$ | "Reset timing, Phase-lock on* |  | 3000 | - | TckP |
| $\mathrm{T}_{\text {st }}$ | "Reset timing, Phase-lock off" |  | 128 | - | TckP |
| Capacitive Load Deration |  |  |  |  |  |
| CL | Load Derate |  | 0.5 | 2 | ns/25pF |

## NOTES:

1. All timings are referenced to 1.5 V .
2. The clock parameters apply to all four 2xClocks: Clk2xSys, CIk2xSmp, CIk2xRd, and CIk2xPhi
3. This parameter is guaranteed by design.
4. These parameters reference timing diagrams shown in the "Hardware User's Manual."

## PACKAGE DIMENSIONS

84-LEAD CERQUAD (J BEND)


## PACKAGE DIMENSIONS

 84-PIN PGA (CAVITY DOWN)

NOTES:

1. All dimensions are in inches, unless otherwise specified.
2. BSC-Basic Pin Spacing between centers.
3. Symbol "M" represents the PGA matrix size.
4. Symbol " $N$ " represents the number of pins.
5. Chamferred corners are IDT's option.
6. Cross hatched area indicates integral metallic heat sink.

## ORDERING INFORMATION



| Integrated Device Technology, Inc. | RISC CPU WRITE BUFFER | PRELIMINARY IDT 79R3020 |
| :---: | :---: | :---: |

## FEATURES

- Temporary storage buffers to enhance the performance of the IDT79R3000 RISC CPU processor
- Aliows for write operations by the RISC CPU processor during Run cycles
- Each Write Buffer has four locations to handle an 8-bit address slice and a 9-bit data slice (including a parity bit)
- High-speed CEMOS ${ }^{\text {TM }}$ technology
- Pin, functionally and software compatible with the MIPS Computer Systems R2020 Write Buffer
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION

The IDT79R3020 Write Buffer enhances the performance of IDT79R3000 systems by allowing the processor to perform write operations during Run cycles instead of resorting to timeconsuming stall cycles. Each IDT79R3020 device handles an 8-bit slice of address, and a 9-bit slice of data (one parity bit per byte); thus, four IDT79R3020s provide 4 -deep buffering of 32 bits of address and 36 bits of data and parity. Figure 1 illustrates the functional position of the Write Buffer in an IDT79R3000 system.

Whenever the processor performs a write operation, the Write Buffer captures the output data and its address (including the access type bits). The Write Buffer can hold up to four data-address sets while it waits to pass the data on to main memory. Transfers from the processor to the write buffers occur synchronously at the cycle rate of the processor and the write buffer signals the processor if it is unable to accept data. The write buffer also provides a set of handshake signals to communicate with a main memory controller and coordinate the transfer of write data to main memory.

The sections that follow describe these IDT79R3020 Write Buffer interfaces:

- the processor-Write Buffer interface
- the Write Buffer-main memory interface
- a miscellaneous, Write Buffer-board control interface.


Figure 1. The IDT79R3020 Write Buffer in an IDT79R3000 System

## WRITE BUFFER - IDT79R3000 PROCESSOR INTERFACE

Figure 2 shows the signals comprising the Write Buffer interface to the IDT79R3000 (all descriptions assume that four IDT79R3020 Write Buffers are used to implement a 32-bit, buffered interface). The AdrLo bus and Tag bus bits from the processor are both
connected to the Write Buffer to form a 32-bit physical address that is captured by the buffers. Thirty-two bits of data, four bits of parity, and two access type bits are also captured by the Write Buffer. The paragraphs that follow describe the Write Buffer-processor interface signals and the timing of processor-to-Write Buffer data transfers.


Figure 2. Write Buffer-IDT79R3000 Processor Interface

## Write Buffer-Processor Interface Signals Clock

An inverted version of the IDT79R3000's SysOut* signal from the IDT79R3000 processor that synchronizes data transfers. The Write Buffer uses the trailing edge of Clock to latch the contents of the AdrLo bus and uses the leading clock edge to latch the contents of the Data and Tag buses.

## Dataln8:0

Nine input data lines from the IDT79R3000 processor's Data bus (eight bits of data and one bit of parity).

## AddrIn7:0

Eight input address lines from the IDT79R3000 processor. The address lines are taken from the AdrLo and Tag buses.

## Address1:0

The two least significant address bits from the IDT79R3000 processor. These two address bits must be connected to all four Write Buffers and are used in conjunction with the access type (AccTyp1:0) signals, the Position1:0 signals, and the BigEndian signal to determine which byte(s) in a word are being written into a particular Write Buffer.

## AccTypIn1:0

The access type signals from the IDT79R3000 processor specifying the size of a data access: word, tri-byte, half-word, or byte.

## WtMem*

This input is connected to the MemWr* signal from the IDT79R3000 processor that is asserted whenever the processor is performing a store (write) operation.

## Request*

The primary purpose of this signal is to request access to memory and is described later when the Write Buffer-Main Memory Interface is discussed. The Request* signal can also be connected to the CpCond0 input of the IDT79R3000 and can then
be tested by software to determine if there is any data in the Write Buffer. Since Request* is deasserted if there is no data in the Write Buffer, software can determine if a previous write operation (for example, to an I/O device) has been completed before initiating a read or read status operation from that device.
WbFull*
The Write Buffer asserts this signal to the IDT79R3000's WrBusy* input whenever it cannot accept any more data; that is, when the current write will fill the buffer or the buffer has all address-data pairs occupied. The IDT79R3000 processor performs a write-busy stall if it needs to store data while the WbFull*/WrBusy* signal is asserted.

## Data \& Address Connections

Figure 3 illustrates how four Write Buffers are connected to the address and data outputs of the IDT79R3000 processor.

## Address inputs

Each Write Buffer device has eight address inputs (Adrin7:0). The four low-order bits (AdrIn3:0) are clocked into the device on the trailing edge of the Clock signal and are taken from the IDT79R3000's AdrLo bus. The four high-order bits (Adrln7:4) are clocked into the device on the rising edge of the Clock signal and are taken from the IDT79R3000's Tag bus.

Each device also has separate inputs (Address1, Address0) for the two low-order bits from the AdrLo bus. These bits must be input to each device since they comprise the byte pointer. Note in Figure 3 that the two low-order AdrIn inputs (Adrin1:0) to Write Buffer device 0 are connected to ground since the Address1, Address0 inputs already supply these bits to the device.

## Data Inputs

Each Write Buffer device has nine data inputs that are clocked into the device on the leading edge of the Clock signal and are taken from the IDT79R3000's Data bus. In Figure 3, each device captures eight bits of data and one bit of parity. Also note that the data bits assigned to each device correspond to the address bits
connected to the device. This arrangement is required since data selection is dependent on a combination of the AccType signals and the two low order address bits. The arrangement also
simplifies system utilization of the "Read Error Address" feature described later.


Figure 3. Write Buffer Data and Address Line Connections

The Position1 and Position0 signals shown in Figure 3 specify the nibble position within a halfword that each write buffer device comprises.

## Write Buffer - Processor Timing

Transfers between the processor and the Write Buffers occur synchronously: the Clock signal from the processor is input to the Write Buffers and used to clock the address and data information into the Write Buffers' latches. Figure 4 illustrates the timing for the processor-Write Buffer interface.

When the WrtMem* signal is asserted, the low-order address bits, and the Address 1:0 inputs, are latched on the trailing edge of the Clock signal (1]). The rising edge of Clock (2]) is used to latch the high-order address bits, the access type inputs and the contents of the data bus.


Figure 4. Processor-Write Buffer Interface Timing

## WRITE BUFFER - MAIN MEMORY INTERFACE

Figure 5 shows the signals comprising the Write Buffer interface to main memory. This interface is essentially decoupled from the Write Buffer-processor interface: although some synchronization
of the memory interface signals and the Clock signal is required, the handshaking signals in this interface have no direct connection to the operation of the Write Buffer-processor interface.


Figure 5. Write Buffer-Main Memory Interface

## Write Buffer - Main Memory Interface Signals

Each Write Buffer provides the following signals that comprise the interface to a main memory controller:

## AddrOut 7:0

Eight address line output from each Write Buffer.

## DataOut 8:0

Nine data lines from each Write Buffer (eight bits of data and one bit of parity).

## AccTyp 1:0

The access type signals from the Write Buffer specifying the size of a data access: word, tri-byte, half-word, or byte.

## OutEn*

The memory controller asserts this write input to enable the tri-state outputs of the IDT79R3020 address and data signals.

## Request*

The Write Buffer asserts this signal to inform the main memory system that it has data to be written to memory.

## Acknowledge

The main memory system asserts this signal when it has captured the data presented by the Write Buffer on the DataOut lines.

## Write Buffer - Main Memory Interface Timing

Figure 6 illustrates the timing for the transfer of data from the Write Buffer to the main memory system. The sequence illustrated in this figure is as follows:
11 When the Write Buffer has a data-address pair for transfer to the memory system, it asserts the Request* signal.
2] When memory system is ready to handle the Write Buffer data, it asserts the OutEn* signal to enable the Write Buffers' address and data outputs onto the system buses.
3] When memory system no longer requires the Write Buffer address and data outputs, it asserts the Acknowledge signal.

The Write Buffer responds to this signal by discarding the address-data pair that was just output.
4 The memory system can deassert the OutEn* signal to return the Write Buffers' address and data outputs to their tristate condition.
5] Since the Request* signal remains asserted, the memory system asserts the OutEn* signal again to enable the next address-data pair onto the system buses.
6] When memory systemhas accepted the second address-data pair, it again asserts the Acknowledge signal. If the Write Buffer is now empty, it responds to this signal by deasserting the Request* signal.


Figure 6. Write Buffer-Main Memory Interface Timing

Note that the buffer's interface to main memory is not completely asynchronous: assertion of the Request* signal by the Write Buffer is synchronized with the rising edge of Clock, and the Acknowledge signal input by main memory has a minimum set up and hold time in relation to the Clock signal.

## MISCELLANEOUS WRITE BUFFER - BOARD LOGIC INTERFACE

The Write Buffers support several functions that utilize signals that do not fit neatly into the descriptions of either the processor or main memory interfaces. These functions and signals typically involve miscellaneous logic on a CPU board and include the following:

- byte gathering
- configuration connections (Big Endian, Position 1:0)
- address matching logic
- error address latch logic

The sections that follow describe each of these categories.

## Byte Gathering

The Write Buffers perform byte (half-word, tri-byte and word) gathering to decrease the number of write transfers to same location; that is, sequential writes to the same WORD address have their data combined into the same address-data pair buffer.

Byte gathering is prohibited in the address-data pair that is currently available to the memory controller. Thus, the first write into an empty Write Buffer will not have subsequent writes gathered into it because it is currently available for output to memory. Writes to the same location (byte) may be overwritten in the Write Buffer if the gathering is not prohibited by the preceding rule.

The Write Buffers present address-data pairs to the main memory controller in the sequence in which they were received from the processor except in the case of gathered data, where bytes or half words can be collected and written to main memory in a single write operation. If the address-data pair buffer is scheduled to be
output, then gathering is inhibited and the buffer contents are presented to the main memory controller. Subsequent writes are then placed in another buffer. No reliance should be placed in any aspect of gathering (except that it only involves sequential writes to the same word address) as it is not readily deterministic. Non-sequential writes to the same word address are not gathered.

Note that gathering can require that two main memory controller references be used to empty a single Write Buffer entry. For example, this can occur if Bytes 0 and 3 of a word are sequentially written. Where order in writing is important, such as in I/O controllers, software should avoid sequential accesses to the same word. In cases where write-read access ordering is important but reading of the write location is not desired, such as during I/O, then a write followed by a write to a dummy location followed by a read of the dummy location will insure the first write has occurred before continuing. Alternatively, the REQUEST signal can be tested to determine that the Write Buffer is empty.

## Configuration Logic Connections

Because of their byte gathering capability, each buffer device internally maintains a record of each valid byte in an address/data pair. To do this, each device must have a way of determining which data bits within a word it is handling. The following signals determine how the write buffers handle data that is written to the devices:

- Position 1, Position 0 - these signals (in conjunction with Big Endian*) determine how each Write Buffer decodes the Address $1 / 0$ and AccType $1 / 0$ to determine if it should store the data inputs. Refer to Figure 3 for an illustration of how data bits are assigned to Write Buffer devices based on their position.
- Big Endian* - When asserted, byte 0 is the leftmost, most significant byte (big-endian): when deasserted, byte 0 is the rightmost, least-significant byte (little-endian).
- Address 1, Address 0 - these signals (taken from the AdrLo bus) must be connected to all buffer devices since they determine which byte within a word is being accessed.
- AccType 1, AccType 0 - these inputs signals specify the data size of a write operation as shown in Table 1.

Table 1 shows how these signals operate to specify how bytes are saved within the Write Buffers.


Table 1. Byte Specifications for Write Operations

The lower two address bits of the device in position zero (as determined by the two POSITION inputs) are inhibited; that is, they are not stored directly as they are output on the AdrLo bus. Instead, on output, the lower two address bits are generated from the indication of the positions of the valid data bytes as determined by above table.

## MatchOut/Matchin Logic and Read Conflicts

Whenever the processor references main memory (either a write or a read reference), the Write Buffers compare the word address from the CPU with the word addresses stored in the buffers. If any word address matches, the buffers asserts signals that can be used
by the main memory controller to ensure that the Write Buffer is emptied before the read access with the conflicting address has been performed.

Figure 7 illustrates the Write Buffer signals involved in address comparison logic. Each write buffer provides four output signals (MatchOut A, B, C, and D) which correspond to the four buffer ranks (A, B, C, D) in each device as shown in Figure 1. These MatchOut signals can be externally NAND'ed as shown in Figure 7 to determine if the address being input matches those in any rank of the Write Buffer.


Figure 7. Write Buffer MatchOut/MatchIn Logic

The outputs of the NAND gates are fed into Write Buffers via the Matchin A, B, C, and D signals and are used within each device as part of the byte gathering logic. The NAND gate outputs can be NAND'ed together as shown in Figure 7 with the resultant signal used (in conjunction with the processor's MEMRD signal) to alert the main memory controller logic that there is a pending buffered write that conflicts with a just-issued read. The main memory controller can then delay the read access until the Request signal is deasserted indicating that the Write Buffer has been emptied.

## Error Address Latch

The write buffer incorporates an internal latch that can be loaded with one of the buffered addresses and subsequently enabled out onto the data lines. This feature can be used by error handling routines to read an address back from the Write Buffer and analyze or recover from certain bus errors. Figure 8 shows the signals involved in operation of this latch.

IDT79R3020 Write Buffers


Figure 8. The Write Buffer Error Address Latch

When the LatchErrAddr signal is asserted, the address currently available to the address outputs of the Write Buffer is latched into the internal latch. This address can then be output on the DataOut lines by asserting the EnErrAdr signal so that the processor can
read the address in as data. Refer to the AC specifications for timing parameters of the signals associated with the error address latch.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1,3)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage ${ }^{(2)}$ | -0.5 to +7.0 | -0.5 to +7.0 | V |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $V_{I N}$ minimum $=3.0 \mathrm{~V}$ for pulse width less than 15 ns . $V_{i N}$ maximum should not exceed $\mathrm{V}_{\mathrm{cc}}+0.5$ volts.
3. Not more than one output should be shorted at a time. Duration to the short should no exceed 30 seconds.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

DC ELECTRICAL CHARACTERISTICS -
COMMERCIAL TEMPERATURE RANGE $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | 16.67 MHz <br> MIN. MAX. |  | 20.0 MHz |  | 25.0 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | 3.5 | - | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ${ }^{(1)}$ |  | 2.4 | - | 2.4 | - | 2.4 | - | $v$ |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage(2) |  | - | 0.8 | - | 0.8 | - | 0.8 | V |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 10 | - | 10 | - | 10 | - | pF |
| Cout | Output Capacitance |  | 10 | - | 10 | - | 10 | - | pF |
| lcc | Operating Current | $V_{C C}=$ Max | - | 50 | - | 60 | - | 70 | mA |
| $\mathrm{liH}^{\text {H}}$ | Input HIGH Leakage | $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {cC }}$ | - | 10 | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{L}}$ | Input LOW Leakage | $\mathrm{V}_{\mathrm{LL}}=$ Gnd | -10 | - | -10 | - | -10 | - | $\mu \mathrm{A}$ |
| $10 z$ | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS -
MILITARY TEMPERATURE RANGE $\left(T_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{C C}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 3.5 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{1+}$ | Input HIGH Voltage ${ }^{(1)}$ |  | 2.4 | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage(2) |  | - | 0.8 | V |
| $\mathrm{ClN}_{\text {IN }}$ | Input Capacitance |  | 10 | - | pF |
| Cout | Output Capacitance |  | 10 | - | pF |
| Icc | Operating Current | $V_{C C}=$ Max | - | 90 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Leakage | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{CC}}$ | - | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Leakage | $\mathrm{V}_{\mathrm{IL}}=$ Gnd | -10 | - | $\mu \mathrm{A}$ |
| loz | Output Tri-state Leakage | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ | -40 | 40 | $\mu \mathrm{A}$ |

NOTES:

1. $V_{I H}$ should be held above $V_{C C}+0.5$ Volts.
2. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 15 ns . $\mathrm{V}_{\mathrm{IL}}$ should not fall below -0.5 Volts for longer periods.

AC ELECTRICAL CHARACTERISTICS $\left(\pi_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | $\begin{aligned} & \text { 16.67 MHz } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{gathered} \text { 20.0 MHz } \\ \text { MIN. MAX. } \end{gathered}$ |  | $\begin{aligned} & \text { 25.0 MHz } \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | Addrin (3:0) to Clock falling setup | 8 | - | 7 | - | 6 | - | ns |
| t2 | Addrin (3:0) from Clock falling hold | 4 | - | 4 | - | 4 | - | ns |
| t3 | Address 1:0 to Clock falling setup | 8 | - | 7 | - | 6 | - | ns |
| $t 4$ | Address 1:0 from Clock falling hold | 4 | - | 4 | - | 4 | - | ns |
| t5 | Access Type 1:0 to Clock rising setup | 7 | - | 6 | - | 5 | - | ns |
| t6 | Access Type 1:0 from Clock rising hold | 3 | - | 3 | - | 2 | - | ns |
| t7 | Addrin (7:4) to Clock rising setup | 7 | - | 5 | - | 5 | - | ns |
| t8 | Addrin (7:4) from Clock rising hold | 3 | - | 3 | - | 2 | - | ns |
| t9 | Dataln (8:0) to Clock rising setup | 7 | - | 5 | - | 5 | - | ns |
| t10 | Datain (8:0) from Clock rising hold | 3 | - | 3 | - | 2 | - | ns |
| t11 | WrtMem* to Clock rising setup | 10 | - | 8 | - | 7 | - | ns |
| t12 | WrtMem* from Clock rising hold | 6 | - | 5 | - | 4 | - | ns |
| t13 | Request from Clock rising | - | 32 | - | 30 | - | 27 | ns |
| t14 | Acknowledge to Clock rising setup | 12 | - | 11 | - | 10 | - | ns |
| t15 | Acknowledge from Clock rising hold | 7 | - | 6 | - | 5 | - | ns |
| t16 | LatchErrAdr to Acknowledge rising | 5 | - | 5 | - | 5 | - | ns |
| t17 | WbFull* active from Clock rising | - | 32 | - | 30 | - | 27 | ns |
| t18 | WbFull* inactive from Clock rising | - | 32 | - | 30 | - | 27 | ns |
| t19 | OutEn to AddrOut (7:0), DataOut (8:0) valid | 2 | 15 | 2 | 15 | 2 | 15 | ns |
| t20 | OutEn to AddrOut (7:0). DataOut (8:0) tri-state | 2 | 15 | 2 | 15 | 2 | 15 | ns |
| +21 | MatchOut (ABCD) from Clock rising | - | 25 | - | 24 | - | : 23 | ns |
| t22 | Matchin (ABCD) to Clock rising setup | 10 | - | 9 | - | 8 | - | ns |
| t23 | Matchin (ABCD) from Clock rising hold | 3 | - | 3 | - | 3 | - | ns |
| t24 | EnErrAdr* to Data (error latch) valid | 2 | 15 | 2 | 15 | 2 | 15 | ns |
| 125 | EnErrAdr* to Data (error latch) tri-state | 2 | 15 | 2 | 15 | 2 | 15 | ns |
| t26 | Address/Data out from Clock rising | - | 32 |  | 30 | - | 27 | ns |
| t27 | Reset* to Clock rising, set-up | 8 | - | 7 | - | 5 | - | ns |
| t28 | Reset* from Clock rising, hold | 3 | - | 2 | - | 1 | - | ns |
| t29 | Reset low pulse width | 10 | - | 10 | - | 10 | - | ns |
| t30 | WbFull* High from Clock rising (after Reset*) | 3 | 22 | 3 | 21 | 3 | 20 | ns |
| t31 | Request* High from Reset* low | 3 | 20 | 3 | 19 | 3 | 18 | ns |
| t32 | Access Type 1:0 low from Reset* low | 3 | 28 | 3 | 26 | 3 | 25 | ns |
| t33 | Match Out (ABCD) Low from Reset* low | 3 | 21 | 3 | 20 | 3 | $20^{\circ}$ | ns |

AC ELECTRICAL CHARACTERISTICS - MILITARYTEMPERATURE RANGE $\left(T_{A}=-55^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | 16.67 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| t1 | Addrin (3:0) to Clock falling setup | 8 | - | ns |
| t2 | Addrin (3:0) from Clock falling hold | 4 | - | ns |
| ¢3 | Address 1:0 to Clock falling setup | 8 | - | ns |
| $\pm 4$ | Address 1:0 from Clock falling hold | 4 | - | ns |
| 15 | Access Type 1:0 to Clock rising setup | 7 | - | ns |
| t6 | Access Type 1:0 from Clock rising hold | 3 | - | ns |
| t7 | Addrin (7:4) to Clock rising setup | 7 | - | ns |
| 18 | Addrin (7:4) from Clock rising hold | 3 | - | ns |
| t9 | Dataln (8:0) to Clock rising setup | 7 | - | ns |
| t10 | Dataln (8:0) from Clock rising hold | 3 | - | ns |
| t11 | WrtMem* to Clock rising setup | 10 | - | ns |
| 112 | WrtMem* from Clock rising hold | 6 | - | ns |
| t13 | Request from Clock rising | - | 32 | ns |
| t14 | Acknowledge to Clock rising setup | 12 | - | ns |
| t15 | Acknowledge to Clock rising hold | 7 | - | ns |
| 116 | LatchErrAdr to Acknowledge rising | 5 | - | ns |
| 117 | WbFull* active from Clock rising | - | 32 | ns |
| t18 | WbFull* inactive from Clock rising | - | 32 | ns |
| t19 | OutEn to AddrOut (7:0), DataOut (8:0) valid . | 2 | 15 | ns |
| t20 | OutEn to AddrOut (7:0). DataOut (8:0) tri-state | 2 | 15 | ns |
| t21 | MatchOut (ABCD) from Clock rising | - | 25 | ns |
| t22 | Matchin (ABCD) to Clock rising setup | 10 | - | ns |
| t23 | Matchin (ABCD) from Clock rising hold | 3 | - | ns |
| 124 | EnErrAdr* to Data (error latch) valid | 2 | 15 | ns |
| +25 | EnErrAdr* to Data (error latch) tri-state | 2 | 15 | ns |
| t26 | Address/Data out from Clock rising | - | 32 | ns |
| 127 | Reset* to Clock rising, set-up | 8 | - | ns |
| t28 | Reset* from Clock rising, hold | 3 | - | ns |
| 129 | Reset low pulse width | 10 | - | ns |
| t30 | WbFull*. High from Clock rising, (after Reset*) | 3 | 22 | ns |
| t31 | Request* High from Reset* low | 3 | 20 | ns |
| t32 | Access Type 1:0 Low from Reset* low | 3 | 28 | ns |
| t33 | Match Out (ABCD) Low from Reset* low | 3 | 21 | ns |



Figure 9. Write Buffer Timing Specifications


Figure 10. WBFULL* Signal Timing Specifications


Figure 11. OUTEN* Timing Specifications


FIgure 12. Match and Error Latch Timing Specifications


Figure 13. Address/Data Out

## 68-Pin CPGA for R3020

Pin Grid Array (Ceramic) - Bottom View


* = TRI-STATE OUTPUT

35 INPUTS, 25 OUTPUTS 4 VCC, 4 VSS

PIN CONFIGURATION Plastic Leaded Chip Carrier (Top Vlew)


ORDERING INFORMATION


## SYSTEM PROGRAMMERS PACKAGE (SPP)

## INTRODUCTION:

The System Programmer's package (SPP) provides tools for software developers who need to write programs for an IDT79R3000 processor that doesn't have its own operating system or a disk. The SPP consists of development commands (which you use from your host development machine) and test machine standalone environment programs. Standalone programs can be diagnostics, your own operating system kernel, device drivers or embedded applications.

## FEATURES:

- Standalone PROM system bring-up tool
- Available in source form for customization
- Provides sophisticated monitor capabilities for download
- Links with symbolic debugger on host system
- UNIX tools to compile, build and download
- Debug monitor (dbgmon)
- PROM code (3 versions)
- UNIX system call subset
- Device drivers in source form
- Power on diagnostics suite


## APPLICATIONS:

- Write and compile standalone programs on host development machine
- Debug standalone programs in an environment called "sable", which simulates the processor
- Debug standalone programs on your test machine from the development machine
- Download the final product to the test machine
- Boot and run programs on the test machine

DEVELOPMENT ENVIRONMENT


## The Simulation Environment (sable)

Sable runs on host development machines. It simulates the processor, all machine instructions, cache, translation buffer behavior, a simple disk and a simple console terminal interface.

Sable expedites development of standalone programs and operating systems because you can develop software without needing prototype hardware. Programs that you compile with sacc and saas run in the environment. To do source-level debugging of programs that run under sable, you need to use sdbx which is a version of dbx that works with sable.

## The Standalone I/O Library (saio)

When you write programs on the development machine for the standalone environment or for sable, you need to use the standalone I/O library (saio). These UNIX system-like routines support access to disks, tape, Ethernet and UARTS. The library also provides most standard libc and stdio routines.

## The Compiler System (sacc, saas, sald)

To compile most programs (for example, diagnostics) that will run in the standalone environment on the test machine or under sable, you can use sacc for C programs and saas for assembly language programs. Sald links and loads the saio library for you. These sheil script commands reside in /usr/spp on the development machine.

## Debuggers (sdbx, pdbx)

The SPP provides two versions of dbx ( pdbx and sdbx ) to help you debug standalone programs. These versions provide all regular dbx features.

Use dbx to debug programs that execute on your local machine, sdbx to debug programs running under sable, and pdbx to debug programs on another machine (usually, your test machine). This last method lets you use all the tools of the development environment to debug programs on real hardware. When you debug programs on the test machine, debugging information flows between the development machine and the test machine over an RS232 line.

## Bootfile Server Driver (bfsd)

The Ethernet bootfile server driver (bfsd) provides remote file ac-
cess to remote machines. Typically, you will use bfsd to download bootable images from the development machine to a test machine that does not have a disk.

Bfsd services file requests from standalone programs built with the standalone I/O (saio) library. You can use bfsd to boot operating system kernels, diagnostic programs and standalone programs.

## The Monitor and Standalone Shell (sash)

The PROM Monitor provides the tools to examine and change PROM memory, download programs over serial lines (RS232), boot programs from disk, tape and Ethernet, and alter configuration, power-up options in non-volatile RAM.

The standalone shell (sash) is a version of the PROM Monitor that supports more devices, file system formats, and commands than the standard Monitor. You load the sash from the PROM Monitor.

## The Simple-PROM

The Simple-PROM is a simplified combination of the PROM Monitor and Debug Monitor (dbgmon). It relies only on the presence of the processor and a UART. The simple-PROM makes no other assumptions regarding hardware configurations and board level features.
The Simple-PROM helps you develop board-level products quickly for the processor. You can also customize the SimplePROM to your own environment.

## The Debug Monitor (dbgmon)

The Debug Monitor (dbgmon) is the standalone environment debugger. You can co-load dbgmon with any standalone program or operating system. The dbgmon lets you examine and alter memory and registers, set breakpoints, examine translation buffer entires, disassemble instructions and execute programs one instruction at a time.

If you use the dbgmon with pdbx, you can do source-level, symbolic debugging of any standalone program or operating system that runs on your test machine.

## FEATURES:

- NuBus ${ }^{\text {TM }}$ card for a Macintosh or MAC Ilx provides a standalone single-user environment for code development for the IDT79R3000
- Utilizes IDT79R3000 32-bit Microprocessor
- Incorporates two caches of 16 K words each for Instruction and Data
- Supplied with UNIX ${ }^{\text {TM }}$ Operating System (RISC/os ${ }^{\text {TM }}$ ) which includes such tools as:
- "C" Language Compiler
- IDT79R3000 assembler
- Symbolic Debugger
- Program Performance Profiler (Pixie)
- Systems Programmer Package available for execution on this board includes the following features:
- Instruction set simulator (Sable)
- CPU/FPU diagnostics suite
- Host to target cross Symbolic Code debugger
- Cache performance evaluation tools
- Retargetable monitor PROM source code
- Other Languages available are:
- PL/1
- Pascal
- COBOL
- FORTRAN
- Ada
- Macintosh ${ }^{\text {m" }}$ Operating System User Interface accessible to users so that other Apple Macintosh tools can be operated.


## DESCRIPTION:

This board is designed to run the UNIX operating systems, compilers and tools in a single-user standalone mode for development of code for the IDT79R3000. It is composed of a

IDT79R3000 32-bit microprocessor, 2 caches for instruction and data as well as a Macintosh II NuBus interface. When inserted into a Macintosh II, the IDT79RS201 board becomes an auxiliary processor responsible for running the UNIX operating system. The68020, in the Macintosh II mother board, acts as an I/O server and runs the Macintosh OS. The main memory of the Macintosh II is accessible to both processors and is used as communication memory as well as for holding programs for both processors.

The IDT79RS201 incorporates a IDT79R3000 as well as two caches. When a cache miss is encountered, the 32-bit NuBus interface is utilized to fetch the word from the shared memory of the Macintosh II. Words stored in memory are automatically written through the Macintosh II interface and into main memory. In this manner, the IDT79RS201 board provides high performance in the NuBus environment.

The Macintosh 68020 is used as an I/O processor to handle the I/O requests of the UNIX operating system that is executed by the IDT79RS201 board. Requests to the 68020 are made through shared memory buffers which provide support for passing disk blocks and character string data. The 68020 then serves the requests for the disk l/O by executing device drivers in the Macintosh OS. The user directed character I/O is handled by a terminal emulator running in parallel on the Macintosh Il and serves to emulate a character oriented CRT. Other serial I/O is passed on to the actual serial I/O ports of the Macintosh II and allows for the downloading of data into devices such as printers and PROM formatters.

The "C" compiler, that comes standard with the IDT79RS201, is Kernighan/Ritchie (System V) and includes additional features such as: Enumerations, Volatile data type, Function prototypes, etc. The compiler incorporates some clarifications of hazy spots from dpANS C. The source-level debugger, that comes with this development package, allows the user to single-step and trace at both the "C" level as well as the machine level for code development. The user is allowed to create macros of frequently used debug sequences and keep a history of previous debug steps taken for later re-execution. The performance profiling tools provided allow the programer to produce histograms of procedure calls and source-code statements. The profiler reports procedures and lines of source-code that are not executed for test coverage purposes.



System block diagram of R3000 board interfaced to the Macintosh II.

## RISC Optimizing Compilers

The RISCompliers provide an effective programming environment with a family of compilers that share unique optimization technology. The basic compiler and optimization techniques were developed simultaneously with the RISC processor architecture and instruction set.

A common goal was to increase computing performance and efficiency. The resulting RISC hardware and software work smoothly together to deliver a new level of excellence in program development and execution.

Designed to run with the UNIX operating system, these RISCompilers incorporate industry standards in all areas. Optimizing compilers now available include:

| C | Kernighan/Ritchie (System V) Hazy spots clarified from dpANS C Allows UNIX to be optimized Function prototypes-graphics, etc |
| :---: | :---: |
| FORTRAN77 | Fortran77, validated Common extensions \& dialects DEC VMS features FORTRAN66 compatibility features Support for unaligned data items Fast accurate math library |
| Pascal | Extensions dpANS where appropriate <br> Separate compilation <br> Single and double precision floats Bit manipulation Interfaces well with C |
| COBOL 85 | Shares library and compiler with PL/1 Decimal handled by tuned subroutines <br> Based upon LPI-COBOL |
| Ada | Full Ada-ANSI-MIL STD 185A 1983 <br> Current validation-1.9 ACVC, <br> UMIPS 3.0 <br> Verdix Ada front end UMIPS optimizing back-end. |
| PL/1 | PL/1 Subset G <br> A few extensions like SELECT Used to port 1.8 M line program Based upon LPI-PL/1 |

NuBus is a trademark of Texas Instruments
Macintosh is a registered trademark of Apple Computer, Inc.
UNIX is a registered trademark of AT\&T, Inc.
VMS is a registered trademark of Digital Equipment Corp.
RISC/os is a registered trademark of MIPS Computer Systems, Inc.

## System Programmer's Package (SPP) for Software Development and System Integration

The System Programmer's Package (SPP) is a powerful tool kit for developing system software and integrating hardware/software on the target system. SPP provides everything needed to create complete software systems in a native environment without prototype hardware. SPP features include:

- Simulation environment for developing software before hardware exists.
- UNIX tools to compile, simulate, build and download code to the target hardware. There are sets of utilities for building routines such as $\mathrm{I} / \mathrm{O}$ drivers.
- Run-time routines to install/modify for the final product.
- Debug monitor for target hardware/software integration. Capabilities to examine and alter registers and memory, set breakpoints and perform single-line assembly and disassembly.
- Applications profiling and cache usage simulator. Profiling feature determines time spent in various parts of the program helping to identify program bottlenecks.



## FEATURES:

- Development system that supports multiple users for software development and debugging. Direct connections for up to 36 serial ports.
- Two basic types available:
$-\mathrm{M} / 120-3$ with 12 MHz CPU rated at 9 mips processing power
- M/120-5 with 16.7 MHz CPU rated at 12 mips processing power
- All systems come standard with UNIX ${ }^{\text {m" }}$ (RISC/os ${ }^{m "}$ ), C language RISCompiler, and basic debugging tools.
- Optional optimizing compilers currently available include: FORTRAN, Pascal, COBOL, PL/1, Ada
- System Programmer's Package (SPP) available for advanced development environments
- Four AT slots provide for expansion with cost effective peripherals.
- Third-party software available through Synthesis Software Solutions, Inc., an independent company providing software for MIPS ${ }^{\text {"m }}$ based systems
- Compact $23^{\prime \prime}$ high package for convenient location in the workplace
- 8 MB to 48 MB main memory for large programs and multiple users
- Integral Ethernet for high speed LAN connectivity
- SVID complaint UNIX operating system converging System $V$ and BSD
- Binary compatible with other MIPS M-Series RISComputers ${ }^{\mathrm{mm}}$
- Supports networking standards, including Ethernet, TCP/IP, and Network File System (NFS ${ }^{\text {™ }}$ )

The M/120 RISComputer Development System


B

## DESCRIPTION:

The M/120 development system provides a stable software development and debug environment for designing R3000 RISC based systems. Utilizing the MIPS' port of UNIX (RISC/os), and highly optimized RISCompilers, the development system allows the user to begin software development and integration well in advance of operational hardware.

All systems come standard with the RISC/os which includes the assembler, the C optimizing compiler, and the linker, loader and symbolic debugger. The RISC/os also includes the Network File System (NFS) for networking support and utilities converging UNIX System V. 3 and BSD 4.3 versions of UNIX in order to support the largest set of UNIX application programs.

The entire suite of MIPS language products is available on M/120 systems. In addition to the C language, the $\mathrm{M} / 120$ supports FORTRAN with VMS ${ }^{\text {TM }}$ extensions, Pascal, COBOL, Ada, and PL/1. All these language compilers include multi-level optimizations designed to maximize program execution speed.

## RISC Optimizing Compilers

The RISCompilers provide an effective programming environment with a family of compilers that share unique optimization technology. The basic compiler and optimization techniques were developed simultaneously with its RISC architecture and instruction set. The resulting RISC hardware and software work smoothly together to deliver a new level of excellence in program development and execution.

Designed to run with the UNIX operating system, these RISCompilers incorporate industry standards in all areas. Optimizing compilers now available include:

| C | Kernighan/Ritchie (System V) Hazy spots clarified from dpANS C Allows UNIX to be optimized Function prototypes-graphics, etc |
| :---: | :---: |
| FORTRAN77 | Fortran77, validated <br> Common extensions \& dialects DEC VMS features FORTRAN66 compatibility features Support for unaligned data items Fast accurate math library |
| Pascal | Extensions dpANS where appropriate <br> Separate compilation <br> Single and double precision floats Bit manipulation Interfaces well with C |
| COBOL 85 | Shares library and compiler with PL/1 <br> Decimal handled by tuned <br> subroutines <br> Based upon LPI-COBOL |
| Ada | Full Ada-ANSI-MIL STD 185A 1983 Current validation-1.9 ACVC, UMIPS 3.0 <br> Verdix Ada front end UMIPS optimizing back-end. |
| PL/1 | PL1 Subset G <br> A few extensions like SELECT Used to port 1.8 M line program Based upon LPI-PL/1 |

## System Programmer's Package (SPP) for Software Development and System Integration

The System Programmer's Package (SPP) is a powerful tool kit for developing system software and integrating hardware/software on the target system. SPP provides everything needed to create complete software systems in a native environment without prototype hardware. SPP features include:

- Simulation environment for developing software before hardware exists.
- UNIX tools to compile, simulate, build and download code to the target hardware. There are sets of utilities for building routines such as I/O drivers.
- Run-time routines to install/modify for the final product.
- Debug monitor for target hardware/software integration. Capabilities to examine and alter registers and memory, set breakpoints and perform single-line assembly and disassembly.
- Applications profiling and cache usage simulator. Profiling feature determines time spent in various parts of the program helping to identify program bottlenecks.


## M/120 Development System Configurations:

Model\# Description
M/120-5 RISComputer
Development System includes:

- 16.7 MHz CPU with Floating Point Accelerator
- 8 MB main memory
- Ethernet controller
- SCSI controller
- 128 K of I\&D caches
- Four serial ports
- 328MB $5.25^{\prime \prime}$ disk
- 120MB cartridge tape
- Four AT bus slots
- Networking software
- RISC/os with C compiler

Same as Model 8102, but with 156MB disk. Same as Model 8102, but with 16MB disk main memory and console VDT.
8101

M/120-3 RISComputer Development System with 12 MHz CPU ; other configuration items same as Model 8102.
8103 Same as Model 8104, but with 156MB disk.
Note: Additional memory, disk peripherals, and interface options, such as Ethernet or serial I/O, are also available from IDT.

## FEATURES:

- High performance development system with connections for up to 64 serial lines to support large projects doing software development and debugging of R3000-based designs
- Two basic types available:
- M/2000-8 with 25 MHz R3000 CPU rated at 20 mips processing power
- M/2000 -6 with 20 MHz R3000 CPU
- Each system includes the R3000, the R3010 FPA, and 128 KB of high-speed cache for instructions and data
- All systems come standard with MIPS' m" port of UNIX ${ }^{m m}$ (RISC/ os ${ }^{\mathrm{m}}$ ), C language optimizing RISCompiler, and basic debugging tools
- Optiona! optimizing compilers currently available include: FORTRAN, Pascal, COBOL, PL1, Ada
- System Programmer's Package (SPP) available for advanced development environments
- Thirteen slots available for expansion with high performance peripherals
- Third-party software available through Synthesis Software Solutions, Inc., an independent company providing software for R3000-based systems
- 16 MB to 128 MB main memory for large programs and multiple users
- SVID complaint UNIX operating system converging System V and BSD
- Binary compatible with other MIPS M-Series RISComputers ${ }^{m \times}$
- Supports networking standards, including Ethernet, TCP/IP; and Network File System (NFS ${ }^{\text {™ }}$ )

The M/2000 RISComputer Development System


## DESCRIPTION:

The M/2000 development system provides a high performance environment for software development and debugging to support large projects designing R3000 RISC-based systems. Utilizing the MIPS' port of UNIX (RISC/os), and highly optimizing RISCompilers, the development system allows the users to begin software development and integration well in advance of operational hardware.

All systems come standard with the RISC/os which includes the assembler, the Coptimizing compiler, and the linker, loader and symbolic debugger. The RISC/os also includes the Network File System (NFS) for networking support and utilities converging UNIX System V. 3 and BSD 4.3 versions of UNIX in order to support the largest set of UNIX application programs.

The entire suite of MIPS language products is available on M/2000 systems. In addition to the C language, the $\mathrm{M} / 2000$ supports FORTRAN with VMS ${ }^{\text {TM }}$ extensions, Pascal, COBOL, Ada, and PL1. All these language compilers include multi-level optimizations designed to maximize program execution speed.

RISComputers is a registered trademark of MIPS Computer Systems, Inc.
RISC/os is a registered trademark of MIPS Computer Systems, Inc.
MIPS is a registered trademark of MIPS Computer Systems, Inc.
NFS is a registered trademark of Sun Microsystems.
UNIX is a registered trademark of AT\&T.
VMS is a registered trademark of Digital Equipment Corp.

## RISC Optimizing Compilers

The RISCompilers provide an effective programming environment with a family of compilers that share unique optimization technology. The basic compiler and optimization techniques were developed simultaneously with the RISC processor architecture and instruction set.

A common goal was to increase computing performance and efficiency. The resulting RISC hardware and software work smoothly together to deliver a new level of excellence in program development and execution.

Designed to run with the UNIX operating system, these RISCompilers incorporate industry standards in all areas. Optimizing compilers now available include:
C Kernighan/Ritchie (System V) Hazy spots clarified from dpANS C Allows UNIX to be optimized Function prototypes-graphics, etc
FORTRAN77 Fortran77, validated Common extensions \& dialects DEC VMS features FORTRAN66 compatibility features
Support for unaligned data items
Fast accurate math library
Pascal Extensions dpANS where appropriate
Separate compilation
Single and double precision floats
Bit manipulation
Interfaces well with C
COBOL 85 Shares library and compiler with PL/1
Decimal handled by tuned subroutines
Based upon LPI-COBOL
Ada Full Ada-ANSI-MIL STD 185A 1983
Current validation-1.9 ACVC,
UMIPS 3.0
Verdix Ada front end, UMIPS optimizing back-end.
PL/1

PL1 Subset G
A few extensions like SELECT
Used to port 1.8 M line program Based upon LPI-PL/1

## System Programmer's Package (SPP) for Software Development and System Integration

The System Programmer's Package (SPP) is a powerful toolkit for developing system software and integrating hardware/software on the target system. SPP provides everything needed to create complete software systems in a native environment without prototype hardware. SPP features include:

- Simulation environment for developing software before hardware exists.
- UNIX tools to compile, simulate, build and download code to the target hardware. There are sets of utilities for building routines such as I/O drivers.
- Run-time routines to install/modify for the final product.
- Debug monitor for target hardware/software integration. Capabilities to examine and alter registers and memory, set breakpoints and perform single-line assembly and disassembly.
- Applications profiling and cache usage simulator. Profiling feature determines time spent in various parts of the program helping to identify program bottlenecks.

| M/2000 Development System Configurations: |  |
| :---: | :---: |
| Model\# | Description |
| 8302 | M/2000-8 RISComputer |
|  | Development System includes: |
|  | - 25 MHz CPU with Floating Point Accelerator |
|  | - 32MB main memory |
|  | - Two 715MB formatted disks |
|  | - 120MB cartridge tape |
|  | - 128KB of I\&D cache |
|  | - Console port |
|  | - 13 slots for expansion |
|  | - Block mode Ethernet controller |
|  | - RISC/os with C compiler |
| 8301 | Same as Model 8302, but without $1 / 2^{\prime \prime}$ tape drive. |
| 8304 | Same as Model 8302, but with one 715MB disk |
|  | drive. |

8303 Same as Model 8304, but without $1 / 2^{\prime \prime}$ tape drive.
M/2000-6 RISComputer
Development System includes:

- 20 MHz CPU with Floating Point Accelerator
- 32MB main memory
- One 715MB formatted $8^{\prime \prime}$ disk
- 120MB cartridge tape
- 128K of I\&D caches
- Console port
- Ten Vme bus slots Three memory slots
- Block mode Ethernet controller
- RISC/os with C compiler

8306 Same as Model 8305 but without 1/2" mag tape drive.
8307 Same as Model 8305 but with 16MB main memory.
Same as Model 8306 but with 16MB main memory.
Note: Additional memory, disk peripherals, tape peripherals, and interface options, such as Ethernet or serial I/O, are also available from IDT.
Product Selector and Cross Pererence Guides
Technology/Capablities
Qually and Rellability
Smatic RAMs
Mulit-Por MAMs
FIFO Memories
Diginal Signal Processing (DSP)
Bit-Slice Microprocessor Devices (MICROSLICE ${ }^{\text {TM }}$ ) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Application and Technical Notes
Package Diagram Outlines

## LOGIC.PRODUCTS

## INTRODUCTION

Integrated Device Technology offers leadership families of MEMORY \& BUS INTERFACE devices that take advantage of two different IDT technology platforms.

The FCT (Fast CEMOS ${ }^{\text {TM }}$ TTL-compatible) logic family takes advantage of IDT's leading edge CMOS technology. This technology utilizes sub 1 micron channel lengths and double layer metal processing.

The FBT (Fast BiCEMOS ${ }^{\text {TM }}$ TTL-compatible) logic family is manufactured using an advanced dual metal Bicmos technology that combines sub 1 micron CMOS technology with high performance bipolar transistors.

## THE FCT LOGIC FAMILY

This logic family was designed to allow easy upgrade of older bipolar 54/74F and AM29800 series designs to their performance equivalents in CMOS. The FCT family comes in two versions; The standard version (FCT), and the low switching noise version (FCTT). Each version has various speed grades. Key features of this family are:

- FCT/FCTT is a direct replacement of FAST $^{\text {TM }}$ family products.
- FCT/FCTT is a direct replacement of AM29800 family products.
- FCTA series is up to $50 \%$ faster than FCT speeds.
- FCTAT series is equivalent to FCTA speed with improved switching noise.
- FCTCT series is $25 \%$ faster than FCTA/FCTAT speeds.
- FCTT series is equivalent to FCT speeds with low switching noise.
- High output drive to 64 mA (commercial) and 48 mA (military).
- Substantially lower input current levels ( $5 \mu \mathrm{~A}$ maximum).
- Compliant with JEDECStandard No. 18 for 54/74FCTXXX logic.
- Excellent ESD and Latch-up immunity.


## THE FBT LOGIC FAMILY

This logic family is manufactured using an advanced BiCEMOS, dual metal technology. This technology allows the highest device speeds to be gained while minimizing simultaneous switching noise and maintaining CMOS power levels. Key features of this family are:

- FBT series is $25 \%$ faster than FCTA speeds.
- Output drive to 64 mA (Commercial) and 48 mA (Military).
- CMOS power levels ( $5 \mu \mathrm{~W}$ typical static).
- TTL compatible input and output levels.
- High output impedance in power-off state.
- JEDEC standard pinout for DIP, SOIC and LCC packages.


## QUALITY

All IDT logic devices are manufactured and assembled on a MIL-STD-883, Class B compliant line. Key features of the military products include:

- Fully compliant to MIL-STD-883, Class B.
- Offer numerous devices to DESC drawings.
- Available in Radiation Tolerant and Enhanced versions.
- Packages include Hermetic DIP, LCC and CERPACK.

Commercial products are manufactured using the same production line and stringent quality requirements acquired from building military products. All commercial products are available in dual in-line as well as surface mount packages.

## PRODUCT MATRIX

| SWITCHING <br> NOISE |
| :---: |
| STANDARD |
| IMPROVED |
| LOW |


|  | FCTA |  |
| :--- | :--- | :--- |
| FBT/FCTCT | FCTAT | FCT |
|  |  | FCTT |


| ULTRA-HIGH <br> SPEED | HIGH <br> SPEED | FAST |
| :---: | :---: | :---: |
| SPEED GRADE |  |  |

## TABLE OF CONTENTS

CONTENTS PAGE
Logic Devices
IDT FBT Series
54/74FBT240
54/74FBT241
54/74FBT244
54/74FBT245
54/74FBT373
54/74FBT374
54/74FBT540
54/74FBT541
54/74FBT821
54/74FBT823
54/74FBT827
54/74FBT841
54/74FBT843
IDT FCTXXXCT
54/74FCT240CT
54/74FCT241CT
54/74FCT244CT
54/74FCT245CT
54/74FCT373CT
54/74FCT374CT
54/74FCT540CT
54/74FCT541CT
54/74FCT646CT
54/74FCT821CT
54/74FCT823CT
54/74FCT827CT
54/74FCT841CT
54/74FCT843CT
54/74FCT845CT
IDT FCTXXXT/AT
54/74FCT240T/AT
54/74FCT241T/AT
54/74FCT244T/AT
54/74FCT245T/AT
54/74FCT373T/AT
54/74FCT374T/AT
54/74FCT540T/AT
54/74FCT541T/AT
54/74FCT646T/AT
54/74FCT821T/AT
54/74FCT823T/AT
54/74FCT827T/AT
54/74FCT841T/AT
54/74FCT843T/AT
IDT 54/74FCT151T/AT
IDT 54/74FCT157T/ATIDT 54/74FCT251T/AT
IDT 54/74FCT257T/AT
IDT 54/74FCT620T/AT
IDT 54/74FCT621T/AT
IDT 54/74FCT622T/AT
IDT 54/74FCT623T/AT
IDT 29FCT52A/B
IDT 29FCT53A/B
IDT 29FCT520A/B
IDT 29FCT521A/B
Ultra High-Speed BiCMOS Logic ..... S10-1
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-inverting Octal Bidirectional Transceiver ..... S10-92
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Non-Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
Ultra High-Speed CMOS Logic ..... S10-3
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Bidirectional Transceiver ..... S10-92
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
Octal Transceiver/Register ..... S10-140
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Non-Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
Bus Interface Latches ..... S10-171
High-Speed CMOS Logic ..... S10-6
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Bidirectional Transceiver ..... S10-92
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
Octal Transceiver/Register ..... S10-140
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Non-Inverting Latch ..... S10-171
9-Bit Non-Inverting Latch ..... S10-171
Fast CMOS 8 -Input Multiplexer (14-209) ..... S10-9
Fast CMOS Quad 2-Input Multiplexer ..... S10-14
Fast CMOS 8-Input Multiplexer (3-State) (14-209) ..... S10-19
Fast CMOS Quad 2-Input Multiplexer (14-209) ..... S10-24
Fast CMOS Octal Bus Transceiver (3-State) ..... S10-29
Fast CMOS Octal Bus Transceiver (Open Collector) ..... S10-35
Fast CMOS Octal Bus Transceiver (Open Collector) ..... S10-35
Fast CMOS Octal Bus Transceiver (3-State) ..... S10-29
Non-Inverting Octal Register Transceiver ..... S10-40
Inverting Octal Register Transceiver ..... S10-40
Multilevel Pipeline Register ..... S10-45
Multilevel Pipeline Register ..... S10-45

## TABLE OF CONTENTS (CON'T.)

CONTENTS ..... PAGE
IDT 39C8XXX
IDT 49FCT601
IDT 49FCT618
IDT 49FCT661
IDT 49FCT804/A
IDT 49FCT818/A
IDT 54/74FCT138/A
IDT 54/74FCT139/A
IDT 54/74FCT161/A
IDT 54/74FCT163/A
IDT 54/74FCT182/A
IDT 54/74FCT191/A
IDT 54/74FCT193/A
IDT 54/74FCT240/A
IDT 54/74FCT241/A
IDT 54/74FCT244/A
IDT 54/74FCT245/A
IDT 54/74FCT273/A
IDT 54/74FCT299/A
IDT 54/74FCT373/A
IDT 54/74FCT374/A
IDT 54/74FCT377/A
IDT 54/74FCT399/A
IDT 54/74FCT521/A
IDT 54/74FCT533/AIDT 54/74FCT534/A
IDT 54/74FCT540/A
IDT 54/74FCT541/A
IDT 54/74FCT543/A
IDT 54/74FCT573/A
IDT 54/74FCT574/A
IDT 54/74FCT640/A
IDT 54/74FCT645/AIDT 54/74FCT646/AIDT 54/74FCT648/A
IDT 54/74FCT651/A
IDT 54/74FCT652/A
IDT 54/74FCT821A/B
IDT 54/74FCT822A/B
IDT 54/74FCT823A/BIDT 54/74FCT824A/B
IDT 54/74FCT825A/B
IDT 54/74FCT826A/B
IDT 54/74FCT827A/B
IDT 54/74FCT828A/B
IDT 54/74FCT833A/B
IDT 54/74FCT834A/B
IDT 54/74FCT841A/B
IDT 54/74FCT842A/B
IDT 54/74FCT843A/B
IDT 54/74FCT844A/B
IDT 54/74FCT845A/B
IDT 54/74FCT846A/B
IDT 54/74FCT853A/B
IDT 54/74FCT854A/B
IDT 54/74FCT861A/B
IDT 54/74FCT862A/B
IDT39C8XXX Family ..... 10-11
16-Bit Bidirectional Latch ..... 10-12
16-Bit Register with SPC'm ..... 10-13
16-Bit Synchronous Binary Counter ..... 10-29
High-Speed Tri-Port Bus Multiplexer (14-209) ..... S10-51
Octal Register with SPC ${ }^{1 m}$ (14-154, 14-209) ..... S10-59
1-of-8 Decoder ..... S10-73
Dual 1-of-4 Decoder ..... 10-48
Synchronous Binary Counter w/Asynchronous Master Reset ..... 10-52
Synchronous Binary Counter w/Synchronous Reset ..... 10-52
Carry-Lookahead Generator ..... S10-77
Up/Down Binary Counter w/Preset and Ripple Clock ..... 10-62
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 10-67
Inverting Octal Buffer/Line Driver ..... S10-82
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Buffer/Line Driver ..... S10-86
Non-Inverting Octal Bidirectional Transceiver ..... S10-92
Octal D Flip-Flop w/Buffered Asynchronous Master Reset ..... S10-96
Universal Shift Register w/Common Parallel I/O Pins ..... S10-100
Octal Transparent Latch ..... S10-105
Non-Inverting Octal D Flip-Flop ..... S10-109
Octal D Flip-Flop w/Clock Enable ..... S10-113
Quad Dual-Port Register ..... S10-117
8-Bit Comparator ..... 10-113
Octal Transparent Latch ..... 10-117
Octal D Flip-Flop ..... 10-121
Inverting Octal Buffer ..... S10-122
Non-Inverting Octal Buffer ..... S10-122
Octal Latched Transceiver ..... S10-126
Octal Transparent Latch ..... 10-135
Octal D Register ..... 10-139
Inverting Octal Bidirectional Transceiver ..... S10-132
Octal Bidirectional Transceiver ..... S10-136
Non-Inverting Octal Register Transceiver ..... S10-140
Inverting Octal Register Transceiver ..... S10-140
Inverting Octal Register Transceiver ..... S10-146
Non-Inverting Octal Register Transceiver ..... S10-146
10-Bit Non-Inverting Register ..... S10-152
10-Bit Inverting Register ..... S10-152
9-Bit Non-Inverting Register ..... S10-152
9-Bit Inverting Register ..... S10-152
8-Bit Non-Inverting Register ..... S10-152
8-Bit Inverting Register ..... S10-152
10-Bit Non-Inverting Buffer ..... S10-158
10-Bit Inverting Buffer ..... S10-158
8-Bit Transceiver w/Parity ..... S10-163
8-Bit Transceiver w/Parity ..... S10-163
10-Bit Non-Inverting Latch ..... S10-171
10-Bit Inverting Latch ..... S10-171
9 -Bit Non-Inverting Latch ..... S10-171
9 -Bit Inverting Latch ..... S10-171
8-Bit Non-Inverting Latch ..... S10-171
8 -Bit Inverting Latch ..... S10-171
8-Bit Transceiver w/Parity ..... S10-163
8-Bit Transceiver w/Parity ..... S10-163
10-Bit Non-Inverting Transceiver ..... S10-178
10-Bit Inverting Transceiver ..... S10-178
9-Bit Non-Inverting Transceiver ..... S10-178

## TABLE OF CONTENTS (CON'T.)

CONTENTS ..... PAGE
IDT 54/74FCT864A/B 9-Bit Inverting Transceiver ..... S10-178
IDT 54AHCT138 1-of-8 Decoder ..... 10-198
IDT 54AHCT139 Dual 1-of-4 Decoder ..... 10-202
IDT 54AHCT161 Synchronous Binary Counter w/Asynchronous Master Reset ..... 10-206
IDT 54AHCT163 Synchronous Binary Counter w/Synchronous Reset ..... 10-206
IDT 54AHCT182 Carry-Lookahead Generator ..... 10-211
IDT 54AHCT191 Up/Down Binary Counter w/Asynchronous Presetting ..... 10-216
IDT 54AHCT193 Up/Down Binary Counter w/Separate Up/Down Clocks ..... 10-220
IDT 54AHCT240 Inverting Octal Buffer/Line Driver ..... 10-225
IDT 54AHCT244 Non-Inverting Octal Buffer/Line Driver ..... 10-229
IDT 54AHCT245 Octal Bidirectional Transceiver ..... 10-233
IDT 54AHCT273 Octal D Flip-Flop ..... 10-237
IDT 54AHCT299 Universal Shift Register ..... 10-241
IDT 54AHCT373 Octal Transparent Latch ..... 10-245
IDT 54AHCT374 Non-Inverting Octal D Flip-Flop ..... 10-249
IDT 54AHCT377 Octal D Flip-Flop w/Clock Enable ..... S10-184
IDT 54AHCT521
8-Bit Comparator ..... 10-257
Octal Transparent Latch ..... 10-261
DT 54AHCT533
Inverting Octal D Flip-FIop ..... 10-265
Octal Transparent Latch ..... 10-269
Octal D Register ..... 10-273
Inverting Octal Bidirectional Transceiver ..... 10-281
Non-Inverting Octal Bidirectional Transceiver ..... 10-285
CMOS Testing Considerations ..... S10-188
Common Test Circuits and Waveforms ..... S10-189

## ADVANCE INFORMATION FBT SERIES

## FEATURES:

- BiCEMOS ${ }^{\text {TM }}$ FBT series $25 \%$ faster than FCTA speeds
- Equivalent to FCTA output drive over full temperature and voltage supply extremes
- lol up to 64 mA (Commercial) and 48 mA (Military)
- CMOS power levels (1mW typical static)
- TTL compatible input and output levels
- High output impedance in power-off state
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military Product Compliant to Mil-Std-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS devices are built using advanced BiCEMOS, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

These devices meet true bipolar TTL output levels. A combination of reduced bipolar output swing and unique BiCMOS output circuitry helps minimize simultaneous switching noise. The output buffers are designed to offer high output impedance in the poweroff state. This feature makes these devices ideal for card edge interface.

## PRODUCTS TO BE OFFERED:

The following advanced information on our FBT series include the Absolute Maximum Ratings and DC Electrical Characteristics. For more detailed information on other specifications (Pin Descrip-
tion, Block Diagram, Truth Table, and Power Supply Characteristics), refer to data sheets in the 1989 Data Book Supplement. Switching Characteristics are not available at this time.

IDT54/74FBT240 refer to IDT54/74FCT240A specifications on page S10-82
IDT54/74FBT241 refer to IDT54/74FCT241A specifications on page S10-86
IDT54/74FBT244 refer to IDT54/74FCT244A specifications on page S10-86
IDT54/74FBT245 refer to IDT54/74FCT245A specifications on page S10-92
IDT54/74FBT373 refer to IDT54/74FCT373A specifications on page S10-105
IDT54/74FBT374 refer to IDT54/74FCT374A specifications on page S10-109
IDT54/74FBT540 refer to IDT54/74FCT540A specifications on page S10-122
IDT54/74FBT541 refer to IDT54/74FCT541A specifications on page S10-122
IDT54/74FBT821 refer to IDT54/74FCT821A specifications on page S10-152
IDT54/74FBT823 refer to IDT54/74FCT823A specifications on page S10-152
IDT54/74FBT827 refer to IDT54/74FCT827A specifications on page S10-158
IDT54/74FBT841 refer to IDT54/74FCT841A specifications on page S10-171 IDT54/74FBT843 refer to IDT.54/74FCT843A specifications on page S10-171

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +5.5 | -0.5 to +5.5 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{C C}$ terminals only.
3. Output and I/O terminals only.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |
| $\mathrm{C}_{\text {IIO }}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {LI }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{1}$ | Input HIGH Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{1}=2.7 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 60 |  |
| $1 / 2$ | Input LOW Current | $\begin{aligned} & V_{c c}=M a x . \\ & V_{1}=.5 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | $-$ | -10 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -60 |  |
| lozH | High Impedance Output Current | $V_{C C}=M a x$. | $V_{0}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| loz |  |  | $\mathrm{V}_{0}=.5 \mathrm{~V}$ | - | - | -50 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}, \mathrm{V}_{\mathrm{O}}=$ GND |  | -60 | -150 | -225 | mA |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \text { MIL } \\ & \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | For Non-800 Series Devices | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \text { MIL. } \\ & \mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.55 | V |
|  | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n^{2} \\ & V_{I N}=V_{\mathrm{H}} \text { or } V_{\mathrm{LL}} \end{aligned}$ <br> For 800 Series Devices | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2.0 | 3.0 | - | V |
| $V_{\text {OL }}$ | Output LOW Voltage |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{I}_{\mathrm{OL}}=48 \mathrm{mACOM} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{c c}=M a x . \\ & V_{\mathbb{I N}}=G N D \text { or } V_{C C} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

ADVANCE

## FEATURES:

- FCTXXXCT series $25 \%$ faster than FCTAT speeds
- CMOS devices with TRUE TTL input and output compatibility
$-\mathrm{V}_{\mathrm{OH}}=3.3 \mathrm{~V}$ (typ.)
$-V_{\mathrm{OL}}=0.3 \mathrm{~V}$ (typ.)
- Iol up to 64 mA (Commercial) and 48 mA (Military)
- CMOS power levels (1mW typical static)
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military Product Compliant to MIL-STD-883, Class B
- Available in Rad Hard and Rad Tolerant Versions


## DESCRIPTION:

The FCTXXXCT is a high-speed CMOS logic family designed with true TTL level input and output voltages. The reduced voltage swing ( 3.4 Volts rail to rail) results in lower AC switching noise. Effectively, the FCTXXXCT products combine the high-speed, low power advantages of CMOS logic products. FCTXXXCT is $25 \%$ faster than FCTA and FCTXXXAT.

The FCTXXXCT series of CMOS devices are built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

## ABSOLUTE MAXIMUMM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ (2) | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\text {CC }}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $P_{\text {T }}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{c c}$ terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |
| $\mathrm{C}_{\text {I/O }}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}^{\prime}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER : | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{1 L}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$. | Input HIGH Current | $\begin{aligned} & V_{C C}=M a x . \\ & v_{1}=2.7 \mathrm{~V} \end{aligned}$ | Except 1/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | 1/O Pins | - | - | 15 |  |
| 1 L | Input LOW Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{1}=.5 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| lozh | High Impedance Output Current | $V_{C C}=$ Max. | $V_{0}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {ozl }}$ |  |  | $\mathrm{V}_{\mathrm{O}}=.5 \mathrm{~V}$ | - | - | -10 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max. $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}($ Max. $)$ |  | - | $\because$ | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}, \mathrm{V}_{\mathrm{O}}=$ GND |  | -60 | - | -225 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min}_{1} \\ & V_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{L}} \end{aligned}$ | $\begin{aligned} & I_{O H}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}_{\mathrm{OH}}=-8 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} M 1 \mathrm{~L} . \\ & \mathrm{I}_{\mathrm{OL}}=-15 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{\mathbb{I N}}=V_{\mathbb{I H}} \text { or } V_{\mathrm{IL}} \end{aligned}$ <br> Line Drivers | $\begin{aligned} & I_{\mathrm{OL}}=48 \mathrm{~mA} M I L \\ & 10 \mathrm{~L}=64 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.55 | V |
| $v_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{\mathrm{LL}} \end{aligned}$ <br> Standard, 3-State, and 800 Series | $\begin{aligned} & 1 \mathrm{OL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{loL}=48 \mathrm{~mA} C O M \mathrm{~L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | $V_{C C}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $V_{\text {CC }}=$ Max., $\mathrm{V}_{\mathrm{N}} \geq$ GND or $\mathrm{V}_{6}$ |  | - | 0.2 | 1.5 | mA. |

10

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## FEATURES:

- FCTXXXT series equivalent to FCT and FAST ${ }^{\text {TM }}$ speeds and drive
- FCTXXXAT series equivalent to FCTA speeds and drive
- CMOS devices with TRUE TTL input and output compatibility
$-\mathrm{V}_{\mathrm{OH}}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{V}_{\mathrm{OL}}=0.3 \mathrm{~V}$ (typ.)
- lol up to 64 mA (Commercial) and 48 mA (Military)
- CMOS power levels (1mW typical static)
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military Product Compliant to MIL-STD-883, Class B
- Available in Rad Hard and Rad Tolerant Versions


## DESCRIPTION:

The FCTXXXT and FCTXXXAT are high-speed CMOS logic products designed with true TTL level input and output voltages. The reduced voltage swing ( 3.4 Volts rail to rail) results in lower AC switching noise. Effectively, the FCTXXXT and FCTXXXAT products combine the high-speed, low power advantages of CMOS logic products with the lower AC switching noise of traditional Bipolar logic families.

The FCTXXXT and FCTXXXAT series of CMOS devices are built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

Information on our FCTXXXT and FCTXXXAT series include the Absolute Maximum Ratings and DC Electrical Characteristics. For more detailed information on specifications (Pin Description, Block Diagram, Truth Table and Power Supply and Switching Characteristics), refer to the appropriate data sheets in the 1989 Data Book Supplement.

## Products to be offered:

IDT54/74FCT240T/AT refer to IDT54/74FCT240/A page S10-82 IDT54/74FCT241T/AT refer to IDT54/74FCT241/A page S10-86 IDT54/74FCT244T/AT refer to IDT54/74FCT244/A page S10-86 IDT54/74FCT245T/AT refer to IDT54/74FCT245/A page S10-92 IDT54/74FCT373T/AT refer to IDT54/74FCT373/A page S10-105 IDT54/74FCT374T/AT refer to IDT54/74FCT374/A page S10-109 IDT54/74FCT540T/AT refer to IDT54/74FCT540/A page S10-122 IDT54/74FCT541T/AT refer to IDT54/74FCT541/A page S10-122 IDT54/74FCT646T/AT refer to IDT54/74FCT646/A page S10-140 IDT54/74FCT821T/AT refer to IDT54/74FCT821/A page S10-152 IDT54/74FCT823T/AT refer to IDT54/74FCT823/A page S10-152 IDT54/74FCT827T/AT refer to IDT54/74FCT827/A page S10-158 IDT54/74FCT841T/AT refer to IDT54/74FCT841/A page S10-171 IDT54/74FCT843T/AT refer to IDT54/74FCT843/A page S10-171

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}(2)$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}(3)$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\text {CC }}$ | -0.5 to $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other, conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{c c}$ terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |
| $\mathrm{C}_{\text {I/O }}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | v |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{H}$ | Input HIGH Current | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Max} . \\ & \mathrm{v}_{1}=2.7 \mathrm{~V} \end{aligned}$ | Except 1/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| $1 / L$ | Input LOW Current | $\begin{aligned} & V_{c C}=M a x . \\ & V_{1}=.5 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| $\mathrm{l}_{\text {OZH }}$ | High Impedance Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| lozz |  |  | $\mathrm{V}_{0}=.5 \mathrm{~V}$ | - | - | -10 |  |
| 1 | Input HIGH Current | $V_{C C}=$ Max. $V_{1}=V_{C C}$ (Max.) |  | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{V}_{C C}=\mathrm{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | - | -225 | mA |
| $V_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{\text {IN }}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} M \mathrm{ML} . \\ & \mathrm{I}_{\mathrm{OL}}=-15 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min}_{1} \\ & V_{I N}=V_{I H} \text { or } V_{\mathrm{L}} \end{aligned}$ <br> Line Drivers | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=64 \mathrm{~mA} C O M{ }^{\prime} . \end{aligned}$ | - | 0.3 | 0.55 | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{L L}} \end{aligned}$ <br> Standard, 3-State, and 800 Series | $\begin{aligned} & 1 \mathrm{OL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=48 \mathrm{~mA} C O M \cdot \mathrm{~L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | $\mathrm{V}_{C C}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $V_{C C}=$ Max., $V_{N} \geq$ GND or $V_{C}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

| Integrated Device Technology:Inc. | FAST CMOS 8-INPUT MULTIPLEXER | ADVANCE INFORMATION IDT 54/74FCT151T IDT 54/74FCT151AT |
| :---: | :---: | :---: |

## FEATURES:

- IDT54/74FCT151T equivalent to $\mathrm{FAST}^{\text {TM }}$ speed
- IDT54/74FCT151AT 25\% faster than FAST ${ }^{\text {TM }}$ speed
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than $\mathrm{FAST}{ }^{\mathrm{TM}}$ ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT151T is an 8 -input multiplexer built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The FCT151T has the ability to select one line of data from up to eight sources. It can be used as a function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

PIN CONFIGURATIONS


DIP/SOIC/CERPACK TOP VIEW

w o o e on on
LCC
TOP VIEW

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $I_{1}-I_{7}$ | Data Inputs |
| $S_{0}-S_{2}$ | Select Inputs |
| $E$ | Enable Input (Active LOW) |
| $Z$ | Data Output |
| $Z$ | Inverted Data Output |

TRUTH TABLE

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S2 | S1 | So | $\overline{\mathrm{E}}$ | Z | $\overline{\mathbf{z}}$ |
| X | X | X | H | L | H |
| L | L | L | L | $\mathrm{I}_{0}$ | $\mathrm{I}_{0}$ |
| L | L | H | L | $\mathrm{I}_{1}$ | $\mathrm{I}_{1}$ |
| L | H | L | L | $\mathrm{I}_{2}$ | $\mathrm{I}_{2}$ |
| L | H | H | L | $\mathrm{I}_{3}$ | $\mathrm{T}_{3}$ |
| H | L | L | L | $I_{4}$ | $\mathrm{I}_{4}$ |
| H | L | H | L | $\mathrm{I}_{5}$ | $\mathrm{T}_{5}$ |
| H | H | L | L | $\mathrm{I}_{6}$ | $\mathrm{T}_{6}$ |
| H | H | H | $L$ | $1_{7}$ | $\mathrm{I}_{7}$ |

[^10]
## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $V_{\text {CC }}$ | -0.5 to $V_{\text {CC }}$ | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{C C}$ terminals only.
3. Output and I/O terminals only.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=$ OV | 6 | 10 | PF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=$ OV | 8 | 12 | PF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; $\mathrm{KC}_{\mathrm{C}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{lL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=$ Max. | $v_{1}=v_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $v_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IL | Input LOW Current |  | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., ${ }_{\text {I }}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. ${ }^{(3)}, V_{6}=\mathrm{GND}$ |  | -60 | - | -225 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{I H} \text { or } V_{\mathbb{L}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 3.3 | - | v |
|  |  |  | $\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA} \mathrm{COM}{ }^{\text {L }}$. | 2.4 | 3.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.0 | 3.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM} \cdot \mathrm{L}$. | 2.0 | 3.0 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{V N}=V_{H} \text { or } V_{L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 | V |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $V_{H}$ | Input Hysteresis | $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {IN }}=\text { GND or } V_{C C} \end{aligned}$ |  | - | . 2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cc }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{1}=0 \end{aligned}$ |  | - | . 2 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TLL Inputs HIGH | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {IN }}=3.4 V^{(3)} \\ & \hline \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{O E} \mathrm{~A}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{mAl}}$ |
| $10 .$. | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $\mathrm{f}_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $E=G N D$ One Bit Toggling | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \geq V_{\mathrm{LC}} \\ & (F C T) \\ & \hline \end{aligned}$ | - | 1.7 | 4.0 |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $V_{\mathbb{I N}}=3.4 \mathrm{~V}$ ) ; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{\mathrm{C}}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{\mathrm{CC}}+\Delta I_{\mathrm{CC}} D_{H} N_{\mathrm{T}}+I_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}} / 2+\mathrm{f}_{\mathrm{i}} \mathrm{N}_{\mathrm{I}}\right)$
$I_{c C}=$ Quiescent Current
$\Delta l_{\mathrm{Cc}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right.$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{t}=$ Input Frequency
$\mathrm{N}_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT151T |  |  |  |  | IDT54/74FCT151AT |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathbf{t}_{\text {PLH }} \\ & \mathbf{t}_{\text {PHLL }} \end{aligned}$ | $\begin{gathered} \text { Propagation Delay } \\ \mathrm{S}_{\mathrm{N}} \text { to } \overline{\mathrm{Z}} \end{gathered}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 5.0 | 1.5 | 9.0 | 1.5 | 10 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{P H L L} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \mathrm{S}_{\mathrm{N}} \text { to } \overline{\mathrm{Z}} \end{aligned}$ |  | 7.7 | 1.5 | 10.5 | 1.5 | 11.5 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \bar{E} \text { to } \bar{Z} \end{aligned}$ |  | 4.8 | 1.5 | 7.0 | 1.5 | 7.5 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay E to $\mathbf{Z}$ |  | 5.4 | 1.5 | 9.5 | 1.5 | 11 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PLH }} \\ & \mathbf{t}_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay IN to Z |  | 2.9 | 1.5 | 6.5 | 1.5 | 7.5 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay $I_{N} \text { to } Z$ |  | 5.2 | 1.5 | 7.5 | 1.5 | 9 | - | - | - | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION

$\frac{\text { IDTXXFCT }}{\text { Temp. Rang }}$



## FEATURES:

- IDT54/74FCT157T equivalent to FAST ${ }^{\text {TM }}$ speed
- IDT54/74FCT157AT $25 \%$ faster than FAST $^{\text {TM }}$ speed
- Equivalent to FAST $^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than $\mathrm{FAST}^{T M}(5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT157T/AT is a quad 2-input multiplexer built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. Four bits of data can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverting) form. The 157 can also be used to generate any four of the 16 different functions to two different variables.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


TRUTH TABLE

| INPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| E | S | $I_{O}$ | $I_{I}$ | $Z$ |
| $H$ | $X$ | $X$ | $X$ | $L$ |
| L | $H$ | $X$ | $L$ | OUTPUT |
| L | $H$ | $X$ | $H$ | $H$ |
| L | L | $L$ | $X$ | L |
| L | L | $H$ | $X$ | $H$ |

[^11]
## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $I_{O A}-I_{O D}$ | Source 0 Data Inputs |
| $I_{1 A}-I_{1 D}$ | Source 1 Data Inputs |
| $E$ | Enable Input (Active LOW) |
| $S$ | Select Input |
| $Z_{A}-Z_{D}$ | Outputs |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{C c}$ terminals only.
3. Output and $1 / O$ terminals only.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$V_{L C}=0.2 \mathrm{~V}: V_{H C}=V_{C C}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{tH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{1}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{\text {cc }}=$ Max . | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| ILL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $V_{c c}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | - | V |
| los | Short Circuit Current | $\mathrm{V}_{\text {cc }}=\mathrm{Max} \cdot{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $V_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{N}}=V_{I H} \text { or } V_{V} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 3.3 | - | v |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ COM'L. | 2.4 | 3.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.0 | 3.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.0 | 3.0 | - |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{\mathbb{H}} \text { or } V_{\mathbb{I L}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM} \mathrm{L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | - |  | - | 200 | - | mV |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\mathbb{I N}}=G N D \text { or } V_{C C} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {cc }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{I}}=0 \end{aligned}$ |  | - | . 2. | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $\mathrm{E}=\mathrm{GND}$ One Bit Toggling $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}_{\mathrm{N}}} \geq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mAl}_{\mathrm{MHz}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=M a x$. Outputs Open $\mathrm{f}_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $E=G N D$ One Bit Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{N}} \geq V_{\mathrm{LC}} \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{E}=\mathrm{GND}$ Four Bits Toggling | $\begin{aligned} & V_{V_{N} \geq} \geq V_{H C}(6) \\ & V_{i N} \geq V_{L C} \\ & \text { (FCT) } \end{aligned}$ | - | 1.7 | $4.0{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 V(6) \\ & V_{I N}=G N D \end{aligned}$ | - | 2.7 | $8.0{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{C C}$ formula. These limits are guaranteed but not tested.
6. $I_{C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{1}\right)$
$I_{C C}=$ Quiescent Current
$\Delta_{C C}=$ Power Supply Current for a TTL High Input $\left(V_{i N}=3.4 V\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
${ }^{\mathrm{f}} \mathrm{CP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{1}=$ Number of Inputs at $t_{1}$
All currents are in milliamps and all frequencies are in megahert.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | $\text { CONDITION }{ }^{(1)}$ | IDT54/74FCT157T |  |  |  |  | IDT54/74FCT157AT |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP( ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {phLL }} \\ & t_{\text {PL }} \end{aligned}$ | Propagation Delay In to Zn | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 4.5 | 1.5 | 6.0 | 1.5 | 7.5 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay E to Zn |  | 7.0 | 1.5 | 10.5 | 1.5 | 12.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation Delay $S$ to Zn |  | 7.5 | 1.5 | 11.0 | 1.5 | 12.0 | - | - | - | - | - | ns |

NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION

| $\frac{\text { IDTXXFCT }}{\text { Temp. Range }}$ | XXXxT | X | $x$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\hat{\text { Package }}$ | $\frac{X}{\substack{\text { Process } \\ \text { Temperature } \\ \text { Range }}}$ |  |  |
|  |  |  |  | Blank <br> B | Commercial <br> MIL-STD-883, Class B |
|  |  |  |  | P D SO L E | Plastic DIP CERDIP <br> Small Outline IC Leadless Chip Carrier CERPAK |
|  |  |  |  | $\begin{aligned} & 157 \\ & 151 \mathrm{~A} \end{aligned}$ | Quad 2-Input Multiplexer Fast Quad 2-Input Multiplexer |
|  |  |  |  | $\left\lvert\, \begin{aligned} & 54 \\ & 74 \end{aligned}\right.$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |



Integrated Device Technology. Inc.

FAST CMOS 8-INPUT MULTIPLEXER (3-STATE)

PRELIMINARY
IDT 54/74FCT251T IDT 54/74FCT251AT

## FEATURES:

- IDT54/74FCT251T equivalent to FAST $^{\text {TM }}$ speed
- IDT54/74FCT251AT $25 \%$ faster than FAST ${ }^{\text {TM }}$ speed.
- Equivalent to FAST $^{\text {M }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT251T is an 8 -input multiplexer with 3 -state outputs built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The 251 has the ability to select one line of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


TRUTH TABLE

| INPUTS |  |  |  | OUTPUT |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{S}_{\mathbf{2}}$ | $\mathrm{S}_{\mathbf{1}}$ | $\mathrm{S}_{\mathbf{0}}$ | $\overline{\mathrm{OE}}$ | Z | Z |  |
| X | X | X | H | Z | Z |  |
| L | L | L | L | $\mathrm{I}_{0}$ | $\mathrm{I}_{0}$ |  |
| L | L | H | L | $\mathrm{I}_{1}$ | $\mathrm{I}_{1}$ |  |
| L | H | L | L | $\mathrm{I}_{2}$ | $\mathrm{I}_{2}$ |  |
| L | H | H | L | $\mathrm{I}_{3}$ | $\mathrm{I}_{3}$ |  |
| H | L | L | L | $\mathrm{I}_{4}$ | $\mathrm{I}_{4}$ |  |
| H | L | H | L | $\mathrm{I}_{5}$ | $\mathrm{I}_{5}$ |  |
| H | H | L | L | $\mathrm{I}_{6}$ | $\mathrm{I}_{6}$ |  |
| H | H | H | L | $\mathrm{I}_{7}$ | $\mathrm{I}_{7}$ |  |

[^12]ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is astress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{C C}$ terminals only.
3. Output and I/O terminals only.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Leve! |  | 2.0 | - | - | V |
| $V_{\text {LL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | $v$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=M a x$. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{Cc}}$ | - | - | 5 |  |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{C C}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=2.7 \mathrm{~V}$ | - | - | 10 |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | - | - | -10 |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=$ GND | - | - | -10 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $v$ |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | - | -225 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 3.3 | - | v |
|  |  |  | $\mathrm{IOH}^{\prime}=-8 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 3.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MLL}$. | 2.0 | 3.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=-15 \mathrm{~mA} \mathrm{COM} \mathrm{L}$. | 2.0 | 3.0 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathrm{LL}} \end{aligned}$ | $1 \mathrm{OL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | - |  | - | 200 | - | mV |
| $\mathrm{l}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\text {IN }}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 V_{i} V_{H C}=V_{C C}-0.2 V$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {cc }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{I}}=0 \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{l}_{\mathrm{cc}}$ | Quiescent Power Supply Current TLL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| 1 CCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $\overline{O E}=G N D$ <br> One Bit Toggling $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \geq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{gathered} \mathrm{MA} / 2 \end{gathered}$ |
| $I^{\prime}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{1}=10 \mathrm{MHz}$ $50 \%$ Duty Cycle OE = GND One Bit Toggling | $\begin{aligned} & V_{I_{N} \geq} V_{\mathrm{HC}} \\ & V_{\mathbb{N}} \geq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\left.V_{i N}=3.4 V\right)$; all other inputs at $V_{c c}$ or $G N D$.
4. This paramèter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{\text {cc }}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCENT }}+I_{\text {inputs }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{I}\right)$
$I_{c c}=$ Quiescent Current
$\Delta l_{c c}=$ Power Supply Current for a $T L$ High Input $\left(V_{I N}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT251T |  |  |  |  | IDT54/74FCT251AT |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN: ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay $\mathrm{S}_{\mathrm{N}}$ to Z | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 5.9 | 1.5 | 9.0 | 1.5 | 9.5 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{S}_{\mathrm{N}}$ to Z |  | 9.5 | 1.5 | 11.0 | 1.5 | 14 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}} \\ & \mathrm{t}_{\mathrm{PLH}} \\ & \hline \end{aligned}$ | $\underset{I_{N} \text { to } \bar{Z}}{\text { Propagation Delay }}$ |  | 4.0 | 1.5 | 7.0 | 1.5 | 8.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay $\qquad$ |  | 7.0 | 1.5 | 7.0 | 1.5 | 8.0 | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $\mathbf{Z}$ |  | 6.4 | 1.5 | 9.0 | 1.5 | 10.0 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{t} \mathbf{t \mathrm { HZ }} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{O E}$ to $Z$ |  | 5.0 | 1.5 | 7.5 | 1.5 | 8.5 | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \\ & \hline \end{aligned}$ | Output Enable Time OE to Z |  | 6.7 | 1.5 | 9.0 | 1.5 | 10.0 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time OE to $Z$ |  | 4.5 | 1.5 | 7.0 | 1.5 | 7.0 | - | - | - | - | - | ns |

## NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B

Plastic DIP
CERDIP
Small Outline IC
Leadless Chip Carrier
CERPAK

8-Input Multiplexer
Fast 8-Input Multiplexer
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

FAST CMOS QUAD 2-INPUT MULTIPLEXER (3-STATE)

## PRELIMINARY <br> IDT 54/74FCT257T IDT 54/74FCT257AT

## FEATURES:

- IDT54/74FCT257T equivalent to FAST $^{\text {TM }}$ speed
- IDT54/74FCT257AT $25 \%$ Faster than FAST ${ }^{\text {M }}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ (commercial) and 32mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than FAST ${ }^{\top M}$ ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT257T/AT is a quad 2 -input multiplexer built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. Four bits of data can be selected using the Common Data Select inputs. The four outputs present the selected data in the true (non-inverting) form. The outputs may be switched to a high impedance state with HIGH on Output Enable (OE) input, allowing for direct interface with bus-oriented systems.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW


## TRUTH TABLE

| INPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | S | $\mathrm{I}_{0}$ | $\mathrm{I}_{1}$ | $\mathrm{Z}_{\mathrm{N}}$ |
| H | X | X | X | Z |
| L | H | X | L | L |
| L | H | X | H | H |
| L | L | L | X | L |
| L | L | H | X | H |

[^13]ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $+\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $+\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| OUUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{c c}$ Terminals Only.
3. Output and I/O Terminals Only.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | $v$ |
| $\mathrm{V}_{1}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=M a x .$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| $1 / 1$ | Input LOW Current |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{C C}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=$ GND | - | - | -10 |  |
| $V_{1 K}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} .{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 3.3 | - | v |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ COM'L. | 2.4 | 3.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.0 | 3.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.0 | 3.0 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | - |  | - | 200 | - | mV |
| $\mathrm{I}_{\mathrm{Cc}}$ | Quiescent Power Supply Current | $V_{C C}=M A X ., V_{I N}=G N D$ or $V_{C C}$ |  |  | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 V ; V_{H C}=V_{C C}-0.2 V$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 cc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TIL Inputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| 1 CCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $\overline{\mathrm{O}} \mathrm{E}=\mathrm{GND}$ One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \geq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{gathered} \mathrm{mAl} \\ \mathrm{MHz} \end{gathered}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $V_{C c}=M a x$. Outputs Open $\mathrm{f}_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle OE = GND One Bit Toggling | $\begin{aligned} & V_{I_{N}} \geq V_{H C} \\ & V_{I N} \geq V_{L C} \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | $V_{C C}=$ Max. Outputs Open $f_{1}=2.5 \mathrm{MHz}$ $50 \%$ Duty Cycle $\overline{O E}=$ GND Four Bits Toggling | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{I N} \geq V_{L C} \\ & (F C T) \end{aligned}$ | - | 1.7 | $4.0{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.7 | $8.0^{(5)}$ |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{Cc}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{c c}$ formula. These limits are guaranteed but not tested.
6. $I_{C}=l_{\text {QUIESCENT }}+I_{\text {INPUTS }}+l_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta I_{C c}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 V\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | $\text { CONDITION }{ }^{(1)}$ | IDT54/74FCT257T |  |  |  |  | IDT54/74FCT257AT |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L |  | MIL |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay $I_{N}$ to $Z_{N}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | 4.5 | 1.5 | 5.0 | 1.5 | 8.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Propagation Delay } \\ \mathrm{S} \text { to } \mathrm{Z}_{\mathrm{N}} \\ \hline \end{gathered}$ |  | 7.5 | 1.5 | 10.5 | 1.5 | 12.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{pzH}} \\ & \mathrm{t}_{\mathrm{PZL}} \\ & \hline \end{aligned}$ | Output Enable Time |  | 6.0 | 1.5 | 8.5 | 1.5 | 10.0 | - | - | - | - | - | ns |
| ${ }_{\text {t }}^{\mathrm{t}_{\mathrm{LZ}}}$ | Output Disable Time |  | 4.3 | 1.5 | 6.0 | 1.5 | 8.0 | - | - | - | - | - | ns |

## NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



## DESCRIPTION:

The IDT54/74FCT623 is a non-inverting octal transceiver with 3 -state bus-driving outputs in both the send and receive directions. The outputs are capable of sinking 64 mA and sourcing up to 15 mA , providing very good capacitive drive characteristics.

These octal bus transceivers: are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

The 'FCT620 is the inverting option of the 'FCT623.

## FUNCTIONAL BLOCK DIAGRAM



[^14]CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

## PIN CONFIGURATIONS



DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| GBA, GAB | Enable Inputs |
| $A_{1}-A_{8}$ | A inputs or 3-State Outputs |
| $B_{1}-B_{8}$ | $B$ Inputs of 3-State Outputs |



TRUTH TABLE

| ENABLE | INPUTS | FUNCTION |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { GBA }}$ | GAB | 'FCT620 | 'FCT623 |
| L | L | B data to $A$ bus | B data to $A$ bus |
| H | H | A data to B bus | A data to $B$ bus |
| H | L | Z | Z |
| L | H | E data to $A$ bus <br> A data to $B$ bus | B data to $A$ bus <br> A data to $B$ bus |

[^15]ABSOLUTE MAXIMUM RATINGS ${ }^{\text {(1) }}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}(2)$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input \& $V_{C C}$ terminals.
3. Output \& I/O terminals.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP.(2) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$. | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{1 L}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $1_{1 H}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{C c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| $1 / L$ | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (I/O pin only) | $V_{C C}=$ Max. | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| $1 / 2$ | Input LOW Current (I/O pins only) |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=$ GND | - | - | -15 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max. ${ }^{(3)}, \mathrm{V}_{0}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{\mathrm{VN}}=V_{\mathrm{H}} \text { or } V_{\mathrm{LL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 3.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.0 | 3.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.0 | 3.0 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{L L} \end{aligned}$ | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{IOL}^{\prime}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | - |  | - | 200 | - | mV |
| $\mathrm{I}_{\mathrm{Cc}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=2.0 \mathrm{~V} ; V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {Icc }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{W}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ${ }^{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{c C}=$ Max. <br> Outputs Open <br> $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE} E_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \geq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{~mA}}$ |
| ${ }^{\prime}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $O E_{A}=O E_{B}=G N D$ One Bit Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{I N}} \geq V_{\mathrm{LC}} \\ & (F C \bar{T}) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | -- | 2.2 | 6.0 |  |
|  |  | $V_{c c}=$ Max. Outputs Open $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $O E_{A}=O E_{B}=G N D$ Eight Bits Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C}{ }^{(6)} \\ & V_{\mathbb{I N}} \geq V_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 3.95 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 V^{(6)} \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V}\right.$ ) all other inputs at $\mathrm{V}_{\mathrm{Cc}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the I ${ }_{c c}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {OUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta_{\mathrm{Cc}}=$ Power Supply Current for a TTL High Input $V_{\mathrm{iN}}=3.4 \mathrm{~V}$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | 1DT54/74FCT620T (4) |  |  |  |  | IDT54/74FCT620AT (4) |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L |  | MIL |  | TYP( ${ }^{(3)}$ | COM'L. |  | MIL |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN(2) | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\mathrm{pLH}} \\ & t_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay An to Bn | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 3.5 | 1.5 | 7.0 | 1.5 | 8.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay Bn to An |  | 3.5 | 1.5 | 7.0 | 1.5 | 8.0 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pZH}} \\ & \mathrm{t}_{\mathrm{PZZ}} \end{aligned}$ | Output Enable Time GBA to An |  | 6.5 | 1.5 | 9.0 | 1.5 | 10.0 | - | - | - | - | - | ns |
| $\begin{aligned} & \hline t_{\mathrm{PHZ}} \\ & t_{\mathrm{tPZ}} \\ & \hline \end{aligned}$ | Output Disable Time GBA to An |  | 4.5 | 1.5 | 8.0 | 1.5 | 9.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {pZH }} \\ & t_{\text {PZL }} \\ & \hline \end{aligned}$ | Output Enable Time GAB to Bn |  | 6.5 | 1.5 | 9.0 | 1.5 | 10.5 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PHZ}} \\ & t_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time GAB to Bn |  | 5.0 | 1.5 | 8.0 | 1.5 | 9.0 | - | - | - | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. These are preliminary numbers only.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT623T (4) |  |  |  |  | IDT54/74FCT623AT (4) |  |  |  |  | UNIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP( ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \\ & \hline \end{aligned}$ | Propagation Delay An to Bn | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 4.0 | 1.5 | 7.5 | 1.5 | 9.0 | - | - | - | - | - | ns |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay Bn to An |  | 4.0 | 1.5 | 7.5 | 1.5 | 9.5 | - | - | - | - | - | ns | 11 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\text {PZL }} \\ & \hline \end{aligned}$ | Output Enable Time GBA to An |  | 6.5 | 1.5 | 9.0 | 1.5 | 10.0 | - | - | - | - | - | ns |  |
| $\begin{aligned} & t_{\mathrm{PHZ}} \\ & t_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time GBA to An |  | 5.0 | 1.5 | 8.0 | 1.5 | 9.0 | - | - | - | - | - | ns |  |
| $\begin{aligned} & \mathbf{t}_{\text {PZH }} \\ & \mathbf{t}_{\text {PZL }} \end{aligned}$ | Output Enable Time GAB to Bn |  | 6.5 | 1.5 | 9.0 | 1.5 | 10.5 | - | - | - | - | - | ns |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | Output Disable Time GAB to Bn |  | 5.0 | 1.5 | 8.0 | 1.5 | 9.0 | - | - | - | - | - | ns |  |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. These are preliminary numbers only.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B

Plastic DIP
CERDIP
Small Outtine IC
Leadless Chip Carrier CERPACK

Octal Bus Transceiver (Non-Inverting) Fast Octal Bus Transceiver (Non-Inverting)
Octal Bus Transceiver (Inverting)
Fast Octal Bus Transceiver (Inverting)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

FAST CMOS OCTAL BUS TRANSCEIVER (OPEN DRAIN)

## PRELIMINARY IDT 54/74FCT621T/AT IDT 54/74FCT622T/AT

## FEATURES:

- IDT54/74FCT621/622 equivalent to FAST $^{\text {TM }}$ speed
- IDT54/74FCT621/622A $25 \%$ faster than FAST $^{\text {TM }}$ speed
- Equivalent to FAST $^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{loL}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than FAST $^{\text {TM }}$ ( $5 \mu$ A max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT621 is an octal transceiver with non-inverting Open-Drain bus compatible outputs in both send and receive directions. The outputs are capable of sinking 64 mA , providing very good capacitive drive characteristics. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing. The 'FCT622 is the inverting option of the ' 621 .

The dual-enable configuration can be used to disable the device and isolate the buses or, by simultaneously enabling ḠBA \& GAB, to store data.

## FUNCTIONAL BLOCK DIAGRAM

'FCT621T FAST is a trademark of Fairchild Semiconductor Co.

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| GBA, GAB | Enable Inputs |
| $A_{1}-A_{B}$ | $A$ inputs or open drain outputs |
| $B_{1}-B_{8}$ | $B$ inputs or open drain outputs |



## TRUTH TABLE

| ENABLE | INPUTS | FUNCTION |  |
| :---: | :---: | :--- | :--- |
| GBA | GAB | 'FCT621 | 'FCT622 |
| L | L | B data to $A$ bus | $\overline{\bar{A}}$ data to $A$ bus |
| H | H | A data to $B$ bus | $\bar{A}$ data to $b$ bus |
| H | L | OFF | OFF |
| L | H | B data to $A$ bus <br> A data to $B$ bus | $\bar{E}$ data to $A$ bus <br> A data to $B$ bus |

H = High Voltage Level
$\mathrm{L}=$ Low Voltage Level
OFF = High if pull-up resistor is connected to Open-Collector output

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $V_{\text {CC }}$ | -0.5 toV CC | V |
| $\mathrm{T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{C C}$ terminals.
3. Output and $\mathrm{I} / \mathrm{O}$ terminals.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | FF |
| $\mathrm{C}_{\text {I/O }}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 |  |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; V_{c c}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP.(2) | max. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | $\checkmark$ |
| VIL | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IL | Input LOW Current (Except 1/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| $I_{\text {IH }}$ | Input High Current (V/O pins only) | $V_{C C}=$ Max. | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| $1 / 2$ | Input Low Current (I/O pins only) |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $V_{0}=G N D$ | - | - | -15 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| IOH | Output HIGH Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=V_{I H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}$ (Max.) | - | - | 20 | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{V L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis |  | - | - | 200 | - | mV |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {IN }}=G N D \text { or } V_{C C} \end{aligned}$ |  |  | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{1}=0 \end{aligned}$ |  | - | . 2 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\mathbb{N}}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=M a x$ <br> Outputs Open <br> $\bar{G} B A=G A B=G N D$ or $V_{C C}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \geq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{MA}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & V_{c C}=\text { Max. } \\ & \text { Outputs Open } \\ & \text { GBA = GAB }=\text { GND or } V_{C C} \\ & \text { One Bit Toggling } \\ & \text { at } f_{1}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V_{i N} \geq V_{H C} \\ & V_{N} \geq V_{L C} \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\begin{aligned} & V_{C C}=\text { Max. } \\ & \text { Outputs Open } \\ & \text { GBA }=\text { GAB }=\text { GND or } V_{C C} \\ & \text { Eight Bits Toggling } \\ & \text { at } f_{1}=2.5 M H z \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V_{\mathbb{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{N}} \geq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 3.2 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\text {IN }}=3.4 \mathrm{~V} \\ & V_{\mathrm{IN}}=G N D \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right.$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {OYNAMIC }}$
$I_{c}=I_{c C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$l_{c c}=$ Quiescent Current
$\Delta_{C C}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right.$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{l}=$ Input Frequency
$N_{1}=$ Number of Inputs at $t_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT621 |  |  |  |  | IDT54/74FCT621A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\text { TYP. }{ }^{(3)}$ | COM'L |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay A to B | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 9.5 | 5.5 | 13.0 <br> 8.5 <br> 1 | - | - | - | - | - | - | - | ns |
| $t_{\text {PLH }}$ $t_{\text {PHL }}$ | Propagation Delay B to A |  | 9.0 | 5.5 | $\frac{12.5}{8.0}$ | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {PLL }} \\ & t_{\text {PMHL }} \end{aligned}$ | Propagation Delay GBA to $A$ |  | $\frac{10.0}{6.5}$ | 5.5 | 14.0 | - | - | - | - | - | - | -. | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PH} L} \end{aligned}$ | Propagation Delay GAB to B |  | $\frac{12.0}{6.5}$ | 6.0 | $\frac{17.0}{10.0}$ | - | - | - | - | - | - | - | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT622 |  |  |  |  | IDT54/74FCT622A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN( ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {tLH }} \\ & t_{\text {PHHH }} \end{aligned}$ | Propagation DelayA to B | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 11.0 | 8.0 | 13.5 | - | - | - | - | - | - | - | ns |
|  |  |  | 4.0 | 1.5 | 6.0 |  |  |  |  |  |  |  |  |
| ${ }_{\text {t PLH }}$ | $\begin{gathered} \text { Propagation Delay } \\ B \text { to } A \end{gathered}$ |  | 10.0 | 7.5 | 12.5 | - | - | - | - | - | - | - | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 3.5 | 1.5 | 5.5 |  |  |  |  |  |  |  |  |
| ${ }_{\text {PLLH }}$ | Propagation Delay GBA to A |  | 10.5 | 8.0 | 12.5 | - | - | - | - | - | - | - | ns |
| $t_{\text {PHL }}$ |  |  | 6.0 | 1.5 | 10.5 |  |  |  |  |  |  |  |  |
|  | Propagation Delay GAB to $B$ |  | 12.5 | 10.0 | 15.5 | - | - | - | - | - | - | - | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 5.5 | 1.5 | 9.5 |  |  |  |  |  |  |  |  |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
Small Outline IC
Leadless Chip Carrier CERPACK

Octal Bus Transceiver
Fast Octal Bus Transceiver
Octal Bus Transceiver (Inverting) Fast Octal Bus Transceiver (Inverting)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

|  | FAST CMOS OCTAL REGISTERED TRANSCEIVERS | IDT 29FCT52A/B IDT 29FCT53A/B (Replaces $39 \mathrm{C} 52 / \mathrm{B}$ |
| :---: | :---: | :---: |

## FEATURES:

- Equivalent to AMD's Am2952/53 and Fairchild's 29F52/53 in pinout/function
- IDT29FCT52A/53A equivalent to FAST ${ }^{\text {TM }}$ speed; IDT29FCT52B/53B 25\% faster than FAST ${ }^{\text {M }}$
- $\mathrm{IoL}^{2}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- Equivalent to $\mathrm{FAST}^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Available in 24-pin DIP, SOIC, 28 -pin LCC and PLCC with JEDEC standard pinout
- Product available in Radiation Tolerant and Enhanced versions
- Militany product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT29FCT52 and IDT29FCT53 are 8-bit registered transceivers manufactured using advanced CEMOS ${ }^{\top M}$, a dual-metal CMOS technology. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3 -state output enable signals are provided for each register. Both A outputs and B outputs are guaranteed to sink 64mA.

The IDT29FCT52 is a non-inverting option of the IDT29FCT53.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Company

## PIN CONFIGURATIONS



DIP/CERPACK/SOIC TOP VIEW


## REGISTER FUNCTION TABLE

 (Applies to A or B Register)| INPUTS |  |  | INTERNAL | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{D}$ | $\mathbf{C P}$ | $\overline{\mathbf{C E}}$ |  |  |
| $\mathbf{X}$ | X | H | NC | Hold Data |
| L | $\uparrow$ | L | L | Load Data |
| $\mathbf{H}$ | T | L | H |  |

OUTPUT CONTROL

| OE | INTERNAL | Y-OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
|  | Q | IDT29FCT52A/B | IDT29FCT53A/B |  |
| H | X | Z | Z | Disable Outputs |
| L | L | L | H | Enable Outputs |
| L | H | H | L |  |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $V_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BiAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $\mathrm{V}_{\mathrm{CC}}$ terminals only.
3. Outputs and $\mathrm{I} / \mathrm{O}$ terminals only.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{1 / O}$ | $1 / O$ Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (Except I/O pins) | $V_{c c}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 V^{(4)}$ | - | - | 5 |  |
| ILL | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}^{(4)}$ | - | - | -5 |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| $\mathrm{I}_{1}$ | Input HIGH Current (I/O pins only) | $V_{C C}=$ Max. | $V_{i}=V_{c c}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 V^{(4)}$ | - | - | 15 |  |
| ILL | Input LOW Current (1/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}(4)$ | - | - | -15 |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -15 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=$ Max., ${ }^{(3)} V_{0}=$ GND |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.0 | - |  |
|  |  |  | $\mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.0 | - |  |
| $V_{O L}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}} ; \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{l}_{\mathrm{LL}}=48 \mathrm{mAMIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM}{ }^{\circ} \mathrm{L}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lcc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathbf{f}_{\mathrm{CP}}=\mathbf{f}_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta^{\prime} \mathrm{cc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{\mathbb{I N}}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. Outputs Open $\overline{O E}=G N D$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C}{ }^{(4)} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| ${ }^{\text {I }}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C c}=$ Max. <br> Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}=$ GND <br> One Bit Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{V_{N}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 6.0 |  |
|  |  | $V_{C c}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ Eight Bits Toggling at $f_{l}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}}(5) \\ & V_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V}^{(5)} \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | 16.8 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $V_{\mathbb{N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{Cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{c}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{\text {cc }}=$ Quiescent Current
$\Delta l_{\mathrm{cc}}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{I}}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{l}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITIONS ${ }^{(1)}$ | IDT29FCT52A/53A |  |  |  |  | IDT29FCT52B/53B |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP( ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLK}} \\ & \mathrm{t}_{\mathrm{PHLL}} \\ & \hline \end{aligned}$ | Propagation Delay CPA, CPB to $B_{n}, A_{n}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 5.5 | 2.0 | 10.0 | 2.0 | 11.0 | 4.5 | 2.0 | 7.5 | 2.0 | 8.0 | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PZH }} \\ & \mathbf{t}_{\text {PZL }} \end{aligned}$ | Output Enable Time OEA or $\overline{O E B}$ to $A_{n}$ or $B_{n}$ |  | 5.5 | 1.5 | 10.5 | 1.5 | 13.0 | 4.5 | 1.5 | 8.0 | 1.5 | 8.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time OEA or OEB to $A_{n}$ or $B_{n}$ |  | 5.5 | 1.5 | 10.0 | 1.5 | 10.0 | 4.0 | 1.5 | 7.5 | 1.5 | 8.0 | ns |
| $t_{\text {su }}$ | Set-up time HIGH or LOW $A_{n}, B_{n}$ to CPA, CPB |  | 1.0 | 2.5 | - | 2.5 | - | 1.0 | 2.5 | - | 2.5 | - | ns |
| $t_{H}$ | Hold time HIGH or LOW $A_{n}, B_{n}$ to CPA, CPB |  | 0.5 | 2.0 | - | 2.0 | - | 0.5 | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {t }}$ S | Set-up time HIGH or LOW. CEA, CEB to CPA, CPB |  | - | 3.0 | - | 3.0 | - | - | 3.0 | - | 3.0 | - | ns |
| $t_{H}$ | Hold time HIGH or LOW. CEA, $\overline{C E B}$ to CPA, CPB |  | - | 2.0 | - | 2.0 | - | - | 2.0 | - | 2.0 | - | ns |
| $t_{w}$ | Pulse Width, HIGH or LOW CPA or CPB |  | - | 3.0 | - | 3.0 | - | - | 3.0 | - | 3.0 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION

IDT

Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B
Plastic DIP
CERDIP
CERPACK
Plastic Leadless Chip Carrier
Leadless Chip Carrier
Small Outline IC
Non-inverting Octal Registered Transceiver
Inverting Octal Registered Transceiver
Fast Non-inverting Octal Registered Transceiver
Fast Inverting Octal Registered Transceiver

## FEATURES:

- Equivalent to AMD's Am29520/21 bipolar Multilevel Pipeline Registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- Four 8-bit high-speed registers
- Dual two-level or single four-level push-only stack operation
- All registers available at multiplexed output
- Hold, transfer and load instructions
- Provides temporary address or data storage
- $\mathrm{loL}_{\mathrm{ol}}=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Substantially lower input current levels than AMD's bipolar ( $5 \mu \mathrm{~A}$ typ.)
- TTL input and output level compatible
- CMOS output level compatible
- Manufactured using advanced CEMOS ${ }^{\text {TM }}$ processing
- Available in 300 mil plastic and hermetic DIP, as well as LCC, SOIC and CERPACK
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT29FCT520A/B and IDT29FCT521A/B each contain four 8 -bit positive edge-triggered registers. These may be operated as a dual 2 -level or as a single 4 -level pipeline. A single 8 -bit input is provided and any of the four registers is available at the 8-bit, 3-state output.

These devices differ only in the way data is loaded into and between the registers in 2-level operation. The difference is illustrated in Figure 1. In the IDT29FCT520A/B when data is entered into the first level ( $l=2$ or $l=1$ ), the existing data in the first level is moved to the second level. In the IDT29FCT521A/B, these instructions simply cause the data in the first level to be overwritten. Transfer of data to the second level is achieved using the 4-level shift instruction ( $I=0$ ). Transfer also causes the first level to change. In either part $\mathrm{I}=3$ is for hold.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



> DIP/CERPACK/SOIC TOP VIEW

PIN DESCRIPTION

| PIN NO. (1) | NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| $3-10$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 1 | Register input port. |
| 11 | CLK | 1 | Clock input. Enter data into regis- <br> ters on LOW-to-HIGH transitions. |
| 1,2 | $\mathrm{I}_{0}, \mathrm{I}_{1}$ | 1 | Instruction inputs. See Figure 1 <br> and Instruction Control Tables. |
| 23,22 | $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | 1 | Multiplexer select. Inputs either <br> register $\mathrm{A}_{1}, \mathrm{~A}_{2}, \mathrm{~B}_{1}$ or $\mathrm{B}_{2}$ data to be <br> available at the output port. |
| 13 | $\overline{\mathrm{OE}}$ | 1 | Output enable for 3-state output <br> port. |
| $14-21$ | $\mathrm{Y}_{7}-\mathrm{Y}_{0}$ | O | Register output port |

NOTE:

1. DIP configuration.


LCC TOP VIEW

REGISTER SELECTION

| $S_{1}$ | $S_{0}$ | Register |
| :---: | :---: | :---: |
| 0 | 0 | $B_{2}$ |
| 0 | 1 | $B_{1}$ |
| 1 | 0 | $A_{2}$ |
| 1 | 1 | $A_{1}$ |



NOTE:

1. $I=3$ for hold.

Figure 1. Data Loading in 2-Level Operation
ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 100 | 100 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | $\left({ }^{(1)}\right.$ | CONDITIONS | TYP. | MAX. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| ${ }_{1 / H}$ | Input HIGH Current | $V_{c c}=$ Max. | $\mathrm{v}_{1}=\mathrm{v}_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | 5(4) |  |
| $1 / 2$ | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  | $v_{1}=G N D$ | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{C c}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $V_{0}=$ GND | - | - | -10 |  |
| los | Short Circuit Current | $V_{C c}=$ Max ${ }^{(3)}$, |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}$ | $\mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{V N}=V_{H} \text { or } V_{V L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{L}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{IOL}^{\text {a }}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM} \mathrm{L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=f_{\mathrm{I}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{\mathbb{N}}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{O E}=G N D$ <br> One Input Toggling $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | mA/MHz |
| $l^{\prime}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}=$ GND <br> One Bit Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{I N}} \leq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 2.3 | 4 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.8 | 6 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits and . <br> Four Controls Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & \text { (FCT) } \end{aligned}$ | - | 9.8 | $17.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 13.0 | $30.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TIL driven input $V_{\mathbb{I N}}=3.4 \mathrm{~V}$ ) ; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{c c}=$ Quiescent Current
$\Delta_{\mathrm{CC}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{c c D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITIONS ${ }^{(1)}$ | IDT29FCT520A/21A |  |  |  |  | 1DT29FCT520B/218 ${ }^{(4)}$ |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP(3) | COM'L |  | MIL. |  | TYP(3) | COM'L. |  | MIL |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN ${ }^{(2)}$ | MAX. |  |
| $\begin{gathered} \mathrm{t}_{\text {PHL }} \\ \mathrm{t}_{\mathrm{PLH}} \end{gathered}$ | Clock to Data Output | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | 7.0 | 2.0 | 14.0 | 2.0 | 16.0 | - | 2.0 | 7.5 | 2.0 | 8.0 | ns |
| $\begin{aligned} & t_{\mathrm{PHL}} \\ & t_{\mathrm{PLH}} \\ & \hline \end{aligned}$ | $S_{0}, S_{1}$ to Data Output |  | 7.0 | 2.0 | 13.0 | 2.0 | 15.0 | - | 2.0 | 7.5 | 20\% | 8.0 | ns |
| ${ }^{\text {tsu }}$ | Set-up Time Input Data to Clock |  | - | 5.0 | - | 6.0 | - | - | 2.5 | - | ${ }^{2.8}$ | - | ns |
| $t_{\text {H }}$ | Hold Time Input Data to Clock |  | - | 2.0 | - | 2.0 | - | - | 2.0 | \% \% | \% 20 | - | ns |
| ${ }^{\text {tsu }}$ | Set-up Time Instruction to Clock |  | - | 5.0 | - | 6.0 | - | - | 4.0 | \#. $\quad$ ! | \% 4.5 | - | ns |
| $t_{H}$ | Hold Time Instruction to Clock |  | - | 2.0 | - | 2.0 | - | - | 20 |  | 2.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pHz}} \\ & \mathrm{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 6.0 | 1.5 | 12.0 | 1.5 | 13.0 | - | , 1:5 | \%7.0 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \overline{t_{\text {PZH }}} \\ & t_{\text {PZL }} \end{aligned}$ | Output Enable Time |  | 9.0 | 1.5 | 15.0 | 1.5 | 16.0 | $\stackrel{\text { \% }}{\sim}$ | \% 1.5 | 7.5 | 1.5 | 8.0 | ns |
| $t_{w}$ | Clock Pulse Width HIGH or LOW | - | 4.0 | 7.0 | - | 8.0 | - | \%». | ${ }_{\text {\% }}^{\substack{\text { \% } \\ 5 \\ 5}}$ | - | 6.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. Preliminary information only.

As companies like IDT continue to integrate more onto each device and put each device into smaller packages such as surface mount devices, the board level testing becomes more complex for the designer and the manufacturing divisions of companies. To help this situation, serial diagnostics was invented. This allows for observation of critical signals deep within the system. During system test, when an error is observed, these signals may be modified in order to zero in on the fault in the system.

Serial diagnostics is primarily a scheme utilizing only a few pins (4) to examine and alter the internal state of a system for the purpose of monitoring and diagnosing system faults. It can be used at many points in the life of a product: design debug and verification, manufacturing test and field service. This document describes a serial diagnostic scheme which was developed at IDT and will be used in future VLSI logic devices designed by IDT.

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, it may be necessary to use $\mathrm{V}_{\mathrm{IL}} \leq 0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}} \geq 3 \mathrm{~V}$ for ATE testing purposes.

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B

Plastic DIP
CERDIP
Leadless Chip Carrier CERPACK
Small Outine IC

Multilevel Pipeline Register
Multilevel Pipeline Register
Fast Multilevel Pipeline Register
Fast Multilevel Pipeline Register

## HIGH-SPEED TRI-PORT BUS MULTIPLEXER

## PRELIMINARY IDT 49FCT804/A

## DESCRIPTION:

The Busmux is a multiport device intended for inter-bus communication in a multiprocessing, DSP, Array processing or Networking Environment. It offers significant space savings and performance benefit over discrete implementations of the function.

The architecture consists of $3 \mathrm{I} / \mathrm{O}$ ports. The input of each port has a transparent latch controlled by a Latch Enable input (LE). The output of each latch is connected to an internal bus. The output of each port consists of a multiplexer and a tri-state buffer. The multiplexer will select one of the other two busses under control of Path Select Logic inputs (S1, S0).

The direction of signal flow is determined by Direction Control inputs ( $\mathrm{Dxx}_{x}$ ). The output enable pins of each port ( $\overline{\mathrm{OE}} \mathrm{x}$ ) provide independent tri-state control. In addition, when both Path Select Logic inputs ( $\mathrm{S} 1, \mathrm{SO}$ ) are high, all three ports are in a high impedance state.

For shared memory applications the device is configured to use ports $A$ and $C$ for 2 system busses and port $B$ for the shared memory bus. The RAM output enable (RAM OE) output is asserted when the signal path is from B to A or B to C . It is disasserted under all other conditions.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




PLCC TOP VIEW


48-PIN LCC/FLATPACK TOP VIEW

## PIN DESCRIPTION

| NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A9 | 1/0 | A port I/O |
| B0-B9 | 1/0 | B port I/O |
| C0-C9 | 1/0 | C port 1/O |
| RAM OE | 0 | Asserted (low) when B to A or B to C paths are enabled |
| $\underline{L E}{ }_{\text {A }}$ | 1 | Active low enable for A port input latch |
| $\mathrm{EE}_{\mathrm{B}}$ | 1 | Active low enable for B port input latch |
| $\underline{E_{C}}$ | 1 | Active low enable for C port input latch |
| S0-S1 | 1 | Path selection inputs |
| DAB | 1 | Direction control for AB path |
| DCB | 1 | Direction control for CB path |
| DCA | 1 | Direction control for CA path |
| $\mathrm{OE}_{\mathrm{A}}$ | 1 | Output enable control for A port |
| $\overline{O E}_{B}$ | 1 | Output enable control for B port |
| $\overline{O E}_{\mathrm{C}}$ | 1 | Output enable control for C port |
| GND 1-3 | PWR | One ground for each port (Noisy ground) |
| GND 4 | PWR | Signal ground (Quiet ground) |
| VCC 1-2 | PWR | +5V power supply |

TRUTH TABLE-BUS CONTROL

| $\overline{O E}=0$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SE | 0 |  |  |  |  |  |  |  |
| 0 | SO | DAB | DCB | DCA | A PORT | B PORT | C PORT | RAM $\overline{O E}$ |
| 0 | 0 | 0 | X | X | O | I | Z | L |
| 0 | 1 | X | X | X | I | O | Z | H |
| 0 | 1 | X | O | X | Z | Z | O | I |
| 1 | 0 | X | X | 0 | I | Z | O | L |
| 1 | 0 | X | X | 1 | O | Z | I | H |
| 1 | 1 | X | X | X | Z | Z | Z | H |

## LATCH OPERATION

| $\overline{L E}$ | OPERATION |
| :---: | :---: |
| 0 | Transparent |
| 1 | Port Data Latched |

NOTE:
$\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{I}=\mathrm{In}, \mathrm{O}=\mathrm{Out}, \mathrm{Z}=$ High Impedance, $\mathrm{X}=$ Don't Care

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to V6c | -0.5 to Vec | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{C c}$ terminals only.
3. Outputs and $I / O$ terminals only.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{1}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | $V$ |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current (Except I/O pins) | $V_{\text {cc }}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| ILL | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5{ }^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current (I/O pins only) | $V_{C C}=$ Max | $\mathrm{V}_{1}=\mathrm{V}_{C C}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | 15 ${ }^{(4)}$ |  |
| I/L | Input LoW Current (I/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15{ }^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -15 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=M i n ., I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}} . \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{c c}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.50 |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=48 \mathrm{~mA}$ COM'L. | - | 0.3 | 0.50 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis |  | - | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS FOR 'FCT804
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=M a x . \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{I}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ${ }^{\text {c Cod }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open $\mathrm{OE}_{x}=\mathrm{LE}_{\mathrm{X}}=\mathrm{GND}$ <br> One Bit Toggling <br> $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{mAl}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{x}}=\mathrm{LE}_{\mathrm{X}}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\text {IN }}=3.4 \mathrm{~V} \\ & V_{\text {IN }}=G N D \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{C c}=$ Max. Outputs Open $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ $50 \%$ Duty Cycle $\mathrm{OE}_{\mathrm{x}}=\mathrm{LE}_{\mathrm{X}}=\mathrm{GND}$ Ten Bits Toggling | $\begin{aligned} & V_{V_{N}} \geq V_{H C}{ }^{(6)} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 3.8 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 V^{(6)} \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ | - | 6.3 | $17.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\mathbb{N}}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{\text {cC }}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {OUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta I_{C C}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{f}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT49FCT804 |  |  |  |  | IDT49FCT804A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL |  | TYP. ${ }^{(3)}$ | COM'L |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | max. |  | MIN. ${ }^{(2)}$ | max. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PHL }} \\ & t_{\text {PLH }} \end{aligned}$ | Propagation Delay Port to Port | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 1.5 | 9.0 | 1.5 | 10.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PHL}} \\ & t_{\mathrm{PLH}} \\ & \hline \end{aligned}$ | Propagation Delay LE to Port |  | - | 1.5 | 12 | 1.5 | 13.0 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pHL}} \\ & \mathrm{t}_{\mathrm{pLH}} \\ & \hline \end{aligned}$ | Propagation Delay S0 to S1 to Port |  | - | 1.5 | 9.0 | 1.5 | 10 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{t}_{\mathrm{PZZH}} \end{aligned}$ | Output Enable Time Dxx or $\overline{O E}$ to Port(4) |  | - | 1.5 | 11.5 | 1.5 | 13.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PLZ}} \\ & t_{\mathrm{PHZ}} \end{aligned}$ | Output Disable Time Dxx or $\overline{\mathrm{OE}}$ to Port ${ }^{(4)}$ |  | - | 1.5 | 9 | 1.5 | 11 | - | - | - | - | - | ns |
| ${ }^{\text {tsu }}$ | Set-up Time Port Data to LE |  | - | 2 | - | 2.5 | - | - | - | - | - | - | ns |
| ${ }^{\text {H }}$ | Hold time Port Data to LE |  | - | 2 | - | 2.5 | - | - | - | - | - | - | ns |
| $\mathrm{t}_{\text {PW }}$ | LE Pulse Width HIGH or LOW |  | - | 6 | - | 6 | - | - | - | - | - | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. Dxx to port guaranteed but not tested.

## SHARED RAM APPLICATION

## 128K $\times 8$ SHARED RAM

This application illustrates the use of IDT49FCT804 Bus Multiplexer in a shared memory application. In this example, two processors share a 128 Kbyte memory bank. A pair of IDT49FCT804 multiplexers are used for address selection. The address busses from the two processors are connected to $A$ and $C$ ports respectively. The B port serves as the memory address bus. With all Latch Enable and Output Enable signals asserted, address from A or C ports is routed to $B$ port under the control of SO which receives
its input from an external arbiter/decoder (S1 = 0 and DAB $=\mathrm{D}_{\mathrm{CB}}$ $=1$ ).
Two more IDT49FCT804 multiplexers route data between the processor data busses connected to A and C ports and the memory data bus connected to the B port. Again, address bus selection is under the control of input $S 0$. Inputs $D_{A B}$ and $D_{C B}$ provide direction control for READ and WRITE operations. The RAM OE signat is asserted during the READ operation.

An external arbiter/decoder performs arbitration between two processor requests and provides chip select \& write enable signals for the memory array.


10

## DRAM ADDRESS MULTIPLEXER APPLICATION

This application illustrates the use of IDT49FCT804 Bus Multiplexer for row and column addressing in a large DRAM array. In this example, the full 10 bit capability of the Bus Multiplexer is used to address a 1 MBit DRAM array. The row address lines are con-
nected to the A port and the column address lines are connected to the C port. All address signals are latched simultaneously in the A and C port input latches. Under the control of path selection input S0 (S1 = LOW), the row and column addresses are sent sequentially to the DRAM array.

## DRAM ADDRESS MULTIPLEXER APPLICATION




## ORDERING INFORMATION



## PRELIMINARY IDT 49FCT818 IDT 49FCT818A

## FEATURES:

- High-speed, non-inverting 8-bit parallel register for any data path, control path or pipelining application
- New, unique command capability which allows for multiplicity of diagnostic functions
- High-speed Serial Protocol Channel (SPC ${ }^{T M}$ ) provides
- Controllability:
- Serial scan in new machine state
- Load new machine state "on the fly"
- Temporarily force Y output bus
- Temporarily force data out the $D$ input bus (as in loading WCS)
- Observability:
- Direct observe $D$ and $Y$ buses
- Serial scan out current machine state
- Capture machine state "on the fly"
- $\mathrm{loL}=32 \mathrm{~mA}$ (commercial) and 24 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than 29818 and 54/74AS818 ( $5 \mu \mathrm{~A}$ max.)
- Available in plastic and sidebraze DIP, SOIC, LCC and CERPACK
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49FCT818 is a high-speed, general purpose octal register with Serial Protocol Channel (SPC). The D-to-Y path of the octal register provides a data path that is designed for normal system operation wherever a high-speed clocked register is required.

The SPC command and data registers are used to observe and control the octal data register for diagnostic purposes. The SPC command and data registers can be accessed while the system is performing normal system function. Diagnostic operations then can be performed "on the fly", synchronous with the system clock, or can be performed in the "single step" environment. The SPC port utilizes serial data in and out pins (a concept originated at IBM) which can participate in a serial scan loop throughout the system. Here normal data, address, status and control registers are replaced with the IDT49FCT818. The loop can be used to scan in a complete test routine starting point (data, address, etc). Then, after a specified number of clock cycles, the data can be clocked out and compared with expected results.

As well as diagnostic operations, SPC can be used for initializing at power-on time functions such as Writable Control Store (WCS).

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## DIP/CERPACK/SOIC <br> TOP VIEW

## LOGIC SYMBOL




TRUTH TABLE

| C/D | SCLK | PCLK | $\overline{\mathrm{OE}}_{\mathrm{Y}}$ | D | Y | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | H | X | High Z | Tri-state Y |
| X | X | $\boldsymbol{\Gamma}$ | L | H | H | Clock D to Y |
| X | X | $\boldsymbol{\Gamma}$ | L | L | L | Clock D to Y |
| H | $\boldsymbol{\Gamma}$ | X | X | X | X | Shift bit into SPC <br> Command register |
| L | $\boldsymbol{\Gamma}$ | X | X | X | X | Shift bit into SPC Data <br> register |
| L | $\boldsymbol{\Gamma}$ | H or L <br> (Static) | X | X | X | Execute SPC command <br> during time between <br> C/D \& SCLK |

## NOTE:

H $=$ HIGH Voltage Level
L $=$ LOW Voltage Level
$X=$ Don't Care
Z $=$ High Impedance
T $\boldsymbol{T}=$ Transition, H to L or L to $H$

PIN DESCRIPTION

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| PCLK | 1 | Parallel Data Register Clock |
| $\mathrm{D}_{7-0}$ | 1/0 | Parallel Data Register Input Pins ( $\mathrm{D}_{0}=\mathrm{LSB}, \mathrm{D}_{7}=\mathrm{MSB}$ ) |
| $\mathrm{Y}_{7-0}$ | 1/0 | Parallel Data Register Output Pins ( $Y_{0}=$ LSB, $Y_{7}=M S B$ ) |
| $\overline{\mathrm{O}}_{\underline{Y}}$ | 1 | Output Enable for Y Bus (Overidden by SPC Inst. 8 \& 14) |
| SDI | 1 | Serial Data In for SPC Operation. Data and command shifts in the Least Significant Bit first |
| SDO | 0 | Serial Data Out for SPC Operation. Data and command shifts out the Least Significant Bit first |
| C/D | 1 | Mode Control for SPC |
| SCLK | 1 | Serial Shift Clock for SPC Operations |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}_{\mathrm{N}}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{I / O}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta{ }^{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{\mathbb{N}}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| 1 cod | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{c c}=$ Max. Outputs Open $\mathrm{OE}_{Y}=\mathrm{GND}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{iN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{mAl}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. <br> Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ $50 \%$ Duty Cycle $\mathrm{OE}_{Y}=\mathrm{GND}$ One Bit Toggling at $f_{1}=5 \mathrm{MHz}$ 50\% Duty Cycle SCLK $=C / D=$ $S D I=V_{C C}$ | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{I N}} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 2.0 | 6.0 |  |
|  |  | $V_{C C}=M a x$. <br> Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$ <br> $50 \%$ Duty Cycle <br> $\overline{O E}_{Y}=\mathrm{GND}$ <br> Eight Bits Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> SCLK $=\mathrm{C} / \mathrm{D}=$ <br> $\mathrm{SDI}=\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \\ & (F C T) \end{aligned}$ | - | 3.75 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\text {iN }}=3.4 \mathrm{~V}\right.$ ); all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{Cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {Quiescent }}+I_{\text {inputs }}+I_{\text {dynamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta^{\prime}{ }_{C C}=$ Power Supply Current for a $T$ L High Input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE



## NOTES:

1. See test circuit and waveforms.
2. Preliminary information only.
3. Minimum limits are guaranteed but not tested on Propagation Delays.

## GENERAL AC WAVEFORMS FOR PARALLEL INPUTS AND OUTPUTS



GENERAL AC WAVEFORMS FOR SERIAL PROTOCOL INPUTS AND OUTPUTS


## DETAILED WAVEFORMS OF SERIAL PROTOCOL OPERATIONS



DETAILED FUNCTIONAL BLOCK DIAGRAM


The detailed block diagram consists of two main elements: the parallel data register and the SPC data/command registers. The main data path is from the $D$ inputs down to the data register and through to the Y outputs. This path is typically used during standard operations. For diagnostic or systems initialization, the internal SPC data path is used. This path allows access between the SPC data and command registers and the standard data path, pins and data register. The SPC data and command registers are accessed via the SDI, SDO, C/ID and SCLK pins.


## SPC FUNCTIONAL DESCRIPTION

The Serial Protocol Channel (SPC) has been optimized for the minimum number of pins and the maximum flexibility. The data is passed in on a Serial Data Input pin (SDI) and out on a Serial Data Output pin (SDO). The transfer of the data is controlled by a Serial Clock (SCLK) and a Command/Data mode input (C/D $)$. These four pins are the basic SPC pins. To the outside, the SPC appears as two serial shift registers in parallel-one for command and the other data. The serial clock shifts data and the Command/Data $(C / \bar{D})$ line selects which register is being shifted. The command
register is used to control loading of data to and from the data register with other storage elements in the device.

With respect to executing an SPC command, there are four distinct phases: (1) data is shifted in, (2) followed by the command, (3) the command is executed, and (4) data is shifted out. During the data mode, data is simultaneously shifted into the serial data register while the data in the register is shifted out. During the command mode, opcode-type information is shifted through the serial ports. The command is executed when the last bit is shifted in and the $\mathrm{C} / \overline{\mathrm{D}}$ line is brought low. The execution phase is ended with the next serial clock edge.


SPC data and commands are shifted in through the SDI pin, which is a serial input pin, and out through the SDO pin, which is a serial output pin. Data and commands are shifted in Least Significant Bit first; Most Significant Bit last ( $Y_{0}=L S B, Y_{15}=M S B$ ). Execution of SPC commands is performed by stopping the shift clock, SCLK, and lowering the C/D line from high-to-low. Later the SCLK may then be transitioned from low-to-high. SPC commands and data can be shifted anytime, without regard for operation. During the execution phase, care must be taken that there is no conflict between the SPC operation and parallel operation. This means that if the SPC operation attempts to load the parallel data register (opcode 10) while PCLK is in transition, the results are undefined. In general, it is required that the PCLK be static during SPC operations. The synchronous commands (opcode 3 and 13), however, allow the PCLK to run. In these operations, the high-to-low transition of the $C / \bar{D}$ line takes on the function of an arm signal in preparation for the next low-to-high transition of the PCLK.

## SPC COMMANDS

There are 16 possible SPC opcodes. Fourteen of these are utilized, the other two are reserved and perform NO-OP functions. The top eight opcodes, 0 through 7, are reserved for transferring data into the SPC data register for shifting out. The lower eight opcodes, 8 through 15, are used for transferring data from the SPC data register to other parts of the device. Two of the commands are also used for connecting the data in and out pins.

| OPCODE | SPC COMMAND |
| :---: | :---: |
| 0 | $Y$ to SPC Data Register |
| 1 | Parallel Data Register to SPC Data Register |
| 2 | D to SPC Data Register |
| 3 | Y to SPC Data Register Synchronous w/PCLK |
| 4 | Status ( $\overline{O E}_{Y}, \mathrm{PCLK}$ ) to SPC Data Register |
| 5 | Connect $Y$ to $D$ |
| 6-7 | Reserved (NO-OP) |
| 8 | SPC Data to $Y$ ( $\overline{O E}$ is overidden) |
| 9 | SPC Data to D |
| 10 | SPC Data to Parallel Data Register |
| 11 | Select Serial Mode |
| 12 | Select Stub Mode |
| 13 | SPC Data to Parallel Data Register Synchronous w/PCLK |
| 14 | Connect D to Y ( $\overline{\mathrm{OE}}$ is overidden) |
| 15 | NO-OP |

Opcode 0 is used for transferring data from the $Y$ output pins into the SPC data register. Opcode 1 transfers data from the output of the register, before the tri-state gate, into the SPC data register. Opcode 2 transfers data from the D input pins into the SPC data register.


11


Opcode 3 transfers data on the Y pins to the SPC data register on the next PCLK, thus achieving a synchronous observation of the SPC data register in real time. This operation can be forced to repeat without shifting in a new command by pulsing C/D low-highlow after each PCLK. As soon as data is shifted out using SCLK, the command is terminated and must be loaded in again.


Opcode 4 is used for loading status into the SPC data register. The format of bits is shown below.


Opcode 5 connects $Y$ to $D$. Opcodes 6 and 7 are reserved, hence designated NO-OP.

Connect $Y$ to $D$ (Inst. 5)


SPC Data $\rightarrow Y$ (Inst. 8)


Opcode 8 is used for transferring SPC data directly to the $Y$ pins. When executing opcode 8 , the state of $\overline{O E}_{Y}$ is a "do not care"; that is, data will be output even if $\overline{\mathrm{OE}} \mathrm{Y}_{\mathrm{Y}}=$ HIGH. Opcode 9 is used for transferring SPC data to the D pins. Operands 8 and 9 can be temporarily suspended by raising the C/D input and resumed by lowering the $C / \bar{D}$. As soon as SCLK completes transition, the command is terminated.


Opcode 10 is used for transferring data from the SPC data register into the parallel data register, irrespective of the state of PCLK. However, PCLK must be static between C/D going high-to-low and SCLK going low-to-high.

SPC Data $\rightarrow$ Parallel Data Register (Inst. 10)


Opcodes 11 and 12 are used to set Serial and Stub Mode, respectively. After executing one of these opcodes, the device remains in this mode until programmed otherwise. The Serial mode is the default mode that the IDT49FCT818 powers up in. In Serial mode, commands are shifted through the SPC command register and then to the SDO pin. This is the typical mode used when several varieties of devices that utilize the SPC access method are employed on one serial ring.

SERIAL MODE


In Stub mode, SDI is connected directly to SDO. In this way, the same diagnostic command can be loaded into multiple devices of like type. For example, in four clock cycles the same command could be loaded into 8 IDT49FCT818s (64-bit pipeline register). Dissimilar devices must be segregated into serial scan loops of similar type, as shown below. During the command phase, the serial shift clock must be slowed down to accommodate the delay from SDI to SDO through all of the devices. The slower clock is typically a small tradeoff compared to the reduced number of clock cycles.

Note: The state of $\overline{O E}_{Y}$ is a "do not care;" that is, data will be output even if $\overline{\mathrm{OE}}_{\mathrm{Y}}=\mathrm{High}$.

STUB MODE


Opcode 13 transfers data from the SPC data register to the parallel data register on the next PCLK. Opcode 14 connects the D bus to the $Y$. Operation 14 can be temporarily suspended by raising the $\mathrm{C} / \overline{\mathrm{D}}$ input and resumed by lowering the $\mathrm{C} / \overline{\mathrm{D}}$ input again, The operation is terminated by SCLK.

SPC Data $\rightarrow$ Parallel Data Register Synchronous w/PCLK (Inst. 13)


Connect D to Y (Inst. 14)


Opcodes 3 and 13 transfer data synchronous to the PCLK which means that the high-to-low on the C/D input is an arm signal. The data and command can be shifted in while the PCLK is running. The C/D line is dropped prior to the desired PCLK edge and raised before the next edge. Instruction 13 can be repeated over many times by leaving the $\mathrm{C} / \overline{\mathrm{D}}$ line low during multiple transitions of the PCLK while not clocking SCLK. PCLK cycles can even be skipped by raising the $\mathrm{C} / \mathrm{D}$ input during the desired clock periods. Instruction 3 can be repeated by pulsing the C/D high after each PCLK.

The ability to continuously execute a synchronous command can provide major benefits. For example, the synchronous read (Instruction 3, Y to SPC data) instruction could be clocked into the SPC data register. Then, it could be continuously executed by pulsing the $C / \bar{D}$ line high. When the whole system is stopped (PCLK quiescent), the serial data register will contain the next to the last state of the parallel data register. That value can be shifted out and the current state of the parallel register can then be observed, allowing for the observation of two states of the parallel register (the current and the previous).

## TYPICAL APPLICATION

In the block diagram of the typical application, the SPC data register is shown being used with a writable control store in a microprogrammed design. The control store can be initialized through the diagnostics path. The SPC data register is used for the instruction register going into the IDT49C410, as well as for data registers around the IDT49C403. In this way, the designer may use the SPC data register to observe and modify the microcode coming out of the writable control store, as well as observing and being able to modify data and instructions in the overall machine. The IDT49C403 is a 16-bit version of the 2903A/203 which includes an SPC port for diagnostic and break point purposes.

The block diagram of the diagnostics ring shows how devices with diagnostics are hooked together in a serial ring via the SDI and SDO signals, The diagnostics signals may be generated through registers which are hooked up to a microprocessor. This microprocessor could conceivably be an IBM PC.

TYPICAL MICROPROGRAM APPLICATION WITH SPC ${ }^{\text {TM }}$


As companies like IDT continue to integrate more onto each device and put each device into smaller packages such as surface mount devices, the board level testing becomes more complex for the designer and the manufacturing divisions of companies. To help this situation, serial diagnostics was invented. This allows for observation of critical signals deep within the system. During system test, when an error is observed, these signals may be modified in order to zero in on the fault in the system.

Serial diagnostics is primarily a scheme utilizing only a few pins (4) to examine and alter the internal state of a system for the purpose of monitoring and diagnosing system faults. It can be used at many points in the life of a product: design debug and verification, manufacturing test and field service. This document describes a serial diagnostic scheme which was developed at IDT and will be used in future VLSI logic devices designed by IDT.

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper devicetesting. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, it may be necessary to use $\mathrm{V}_{\mathrm{IL}} \leq \mathrm{OV}$ and $\mathrm{V}_{\mathrm{H}} \geq 3 \mathrm{~V}$ for ATE testing purposes.

## ORDERING INFORMATION



## FEATURES:

- IDT54/74FCT138 equivalent to FAST $^{\text {TM }}$ speed; IDT54/74FCT138A 35\% faster than FAST ${ }^{\text {TM }}$
- Equivalent to FAST $^{\text {TM }}$ speeds and output drive over full temperature and voltage supply extremes
- $\mathrm{loL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- 1-of-8 decoder with enables
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87654 is listed on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT54/74FCT138 and IDT54/74FCT138A are 1 -of- 8 decoders built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The IDT54/74FCT138 and IDT54/74FCT138A accept three binary weighted inputs ( $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}$ ) and, when enabled, provide eight mutually exclusive active LOW outputs $\left(\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}\right)$. The IDT54/74FCT138 and IDT54/74FCT138A feature three enable inputs, two active LOW ( $\bar{E}_{1}, \bar{E}_{2}$ ) and one active HIGH ( $E_{3}$ ). All outputs will be HIGH unless $\bar{E}_{1}$ and $\bar{E}_{2}$ are LOW and $E_{3}$ is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four IDT54/74FCT138 or IDT54/74FCT138A devices and one inverter.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | (1) | CONDITIONS | TYP. | MAX. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| UNIT $_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | v |
| $\mathrm{V}_{1}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{1 H}$ | Input HIGH Current | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{v}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| $1 /$ | Input LOW Current |  | $\mathrm{v}_{1}=0.5 \mathrm{~V}$ | - | - | -5 (4) |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}, V_{0}=$ GND |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{C C}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}} \cdot \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{L}} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | $V_{\text {HC }}$ | $V_{\text {cc }}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ COM ${ }^{\text {L }}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | V LC | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{L}} \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | VLC |  |
|  |  |  | $10 \mathrm{~L}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA} \mathrm{COM} \mathrm{L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{I C} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> One Input Toggling <br> $50 \%$ Duty Cycle | $\begin{aligned} & V_{V_{N}} \geq V_{H C} \\ & V_{V_{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.3 | $\underset{\mathrm{MHz}}{\mathrm{mAl}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C c}=$ Max. Outputs Open $\mathrm{f}_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle One Input Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ $\begin{aligned} V_{\mathrm{IN}} & =3.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} & =\mathrm{GND} \end{aligned}$ | - | 1.5 <br> 1.8 | 4.5 <br>  <br> 5.5 | mA |
|  |  | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{l}}=2.5 \mathrm{MHz}$ 50\% Duty Cycle One Input Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & \text { (FCT) } \end{aligned}$ | - | 0.38 | $2.3{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | 0.63 | $3.3{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per $T L$ driven input $\left(V_{\mathbb{N}}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{C C}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCent }}+l_{\text {inputs }}+I_{\text {dinamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+\dagger_{1} N_{1}\right)$
$I_{C C}=$ Quiescent Current
$\Delta I_{C C}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{I}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $A_{0}-A_{2}$ | Address Inputs |
| $\bar{E}_{1}, \bar{E}_{2}$ | Enable Inputs (Active LOW) |
| $E_{3}$ | Enable Input (Active HIGH) |
| $\bar{O}_{0}-\bar{O}_{7}$ | Outputs (Active LOW) |

## TRUTH TABLE

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\bar{E}_{2}$ | $\mathrm{E}_{3}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\overline{\mathbf{O}}_{0}$ | $\bar{O}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\overline{\mathrm{O}}_{3}$ | $\bar{O}_{4}$ | $\bar{O}_{5}$ | $\overline{\mathbf{O}}_{6}$ | $\bar{O}_{7}$ |
| H X X | $\begin{aligned} & X \\ & H \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | H H H | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |
| L L L L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} L \\ L \\ L \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & H \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $H$ $H$ $H$ $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | H H H H | H H H H | H H H H |
| $L$ $L$ $L$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | L H L $H$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | H H H H | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | H H H H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $H$ $L$ $H$ $H$ | H H L H | $H$ $H$ $H$ L |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT138 |  |  |  |  | IDT54/74FCT138A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP: ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN( ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & A_{0} \text { to } \overline{\mathrm{O}}_{\mathrm{n}} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 7.0 | 1.5 | 9.0 | 1.5 | 12.0 | 4.5 | 1.5 | 5.8 | 1.5 | 7.8 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay $\bar{E}_{1}$ or $\bar{E}_{2}$ to $\bar{O}_{n}$ |  | 6.0 | 1.5 | 9.0 | 1.5 | 12.5 | 4.5 | 1.5 | 5.9 | 1.5 | 8.0 | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay $\mathrm{E}_{3}$ to $\overline{\mathrm{O}}_{\mathrm{n}}$ |  | 6.0 | 1.5 | 9.0 | 1.5 | 12.5 | 4.5 | 1.5 | 5.9 | 1.5 | 8.0 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
Small Outline IC
CERPACK
Leadless Chip Carrier
1-of-8 Decoder
Fast 1-of-8 Decoder
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

FEATURES:

- IDT54/74FCT182 equivalent to $\mathrm{FAST}^{\text {TM }}$ speed; IDT54/74FCT182A 30\% faster than FAST ${ }^{\text {T }}$
- Equivalent to FAST ${ }^{\text {TM }}$ speeds and output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- Carry lookahead generator
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT182 and IDT54/74FCT182A are high-speed carry lookahead generators built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/74FCT182 and IDT54/74FCT182A are carry lookahead generators that accept up to four pairs of active LOW Carry Propagate ( $\overline{\mathrm{P}}_{0}, \overline{\mathrm{P}}_{1}, \overline{\mathrm{P}}_{2}, \overline{\mathrm{P}}_{3}$ ) and Carry Generate ( $\bar{G}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}, \overline{\mathrm{G}}_{3}$ ) signals and an active HIGH carry input ( $\mathrm{C}_{n}$ ) and provides anticipated HIGH carries ( $\mathrm{C}_{n+y}$, $\mathrm{C}_{n+z}$ ) across four groups of binary adders. These products also have active LOW Carry Propagate ( $\overline{\mathrm{P}}$ ) and carry generate ( $\overline{\mathrm{G}}$ ) outputs which may be used for further levels of lookahead.

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



12


LCC TOP VIEW


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ( ${ }^{(1)}$ |  | min. | TYP. ${ }^{(2)}$ | max. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| VLI | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=$ Max. | $v_{1}=v_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| ILL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| $V_{\text {ik }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x \cdot{ }^{(3)}, V_{O}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C C}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}{ }^{\text {L }}$ | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | VLC |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{l} \mathrm{OL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | max. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TIL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.3 | $\underset{\mathrm{MHz}}{\mathrm{~mA}}$ |
| ${ }^{\prime}$ | Total Power Supply Current ${ }^{(5,6)}$ | $V_{C c}=$ Max. Outputs Open $\mathrm{f}_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle One Bit Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 1.5 | 4.5 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 1.8 | 5.5 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$ : all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{CC}}$ formula. These limits are guaranteed but not tested.
$\mathrm{I}_{\mathrm{C}}=\mathrm{I}_{\text {Quiescent }}+\mathrm{I}_{\text {inputs }}+\mathrm{I}_{\text {dYnamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{1}\right)$
$I_{\mathrm{CC}}=$ Quiescent Current
$\Delta^{\prime}{ }_{C C}=$ Power Supply Current for a TTL High Input $\left(V_{I N}=3.4 V\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{C}_{n}$ | Carry Input |
| $\overline{\mathrm{G}}_{\mathrm{o}}, \overline{\mathrm{G}}_{2}$ | Carry Generate Inputs (Active LOW) |
| $\overline{\mathrm{G}}_{1}$ | Carry Generate Input (Active LOW) |
| $\overline{\mathrm{G}}_{3}$ | Carry Generate Input (Active LOW) |
| $\bar{P}_{0}, \bar{P}_{1}$ | Carry Propagate Inputs (Active LOW) |
| $\overline{\mathrm{P}}_{2}$ | Carry Propagate Input (Active LOW) |
| $\bar{P}_{3}$ | Carry Propagate Input (Active LOW) |
| $\mathrm{C}_{n+x}-\mathrm{C}_{n+2}$ | Carry Outputs |
| $\overline{\mathrm{G}}$ | Carry Generate Output (Active LOW) |
| $\overline{\mathrm{P}}$ | Carry Propagate Output (Active LOW) |

## TRUTH TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{G}}_{0}$ | $\bar{P}_{0}$ | $\bar{G}_{1}$ | $\bar{P}_{1}$ | $\bar{G}_{2}$ | $\bar{P}_{2}$ | $\bar{G}_{3}$ | $\mathrm{P}_{3}$ | $C_{n+x}$ | $\mathrm{C}_{\mathrm{n}+\mathrm{y}}$ | $\mathrm{C}_{\mathrm{n}+\mathrm{z}}$ | $\overline{\mathbf{G}}$ | $\overline{\mathbf{P}}$ |
| $\begin{aligned} & \mathrm{X} \\ & \stackrel{L}{X} \\ & \underset{H}{n} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & H \\ & \mathbf{X} \\ & \underset{X}{\mathrm{X}} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \hline X \\ & X \\ & \mathcal{L} \\ & X \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \\ & H \\ & X \\ & \underset{X}{L} \\ & X \end{aligned}$ | $X$ $H$ $X$ $X$ $X$ $X$ $L$ |  |  |  |  |  |  |  | $L$ $L$ L $H$ $H$ $H$ |  |  |  |
| $\begin{aligned} & \hline X \\ & X \\ & X \\ & X \\ & L \\ & X \\ & X \\ & X \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & H \\ & H \\ & \mathbf{X} \\ & X \\ & X \\ & \mathbf{X} \end{aligned}$ | $X$ $X$ $X$ $X$ $X$ $X$ $X$ $X$ $X$ $L$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \\ & H \\ & H \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathbf{X} \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \hline H \\ & H \\ & H \\ & H \\ & H \\ & L \\ & X \\ & X \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  |  |  |  | $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ |  |  |
|  |  |  | $\begin{aligned} & \mathrm{X} \\ & X \\ & \mathrm{H} \\ & H \\ & X \\ & X \\ & \mathrm{X} \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & H \\ & H \\ & H \\ & H \\ & X \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \hline X \\ & H \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & H \\ & H \\ & H \\ & H \\ & \mathbf{L} \\ & X \\ & X \\ & X \end{aligned}$ |  |  |  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  |
|  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{aligned} & \hline X \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{aligned} & \hline X \\ & X \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ |  | $\begin{aligned} & \hline X \\ & X \\ & X \\ & X \\ & H \\ & L \end{aligned}$ |  |  |  |  | H H H H L |

H = HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$X=$ Don't Care

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT182 |  |  |  |  | IDT54/74FCT182A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN( ${ }^{(2)}$ | max. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | max. |  |
| $\begin{aligned} & \mathrm{t}_{\text {PLH }} \\ & \mathrm{t}_{\text {PHLL }} \end{aligned}$ | Propagation Delay $C_{n}$ to $C_{n+y}$ $\mathrm{Cn}+\mathrm{y}, \mathrm{C}_{n+z}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 6.0 | 2.0 | 10.0 | 2.0 | 16.5 | 4.0 | 2.0 | 7.0 | 2.0 | 10.7 | ns |
| $\begin{aligned} & \mathrm{t}_{\text {PLH }} \\ & \mathrm{t}_{\text {PHLL }} \end{aligned}$ | Propagation Delay $\bar{P}_{0}, \bar{P}_{1}, \overline{P_{2}}$, to $\mathrm{C}_{n+y}, \mathrm{C}_{n+y}, \mathrm{C}_{n+z}$ |  | 6.0 | 1.5 | 9.0 | 1.5 | 11.5 | 4.0 | 1.5 | 8.5 | 1.5 | 9.0 | ns |
| ${ }_{t_{\text {PLHL }}}$ | Propagation Delay $\bar{G}_{0}, \bar{G}_{1}, \bar{G}_{2}$ to $C_{n+x}, C_{n+y}, C_{n+z}$ |  | 6.0 | 1.5 | 9.5 | 1.5 | 11.5 | 4.0 | 1.5 | 8.5 | 1.5 | 9.0 | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay $\bar{P}_{1}, \bar{P}_{2} \mathrm{P}_{3}$ to $\bar{G}$ |  | 7.0 | 2.0 | 11.0 | 2.0 | 16.5 | 4.8 | 2.0 | 7.2 | 2.0 | 10.7 | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHLL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \overline{\mathrm{G}}_{\mathrm{n}} \text { to } \overline{\mathbf{G}} \end{aligned}$ |  | 7.5 | 2.0 | 11.5 | 2.0 | 16.5 | 5.0 | 2.0 | 7.6 | 2.0 | 10.7 | ns |
| $\underset{\mathbf{t}_{\mathrm{PLHL}}}{\mathbf{t}^{2}}$ | Propagation Delay $\overline{P_{n}}$ to $\bar{P}$ |  | 6.0 | 1.5 | 8.5 | 1.5 | 12.5 | 4.0 | 1.5 | 6.0 | 1.5 | 7.4 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
Small Outline IC
Leadless Chip Carrier CERPACK

Carry Lookahead Generator Fast Carry Lookahead Generator
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## FEATURES:

- IDT54/74FCT240 equivalent to $\mathrm{FAST}^{\text {TM }}$ speed; IDT54/74FCT240A $30 \%$ faster than FAST ${ }^{\text {TM }}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST ${ }^{T M}(5 \mu A$ max. $)$
- Octal buffer/line driver with 3-state output
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87655 is listed on this function.


## DESCRIPTION:

The IDT54/74FCT240/A are octal buffer/line drivers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitter/receivers which provide improved board density.

## PIN CONFIGURATIONS



## DIP/SOIC/CERPACK TOP VIEW



## FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTES:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | $v$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\text {c }}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| $1 / L$ | Input LOW Current |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{C C}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $V_{0}=G N D$ | - | - | -10 |  |
| $V_{1 K}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} .{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min} . \\ & V_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{LL}} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{C c}$ | - |  |
|  |  |  | $1 \mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ COM ${ }^{\text {L }}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | V LC | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{H_{H}} \text { or } V_{\mathbb{L}} \end{aligned}$ | $\mathrm{laL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{IOL}^{\prime}=64 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS FOR 'FCT240
$\widehat{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . ~ \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{\mathrm{LC}} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{c c}$ | Quiescent Power Supply Current TLL Inputs HIGH | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\mathrm{CCD}}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $\overline{O E}_{A}=\overline{O E}_{\mathrm{B}}=\mathrm{GND}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{V_{N}} \geq V_{H C} \\ & V_{i N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{~mA}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ $50 \%$ Duty Cycle $\mathrm{OE}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V_{I_{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (F C T) \\ & \text { (FI) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{c c}=$ Max. Outputs Open $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ Eight Bits Toggling | $\begin{aligned} & V_{\mathbb{I N}^{2}} \geq V_{H C}{ }^{(6)} \\ & V_{\mathbb{I N}} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{i N}=3.4 V^{(6)} \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per $T L$ driven input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$; all other inputs at $V_{C c}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{c c}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta_{c c}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.'

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Input (Active LOW) |
| $\mathrm{D}_{\mathrm{xx}}$ | Inputs |
| $\overline{\mathrm{O}}_{\mathrm{xx}}$ | Outputs |

## TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | D |  |
| L | L | L |
| L | H | Z |
| H | X |  |

$\mathrm{H}=$ HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
z = High Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT240 |  |  |  |  | IDT54/74FCT240A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | max. | MIN ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \mathrm{D}_{n} \text { to }{\overline{D_{n}}}^{2} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 5.0 | 1.5 | 8.0 | 1.5 | 9.0 | 3.5 | 1.5 | 4.8 | 1.5 | 5.1 | ns |
|  | Output Enable Time |  | 7.0 | 1.5 | 10.0 | 1.5 | 10.5 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time |  | 6.0 | 1.5 | 9.5 | 1.5 | 12.5 | 4.3 | 1.5 | 5.6 | 1.5 | 5.9 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



## DESCRIPTION:

The IDT54/74FCT241/244 and IDT54/74FCT241A/244A are octal buffer/line drivers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitter/ receivers which provide improved board density.

## FEATURES:

- IDT54/74FCT241/244 equivalent to FAST ${ }^{\text {TM }}$ speed; IDT54/74FCT241A/244A 35\% faster than FAST ${ }^{\mathrm{m}}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{lol}_{\mathrm{l}}=64 \mathrm{~mA}$ (Commercial), 48 mA (Military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST ${ }^{T M}$ ( $5 \mu$ A max.)
- Octal buffer/line driver with 3-state output
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87630 is listed on this function. Refer to Section 2/page 2-4.


## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OuT }}$ | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(\mathbf{1})}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | PF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

## NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{11}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| IH | Input HIGH Current | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| ILL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{c c}=M a x$. | $V_{0}=V_{\text {cc }}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ | - | - | -10 |  |
| $V_{\text {IK }}$ | Clamp Diode Voitage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V. |
| los | Short Circuit Current | $V_{C C}=\operatorname{Max}{ }^{(3)}, V_{0}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{L}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}$ | $\mathrm{IOL}^{2}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathrm{N}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{0 L}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM}{ }^{\text {L }}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS FOR 'FCT241
$V_{L C}=0.2 V_{i} V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{I}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}_{\mathrm{N}}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{MHZ}^{\mathrm{mA}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $t_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V_{V_{N}} \geq V_{H C} \\ & V_{V_{N}} \leq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - . | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{c c}=M a x$. Outputs Open $f_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}_{\mathrm{A}}=O E_{\mathrm{B}}=\mathrm{GND}$ Eight Bits Toggling | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C}{ }^{(6)} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (\text { FCT }) \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 V^{(6)} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{c C}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=l_{\text {QUIESCENT }}+l_{\text {inputs }}+I_{\text {DYNAMic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{\mathrm{cc}}=$ Quiescent Current
$\Delta_{\mathrm{CC}}=$ Power Supply Current for a TLL High Input $\left(V_{\mathbb{I N}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathbf{f}_{1}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## POWER SUPPLY CHARACTERISTICS FOR 'FCT244

$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$. |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $l_{\text {CCD }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{i N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{mAl}}$ |
| $I_{c}$ | Total Power Supply Current ${ }^{(6)}$ | Vcc $=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}_{A}=\overline{O E}_{B}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V_{\mathbb{I N}^{2}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{c c}=M a x$. Outputs Open $f_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}_{A}=\overline{O E}_{B}=G N D$ Eight Bits Toggling | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C}{ }^{(6)} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & \text { (FCT) } \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 V^{(6)} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $V_{I N}=3.4 \mathrm{~V}$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{\text {CC }}$ formula. These limits are guaranteed but not tested.
6. $I_{C}=I_{\text {OUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{c}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{I}\right)$
$I_{c C}=$ Quiescent Current
$\Delta l_{C C}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 V\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{O E}_{A}, \overline{O E}_{B}^{(1)}$ | 3-State Output Enable Input (Active LOW) |
| $D_{x x}$ | Inputs |
| $O_{x x}$ | Outputs |

NOTE:

1. For 'FCT241 use OE ${ }_{B}$, and for 'FCT244 use $\overline{O E}_{B}$

TRUTH TABLE FOR 'FCT241

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{O E}_{A}$, | $O E_{B}$ | $D$ |  |
| $L$ | $H$ | $L$ | $L$ |
| $L$ | $H$ | $H$ | $H$ |
| $H$ | $L$ | $X$ | $Z$ |

TRUTH TABLE FOR 'FCT244

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | D |  |
| L | L | L |
| L | H | H |
| H | X | Z |
| $H=$ HIGH Voltage Level | $X=$ Don't Care |  |
| $L=$ LOW Voltage Level | $Z=$ High Impedance |  |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR 'FCT241

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT241 |  |  |  |  | IDT54/74FCT241A ${ }^{(4)}$ |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Propagation Delay } \\ D_{n} \text { to } O_{n} \\ \hline \end{gathered}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 4.0 | 1.5 | 6.5 | 1.5 | 7.0 | 3.0 | 1.5 | 4.8 | 1.5 | 5.1 | ns |
| $\begin{aligned} & t_{\text {PZH }} \\ & t_{\text {PZL }} \end{aligned}$ | Output Enable Time |  | 5.5 | 1.5 | 8.0 | 1.5 | 8.5 | 4.0 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PHZZ}} \\ & \mathbf{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 4.5 | 1.5 | 7.0 | 1.5 | 7.5 | 3.0 | 1.5 | 5.6 | 1.5 | 5.9 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. These numbers are preliminary only.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR 'FCT244

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT244 |  |  |  |  | IDT54/74FCT244A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN.$^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\begin{gathered} \text { Propagation Delay } \\ D_{n} \text { to } O_{n} \end{gathered}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 4.5 | 1.5 | 6.5 | 1.5 | 7.0 | 3.1 | 1.5 | 4.8 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pZH}} \\ & \mathrm{t}_{\mathrm{PZZL}} \end{aligned}$ | $\begin{gathered} \hline \text { Output Enable } \\ \text { Time } \\ \hline \end{gathered}$ |  | 6.0 | 1.5 | 8.0 | 1.5 | 8.5 | 3.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \hline t_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 5.0 | 1.5 | 7.0 | 1.5 | 7.5 | 3.3 | 1.5 | 5.6 | 1.5 | 5.9 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



## FEATURES:

- IDT54/74FCT245 equivalent to FAST $^{\text {TM }}$ speed; IDT54/74FCT245A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{lol}^{2}=64 \mathrm{~mA}$ (commercial) and 48 mA (military) for both ports
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}(5 \mu \mathrm{~A}$ max.)
- Non-inverting buffer transceiver
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87629 is listed on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT54/74FCT245 and IDT54/74FCT245A are 8-bit noninverting, bidirectional buffers built using advanced CEMOS ${ }^{T M}$, a dual metal CMOS technology. These bidirectional buffers have 3-state outputs and are intended for bus-oriented applications. The Transmit/Receive ( $T / / \bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports. Receive (active LOW) enables data from B ports to A ports. The Output Enable ( $\overline{\mathrm{OE}})$ Input, when HIGH, disables both A and B ports by placing them in High Z condition.

## PIN CONFIGURATIONS




ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $V_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Inputs and $V_{c c}$ terminals only.
3. Outputs and $\mathrm{I} / \mathrm{O}$ terminals only.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | , PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | $V$ |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=M a x$. | $V_{1}=V_{C c}$ | - | - . | 5 | $\mu \mathrm{A}$ |
|  |  |  | $v_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| $1 / 2$ | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $V_{1}=G N D$ | - | -. | -5 |  |
| $I_{1 H}$ | Input HIGH Current (l/O pins only) | $V_{C c}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | 15 ${ }^{(4)}$ |  |
| $1 / 1$ | Input LOW Current (I/O pins only) |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -15 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $V$ |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \cdot{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{C C}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C C}$ | - |  |
|  |  |  | $\mathrm{O} \mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM}$ 'L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Port A and Port B) | $V_{C C}=3 \mathrm{~V}, \mathrm{~V}_{\mathbb{I}}=\mathrm{V}_{\mathrm{C}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{O}_{\mathrm{L}}=300 \mu \mathrm{~A}$ |  | - | GND | V LC | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | VLC |  |
|  |  |  | $\mathrm{lOL}^{\prime}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{loL}=64 \mathrm{~mA} \mathrm{COM}{ }^{\text {L }}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{1 / O}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | PF |

NOTE:

1. This parameter is measured at characterization but not tested.
[^16]
## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lcc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{O E}=\mathrm{GND}$ <br> $T / \bar{K}=G N D$ or $V_{C C}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{V_{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{~mA}}$ |
| $l_{c}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $T / \bar{R}=\overline{O E}=G N D$ One Bit Toggling | $\begin{aligned} & V_{i N} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{T} / \overline{\mathrm{R}}=\overline{\mathrm{OE}}=\mathrm{GND}$ Eight Bits Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C}\left({ }^{(6)}\right. \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{i N}=3.4 V^{(6)} \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per $T L$ driven input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$; all other inputs at $V_{C C}$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{CC}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {Quiescent }}+I_{\text {inputs }}+I_{\text {dYNamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta^{l_{\mathrm{CC}}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of $T T L$ Inputs at $D_{H}$
$I_{c c D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
${ }_{f} \mathrm{CP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or 3-State Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Side B Inputs or 3-State Outputs |

TRUTH TABLE

| INPUTS |  | OUTPUTS |
| :---: | :---: | :--- |
| $\overline{\mathrm{OE}}$ | $\mathrm{T} / \overline{\mathrm{R}}$ |  |
| L | L | Bus B Data to Bus A |
| L | H | Bus A Data to Bus B |
| $H$ | $X$ | High Z State |

H $=$ HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT245 |  |  |  |  | IDT54/74FCT245A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | max. | MIN ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{pH}} \end{aligned}$ | Propagation Delay $A$ to $B, B$ to $A$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 5.0 | 1.5 | 7.0 | 1.5 | 7.5 | 3.3 | 1.5 | 4.6 | 1.5 | 4.9 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZLL}} \end{aligned}$ | Output Enable Time OE to $A$ or $B$ |  | 6.0 | 1.5 | 9.5 | 1.5 | 10.0 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PHZ}} \\ & t_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time $O E$ to $A$ or $B$ |  | 6.0 | 1.5 | 7.5 | 1.5 | 10.0 | 4.5 | 1.5 | 5.0 | 1.5 | 6.0 | ns |
| $\begin{aligned} & t_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B^{(4)}$ |  | 6.0 | 1.5 | 9.5 | 1.5 | 10.0 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B^{(4)}$ |  | 6.0 | 1.5 | 7.5 | 1.5 | 10.0 | 4.5 | 1.5 | 5.0 | 1.5 | 6.0 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. This parameter is guaranteed but not tested.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FCT273 equivalent to FAST ${ }^{\text {TM }}$. speed; IDT54/74FCT273A 45\% faster than FAST ${ }^{\text {TM }}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than $\mathrm{FAST}{ }^{\mathrm{TM}}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with clear
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87656 is listed on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT54/74FCT273 and IDT54/74FCT273A are octal D flipflops built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/74FCT273 and IDT54/74FCT273A have eight edge-triggered $D$-type flip-flops with individual $D$ inputs and $O$ outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{M R}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |

## NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-.2$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | $V$ |
| $\mathrm{V}_{\mathrm{iL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | v |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C c}=M a x$. | $v_{1}=v_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $v_{1}=2.7 \mathrm{~V}$ | - | - | $5(4)$ |  |
| $\mathrm{I}_{\mathrm{L}}$ | Input LOW Current |  | $\mathrm{v}_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  | $V_{1}=G N D$ | - | -: | -5 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $V_{c c}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x \cdot{ }^{(3)}, V_{O}=$ GND |  | -60 | -120 | - | mA |
| $V_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $V_{\text {cc }}$ | - |  |
|  |  |  | $\mathrm{IOH}^{\prime}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}^{\prime}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{bLL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{L}} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | VLC |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}^{\text {L }}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only |  | - | - | 200 | - | mV |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lcc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x: ~ \\ & V_{V_{N}} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Power Supply Current Per TTL Inputs HIGH | $\begin{aligned} V_{C C} & =M a x . \\ V_{\mathbb{N}} & =3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | ${ }^{\prime} V_{\mathrm{Cc}}=$ Max. Outputs Open $\overline{M R}=V_{c c}$ One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathbb{N}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | mA/MHz |
| $I_{c}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=M a x$. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$, <br> 50\% Duty Cycle <br> $\overline{M R}=V_{c c}$ <br> One Bit Toggling <br> at $\mathrm{f}_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 6.0 |  |
|  |  | $\begin{aligned} & \hline V_{C C}=\text { Max. } \\ & \text { Outputs Open } \\ & f_{C P}=10 \mathrm{MHz}, \\ & 50 \% \text { Duty Cycle } \\ & \overline{M R}=V_{C C} \\ & \text { Eight Bits Toggling } \\ & f_{1}=2.5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{iN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 3.75 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\mathbb{I N}}=3.4 \mathrm{~V}\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{C C}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=l_{\text {ouiescent }}+I_{\text {inputs }}+I_{\text {DYNamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{i}\right)$
$I_{C C}=$ Quiescent Current
$\Delta_{c c}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahert.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| $\overline{M R}$ | Master Reset (Active LOW) |
| $C P$ | Clock Pulse Input (Active Rising Edge) |
| $O_{0}-O_{7}$ | Data Outputs |

## TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { MR }}$ | $\mathbf{C P}$ | $\mathrm{D}_{\mathbf{N}}$ | $\mathrm{O}_{\mathbf{N}}$ |
| Reset (Clear) | L | X | X | L |
| Load ' 1 ' | H | $\uparrow$ | h | H |
| Load '0' | H | $\uparrow$ | I | L |

$H=$ HIGH voltage steady state
$h=$ HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
L = LOW voltage level steady rate
I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
X = Don't Care
$\dagger=$ LOW-to-HIGH clock transition

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT273 |  |  |  |  | IDT54/74FCT273A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L |  | MIL |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN: ${ }^{(2)}$ | max. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \\ & \hline \end{aligned}$ | Propagation Delay Clock to Output | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | 7.0 | 2.0 | 13.0 | 2.0 | 15.0 | 5.0 | 2.0 | 7.2 | 2.0 | 8.3 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay MR to Output |  | 8.0 | 2.0 | 13.0 | 2.0 | 15.0 | 5.0 | 2.0 | 7.2 | 2.0 | 8.3 | ns |
| $t_{\text {su }}$ | Set-up Time HIGH or LOW Data to CP |  | 3.0 | 3.0 | - | 3.5 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time HIGH or LOW Data to CP |  | 1.0 | 2.0 | - | 2.0 | - | 1.0 | 1.5 | - | 1.5 | - | ns |
| $t_{w}$ | Clock Pulse Width HIGH or LOW |  | 4.0 | 7.0 | - | 7.0 | - | 3.0 | 6.0 | - | 6.0 | - | ns |
| ${ }^{\text {tw }}$ | MR Pulse Width HIGH or LOW |  | 4.0 | 7.0 | - | 7.0 | - | 3.0 | 6.0 | - | 6.0 | - | ns |
| $\mathrm{t}_{\text {Rem }}$ | Recovery Time MA to CP |  | 3.0 | 4.0 | - | 5.0 | - | 1.5 | 2.0 | - | 2.5 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION




FAST CMOS 8-INPUT UNIVERSAL

IDT 54/74FCT299 IDT 54/74FCT299A SHIFT REGISTER

## FEATURES:

- IDT54/74FCT299 equivalent to $\mathrm{FAST}^{\text {TM }}$ speed; IDT54/74FCT299A 25\% faster than FAST ${ }^{\text {TM }}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- 8 -input universal shift register
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86862 is listed on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT54/74FCT299 and IDT54/74FCT299A are built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/74FCT299 and IDT54/74FCT299A are 8-input universal shift/storage registers with 3-state outputs. Four modes of operation are possible; hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops $Q_{0}-Q_{7}$ to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |  |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{/ / O}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | $v$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (Except 1/O pins) | $V_{c c}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| $1 /$ | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $V_{1}=G N D$ | - | - | -5 |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Currents (1/O pins only) | $V_{C c}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ | - | - | 15 |  |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| 1/L | Input LOW Currents (1/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ | A |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -15 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $V_{\text {cc }}=M \mathrm{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | v |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \cdot{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{iN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\stackrel{-}{-}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\text {IH }} \text { or } V_{\text {IL }} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | max. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {IV }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $\begin{aligned} & \overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND} \\ & \overline{\mathrm{MR}}=\mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~S}_{0}=\mathrm{S}_{1}=V_{\mathrm{CC}} \\ & D S_{0}=\mathrm{DS} \mathrm{~S}_{1}=\mathrm{GND} \end{aligned}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{~mA}}$ |
| ${ }^{1}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}_{1}=\overline{O E_{2}}=G N D$ $\overline{M R}=V_{c c}$ $S_{0}=S_{1}=V_{C C}$ $\mathrm{DS}_{0}=\mathrm{DS}_{7}=\mathrm{GND}$ One Bit Toggling at $f_{1}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ $\begin{aligned} & V_{\mathbb{N}}=3.4 V \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - - - | 1.5 <br>  <br> 2.0 | 4.0 <br> 6.0 | mA |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & \text { Outputs Open } \\ & \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz} \\ & \frac{50 \% \text { Duty } \mathrm{Cycle}}{} \\ & \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\ & \mathrm{MR}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{DS}=\mathrm{DS} \\ & \text { Eight Bits Toggling } \\ & \text { at } \mathrm{f}_{1}=2.5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V_{\mathbb{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ | - | 3.75 6.0 | $7.8^{(5)}$ $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per $T L$ driven input $V_{\mathbb{I N}}=3.4 \mathrm{~V}$ ); all other inputs at $V_{C C}$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the I ${ }_{c c}$ formula. These limits are guaranteed but not tested.
6. $I_{\mathrm{C}}=l_{\text {QUIESCENT }}+l_{\text {INPUTS }}+l_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{1}\right)$
$l_{c c}=$ Quiescent Current
$\Delta I_{\mathrm{CC}}=$ Power Supply Current for a TTL. High Input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| CP | Clock Pulse Input (Active Edge Rising) |
| $D S_{0}$ | Serial Data Input for Right Shift |
| $D S_{7}$ | Serial Data Input for Left Shift |
| $S_{0}, S_{7}$ | Mode Select Inputs |
| $\overline{M R}$ | Asynchronous Master Reset Input (Active LOW) |
| $\overline{O E}, \overline{O E}_{2}$ | 3-State Output Enable Inputs (Active LOW) |
| $I / O_{0}-1 / O_{7}$ | Parallel Data Inputs or 3-State Parallel Outputs |
| $Q_{0}, Q_{7}$ | Serial Outputs |

## TRUTH TABLE

| INPUTS |  |  |  | RESPONSE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{MR}}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | CP |  |
| L | X | X | X | Asynchronous Reset $\mathrm{O}_{0}-\mathrm{O}_{7}=$ LOW |
| H | H | H | $\checkmark$ | Parallel Load: $1 / \mathrm{O} \rightarrow \mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ |
| H | L | H | $\checkmark$ | Shift Right; $\mathrm{DS}_{0} \rightarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}$, etc |
| H | H | L | $\checkmark$ | Shift Leff; $\mathrm{DS}_{7} \rightarrow \mathrm{Q}_{7}, \mathrm{Q}_{7} \rightarrow \mathrm{Q}_{6}$, etc. |
| H | $L$ | L | X | Hold |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Don't Care

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT299 |  |  |  |  | IDT54/74FCT299A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay CP to $\mathrm{Q}_{0}$ or $\mathrm{Q}_{7}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 7.0 | 2.0 | 10.0 | 2.0 | 14.0 | 5.0 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| $t_{\text {pLH }}$ | Propagation Delay CP to $I / \mathrm{O}_{\mathrm{n}}$ |  | 6.0 | 2.0 | 12.0 | 2.0 | 12.0 | 5.0 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay MR to $Q_{0}$ or $Q_{7}$ |  | 7.0 | 2.0 | 10.0 | 2.0 | 10.5 | 5.0 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| $t_{\text {PHL }}$ | Propagation Delay $\overline{M R}$ to $1 / O_{n}$ |  | 7.0 | 2.0 | 15.0 | 2.0 | 15.0 | 6.0 | 2.0 | 8.7 | 2.0 | 11.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZZ}} \\ & \hline \end{aligned}$ | Output Enable Time $\overline{O E}$ to $I / O_{n}$ |  | 8.0 | 1.5 | 11.0 | 1.5 | 15.0 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZZ}} \end{aligned}$ | Output Disable Time OE to $I / O_{n}$ |  | 5.5 | 1.5 | 7.0 | 1.5 | 9.0 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| $t_{\text {su }}$ | Set-up Time HIGH or LOW $S_{0}$ or $S_{1}$ to $C P$ |  | 2.0 | 7.5 | - | 7.5 | - | 2.5 | 3.5 | - | 4.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP |  | 0 | 1.0 | - | 1.0 | - | -1.5 | 1.0 | - | 1.0 | - | ns |
| $t_{\text {su }}$ | Set-up Time HIGH or LOW $1 / \mathrm{O}_{\mathrm{n}}$ $D S_{0}$ or $\mathrm{DS}_{7}$ to CP |  | 0.5 | 5.5 | - | 5.5 | - | 2.5 | 4.0 | - | 4.5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | $\begin{aligned} & \text { Hold Time HIGH } \\ & \text { or LOW } \mathrm{I} / \mathrm{O}_{n} \text {, } \\ & \mathrm{DS}_{0} \text { or } \mathrm{DS}_{7} \text { to } \mathrm{CP} \end{aligned}$ |  | 0 | 1.5 | - | 1.5 | - | 1.0 | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {w }}$ w | CP Pulse Width HIGH or LOW |  | 7.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |
| $t_{w}$ | MR Pulse Width LOW |  | 7.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |
| $t_{\text {REM }}$ | Recovery Time MR to CP |  | 7.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
Small Outline IC
Leadless Chip Carrier CERPACK

8-Input Universal Shift Register Fast 8-Input Universal Shift Register
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## DESCRIPTION:

The IDT54/74FCT373 and IDT54/74FCT373A are 8-bit latches built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These octal latches have 3-state outputs and are intended for busoriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LEE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable ( $\overline{\mathrm{OE}}$ ) is LOW. When OE is HIGH, the bus output is in the high impedance state.

## FEATURES:

- IDT54/74FCT373 equivalent to FAST ${ }^{\text {TM }}$ speed; IDT54/74FCT373A 35\% faster than FAST ${ }^{\text {TM }}$
- Equivalent to FAST $^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST ${ }^{\text {TM }}$ ( $5 \mu$ A max.)
- Octal transparent latch with enable
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87644 is listed on this function. Refer to Sction 2/page 2-4.


## PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW


## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I}}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ : $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {LL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 |  |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| $1 / 2$ | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{C c}$ | - | -: | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=\mathrm{GND}$ | - | - | -10 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x \cdot{ }^{(3)}, V_{0}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $V_{\text {HC }}$ | $V_{\text {cc }}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $V_{\text {LC }}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathrm{LL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $V_{H}$ | Input Hysteresis on Clock Only |  | - | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 V\right)$; all other inputs at $V_{C C}$ or $G N D$.
4. This parameter is not directly testable, but is derived ior use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{C C}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUiESCENT }}+I_{\text {infuts }}+I_{\text {dYNamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$\mathrm{I}_{\mathrm{cc}}=$ Quiescent Current
$\Delta_{c c}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{I}}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| LE | Latch Enables Input (Active HIGH) |
| $\overline{O E}$ | Output Enables Input (Active LOW) |
| $O_{0}-O_{7}$ | 3-State Latch Outputs |

TRUTH TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $D_{\mathbf{n}}$ | LE | $\overline{O E}$ | $\mathbf{O}_{\mathbf{n}}$ |
| $H$ | $H$ | $L$ | $H$ |
| $L$ | $H$ | $L$ | $L$ |
| $X$ | $X$ | $H$ | $Z$ |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
$Z=$ HIGH Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT373 |  |  |  |  | IDT54/74FCT373A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | min. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $D_{n}$ to $O_{n}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | 5.0 | 1.5 | 8.0 | 1.5 | 8.5 | 4.0 | 1.5 | 5.2 | 1.5 | 5.6 | ns |
| $\begin{aligned} & t_{\mathrm{t} Z \mathrm{H}} \\ & \mathrm{t}_{\mathrm{PZZ}} \end{aligned}$ | Output Enable Time |  | 7.0 | 1.5 | 12.0 | 1.5 | 13.5 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time |  | 6.0 | 1.5 | 7.5 | 1.5 | 10.0 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation Delay LE to $\mathrm{O}_{\mathrm{n}}$ |  | 9.0 | 2.0 | 13.0 | 2.0 | 15.0 | 7.0 | 2.0 | 8.5 | 2.0 | 9.8 | ns |
| $t_{\text {su }}$ | Set-up Time HIGH or LOW $D_{n}$ to LE |  | 1.0 | 2.0 | - | 2.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{\text {H }}$ | Hold Time HIGH or LOW $D_{n}$ to LE |  | 1.0 | 1.5 | - | 1.5 | - | 1.0 | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {w }}$ w | LE Pulse Width HIGH or LOW |  | 5.0 | 6.0 | - | 6.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



## FEATURES:

- IDT54/74FCT374 equivalent to FAST $^{\text {TM }}$ speed; IDT54/74FCT374A 35\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to FAST $^{\text {™ }}$ output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST $^{\text {TM }}$ ( $5 \mu$ A max.)
- Positive, edge-triggered Master/Slave, D-type flip-flops
- Buffered common clock and buffered common three-state control
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87628 is listed on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT54/74FCT374 and IDT54/74FCT374A are 8-bit registers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These registers consist of eight D-type flip-flops with a buffered common clock and buffered 3 -state output control. When the output enable ( $\overline{\mathrm{OE}}$ ) input is LOW, the eight outputs are enabled. When the $\overline{O E}$ input is HIGH, the outputs are in the three-state conditions.

Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.

## PIN CONFIGURATIONS



LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 0.5 | 0.5 | W |
| l OUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=$ OV | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | max. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {ll }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{1 H}$ | Input HIGH Current | $V_{c c}=M a x$. | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{C C}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $V_{0}=G N D$ | - | - | -10 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $V_{C C}=M i n ., I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x \cdot{ }^{(3)}, V_{O}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{\text {H }} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $V_{c c}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{\text {iH }} \text { or } V_{L L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{IOL}^{\text {a }}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only | - |  | - | 200 | - | mV |

## NOTES

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | Max. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{\mathbb{I N}} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{i N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{V_{N}} \geq V_{H C} \\ & V_{V_{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{gathered} \mathrm{mA} / \\ \mathrm{MHz} \end{gathered}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=$ GND One Bit Toggling at $f_{1}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{V_{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & (F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} \mathrm{V}_{\mathbb{N}} & =3.4 \mathrm{~V} \text { or } \\ \mathrm{V}_{\mathbb{N}} & =\mathrm{GND} \end{aligned}$ | - | 2.0 | 6.0 |  |
|  |  | $V_{c c}=$ Max. <br> Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{O}}=\mathrm{GND}$ Eight Bits Toggling at $f_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{I_{N}} \geq V_{H C} \\ & V_{\mathrm{N}} \leq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \\ & \hline \end{aligned}$ | - | 3.75 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{iN}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | $16.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\mathbb{N}}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{C C}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {OUIESCENT }}+I_{\text {infuts }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{\mathrm{CC}}=$ Quiescent Current
$\Delta I_{C C}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 V\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of $T T L$ inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of inputs at $f_{i}$
All currents are in milliamps and ail frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $D_{1}$ | The D flip-flop data inputs. <br> Clock Pulse for the register. Enters data on the <br> LOW-to-HIGH transition. |
| $\overline{O E}$ | The register three-state outputs. <br> Output Control. Anactive-LOW three-state control <br> used to enable the outputs. A HIGH level input <br> forces the outputs to the high impedance (off) <br> state. |

TRUTH TABLE

| FUNCTION | InPUTS |  |  | OUTPUTS | INTERNAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{O E}$ | CLOCK | $\mathrm{D}_{1}$ | 0 | $\overline{\mathrm{a}}_{1}$ |
| Hi-Z | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | X | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ |
| LOAD REGISTER | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | N | L H L H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{Z} \\ & \mathrm{Z} \\ & \hline \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & H \\ & L \end{aligned}$ |

$\mathrm{H}=\mathrm{HIGH}$
$\mathrm{L}=$ LOW
$X=$ Don't Care
$\mathrm{Z}=$ High Impedance
$\mathcal{T}=$ LOW-to-HIGH transition
NO $=$ No Change

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT374 |  |  |  |  | IDT54/74FCT374A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | $\text { TYP. }{ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 6.6 | 2.0 | 10.0 | 2.0 | 11.0 | 4.5 | 2.0 | 6.5 | 2.0 | 7.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time |  | 9.0 | 1.5 | 12.5 | 1.5 | 14.0 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PHZ}} \\ & \mathbf{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time |  | 6.0 | 1.5 | 8.0 | 1.5 | 8.0 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| $t_{\text {su }}$ | Set-up Time HIGH or LOW $D_{n}$ to CP |  | 1.0 | 2.0 | - | 2.5 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{n}$ to CP |  | 0.5 | 2.0 | - | 2.0 | - | 0.5 | 1.5 | - | 1.5 | - | ns |
| $t_{w}$ | CP Pulse Width HIGH or LOW |  | 4.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
Small Outline IC Leadless Chip Carrier CERPACK

Octal D Register (3-state)
Fast Octal D Register
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

|  | FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE | IDT 54/74FCT377 IDT 54/74FCT377A |
| :---: | :---: | :---: |

## FEATURES:

- IDT54/74FCT377 equivalent to FAST ${ }^{\text {TM }}$ speed; IDT54/74FCT377A 45\% faster than FAST ${ }^{\text {M }}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST ${ }^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with clock enable
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87627 is pending listing on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT54/74FCT377 and IDT54/74FCT377A are octal D flipflops built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/74AFCT377 and IDT54/74FCT377A have eight edge-triggered, D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\mathrm{CE}}$ ) is LOW. The register is fully edge-triggered. The state of each $D$ input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The $\overline{\mathrm{CE}}$ input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

## PIN CONFIGURATIONS




LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc. FAST is a trademark of Fairchild Semiconductor Co.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}$ | 6 | 10 | F |
| $\mathrm{C}_{\text {OUt }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}$ | 8 | 12 |  |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; V_{c c}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {LL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{\text {H }}$ | Input HIGH Current | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
|  | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{c c}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ | - | - | -10 |  |
| $V_{1 K}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $V$ |
| los | Short Circuit Current | $V_{C C}=M a x \cdot{ }^{(3)}, V_{0}=$ GND |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{l}_{\text {OL }}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{IOL}^{\text {a }}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ COM'L. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}_{2}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=\mathrm{f}_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TIL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{\mathbb{N}}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=M_{\text {ax }}$. Outputs Open $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}_{\mathrm{N}}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{mAj}}$ |
| ${ }^{\prime}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> $50 \%$ Duty Cycle <br> CE = GND <br> One Bit Toggling <br> at $\mathfrak{f}_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & \text { (AHCT) } \\ & \hline V_{I N}=3.4 V \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | $\begin{array}{r}1.5 \\ \hline 2.0\end{array}$ | 4.0 <br> 6.0 | mA |
|  |  | $V_{c c}=M a x$. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> $50 \%$ Duty Cycle <br> CE $=$ GND <br> Eight Bits Toggling <br> at $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathrm{V}_{\mathrm{N}}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (AHCT) } \\ & \hline \end{aligned}$ | - | 3.75 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\mathcal{V}_{\mathbb{N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{CC}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {Quiescent }}+I_{\text {inputs }}+I_{\text {DYNAMic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C}=$ Quiescent Current
$\Delta l_{c c}=$ Power Supply Current for a TTL High Input ( $V_{I N}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{l}}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{l}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| $\overline{C E}$ | Clock Enable (Active LOW) |
| $O_{0}-O_{7}$ | Data Outputs |
| $C P$ | Clock Pulse Input |

TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
|  | CP | $\overline{\text { CE }}$ | D | O |
| Load "1" | $\uparrow$ | I | h | H |
| Load "0" | $\uparrow$ | I | I | L |
| Hold (Do Nothing) | $\uparrow$ | -h | X | No Change <br> X |

H = HIGH Voltage Level
$h=$ HIGH Voltage Levei one setup time prior to the LOW-to-HIGH Clock Transition
L = LOW Voltage Level
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
$X=$ Immaterial
$\dagger=$ LOW-to-HIGH Clock Transition

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT377 |  |  |  |  | IDT54/74FCT377A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 7.0 | 2.0 | 13.0 | 2.0 | 15.0 | 5.0 | 2.0 | 7.2 | 2.0 | 8.3 | ns |
| $t_{\text {su }}$ | Set-up Time HIGH or LOW $D_{n}$ to CP |  | 1.0 | 2.5 | - | 3.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| ${ }^{\text {H }}$ | $\begin{aligned} & \text { Hold Time } \\ & \text { HIGH or LOW } \\ & D_{n} \text { to CP } \end{aligned}$ |  | 1.0 | 2.0 | - | 2.5 | - | 1.0 | 1.5 | - | 1.5 | - | ns |
| $t_{\text {su }}$ | Set-up Time HIGH or LOW CE to CP |  | 1.5 | 4.0 | - | 4.0 | - | 1.0 | 3.5 | - | 3.5 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW CE to CP |  | 3.0 | 1.5 | - | 1.5 | - | 1.0 | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {tw }}$ | Clock Pulse Width, LOW |  | 4.0 | 7.0 | - | 7.0 | - | 4.0 | 6.0 | - | 7.0 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



FAST CMOS QUAD DUAL-PORT REGISTER

## FEATURES:

- IDT54/74FCT399 equivalent to FAST $^{\text {TM }}$ speed; IDT54/74FCT399A $30 \%$ faster than FAST ${ }^{\text {TM }}$
- Equivalent to FAST ${ }^{\text {TM }}$ pinout/function and output drive over full temperature and voltage supply extremes
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Available in 16 -pin DIP and SOIC, and 20-pin LCC
- Military product compliant to MIL-STD-883, Class B
- Product available in Radiation Tolerant and Enhanced versions


## DESCRIPTION:

Both these devices are high-speed quad dual-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (lox, $\mathrm{I}_{\mathrm{I}}$ ) and Select input (S) must be stable only one set-up time prior to, and hold time after, the LOW-to-HIGH transition of the Clock input for predictable operation.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


## LOGIC SYMBOL



PIN DESCRIPTION

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $S$ | Common Select Input |
| $C P$ | Clock Pulse Input (Active Rising Edge) |
| $\mathrm{I}_{\mathrm{OA}}-I_{O D}$ | Data Inputs from Source 0 |
| $\mathrm{I}_{1 A}-I_{1 D}$ | Data Inputs from Source 1 |
| $\mathrm{Q}_{A}-\mathrm{Q}_{\mathrm{D}}$ | Register True Outputs |

FUNCTIONAL TABLE

| INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathrm{I}_{\mathbf{0}}$ | $\mathrm{I}_{\mathbf{1}}$ | Q |
| I | I | X | L |
| I | h | X | H |
| h | X | I | L |
| h | X | h | H |

[^17]ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | (1) | CONDITIONS | TYP. | MAX. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Unput Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | $\checkmark$ |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current | $V_{C c}=$ Max. | $v_{1}=v_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| 1 IL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $V_{C C}=M a x \cdot{ }^{(3)}, V_{0}=G N D$ |  | -60 | -120 | - | mA |
| $V_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}} .1_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{LL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | Vcc | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\text {IN }}=V_{I H} \text { or } V_{\text {IL }} \end{aligned}$ | 1 l L $=300 \mu \mathrm{~A}$ | - | GND | VLC |  |
|  |  |  | $\mathrm{loL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $10 \mathrm{~L}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}_{\mathrm{i}} \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{I}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current. TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| $I_{c}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=M a x .$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Input Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> S = Steady State | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{L C} \\ & \text { (FCT) } \end{aligned}$ $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{I N}} \text { or } \\ & =\text { GND } \end{aligned}$ | - | 1.5 <br> 2.0 | 4.0 | mA |
|  |  | $V_{c c}=M a x$. Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ 50\% Duty Cycle Four Inputs Toggling at $f_{1}=5 \mathrm{MHz}$ 50\% Duty Cycle S = Steady State | $\begin{aligned} & V_{V_{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | 3.75 <br> 5.0 | $7.75{ }^{(5)}$ <br> $12.75{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $V_{\mathbb{I N}}=3.4 \mathrm{~V}$ ) all other inputs at $V_{C C}$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{c c}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{c C}=$ Quiescent Current
$\Delta I_{c c}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE



## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. This parameter is guaranteed but not tested.

## ORDERING INFORMATION



Commercial
MIL-STD-883. Class B
Plastic DIP
CERDIP
Leadless Chip Carrier
Small Outline IC CERPACK

Quad Dual-Port Register
FAST Quad Dual-Port Register
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

FAST CMOS OCTAL BUFFER/ LINE DRIVER

## PRELIMINARY IDT 54/74FCT540/A IDT 54/74FCT541/A

## FEATURES:

- IDT54/74FCT540/41 equivalent to FAST ${ }^{\text {TM }}$ speed; IDT54/74FCT540A/41A 30\% faster than FAST ${ }^{\text {TM }}$
- Equivalent to $\mathrm{FAST}^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=64 \mathrm{~mA}$ (commercial), 48mA (military)
- Octal buffer/line driver with 3-state output
- Pinout arrangement for flow-through architecture
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- Available in CERDIP, Plastic DIP, LCC and SOIC
- TTL input and output level compatible
- CMOS output level compatible
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT540/A and IDT54/74FCT541/A are octal buffer/line drivers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

These devices are similar in function to the IDT54/74FCT240 and IDT54/74FCT241, respectively, except that the inputs and outputs are on opposite sides of the package. This pinout arrangement makes these devices especially useful as output ports for microprocessors, allowing ease of layout and greater board density.

FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATIONS


DIP/SOIC/CERPACK
TOP VIEW


DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{\mathrm{A},} \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Input (Active LOW) |
| $\mathrm{D}_{\mathrm{xx}}$ | Inputs |
| $\mathrm{O}_{\mathrm{xX}}$ | Outputs |

## TRUTH TABLE

| INPUTS |  | OUTPUT |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | D | 540 | 541 |
| L | L | H | L |
| L | H | L | H |
| H | X | Z | Z |

[^18]ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUt }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}: \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=$ Max | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| I/L | Input LOW Current |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | 10(4) |  |
|  |  |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ | - | $-$ | -10 |  |
| V IK | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x{ }^{(3)}, V_{0}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}}$ | $\mathrm{IOH}=-32 \mu \mathrm{~A}$ | $V_{\text {HC }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{C C}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{Lc}}$ |  |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{\mathbb{I H}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $V_{L C}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM}{ }^{\text {L }}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{\mathbb{I N}} \geq V_{H C} ; V_{\mathbb{I N}} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & V_{\mathrm{IN}}=3.4 \mathrm{~V}(3) \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{O E}=\mathrm{EE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling <br> $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathrm{IN}_{\mathrm{N}}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $\mathrm{f}_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $O E_{A}=O E_{B}=G N D$ One Input Toggling | $\begin{aligned} & V_{V_{N}} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{FCT}) \\ & \hline \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{c C}=$ Max. <br> Outputs Open <br> $f_{1}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\sigma E_{A}=O E_{B}=G N D$ <br> Eight Inputs Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{C C}$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=l_{\text {Quiescent }}+l_{\text {inputs }}+I_{\text {oYnamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{\text {cC }}=$ Quiescent Current
$\Delta I_{c c}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{I N}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE



NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $V_{c c}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MLL-STD-883, Class B

Plastic DIP
CERDIP
CERPACK
Leadless Chip Carrier
Small Outine IC

Non-Inverting Octal Buffer/Line Driver Inverting Octal Buffer/Line Driver Fast Non-inverting Octal Buffer/Line Driver Fast Inverting Octal Buffer/Line Driver
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## PRELIMINARY <br> IDT 54/74FCT543 <br> IDT 54/74FCT543A

## FEATURES:

- IDT54/74FCT543 equivalent to FAST ${ }^{\text {TM }}$ speed; IDT54/74FCT543A is $\mathbf{2 5 \%}$ faster than FAST ${ }^{\text {TM }}$
- Equivalent to $\mathrm{FAST}^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=64 \mathrm{~mA}$ (commercial), 48 mA (military)
- 8-bit octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back latches for storage
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Substantially lower input current levels than FAST ${ }^{T M}$ ( $5 \mu \mathrm{~A}$ max.)
- TTL input and output level compatible
- CMOS output level compatible
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT543 and IDT54/74FCT543A are non-inverting octal transceivers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These devices contain two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from $A_{0}-A_{7}$ or to take data from $\mathrm{B}_{0}-\mathrm{B}_{7}$, as indicated in the Truth Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{L E A B}$ signal puts the $A$ latches in the storage mode and their outputs no longer change with the $A$ inputs. With $\overline{C E A B}$ and $\overline{O E A B}$ both LOW, the 3 -state $B$ output buffers are active and reflect the data present at the output of the $A$ latches. Control of data from $B$ to $A$ is similar, but uses the $\overline{C E B A}, \overline{L E B A}$ and $\overline{O E B A}$ inputs.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW

## LOGIC SYMBOL



TRUTH TABLE For A-TO-B (Symmetric with B-TO-A)

| INPUTS |  |  | LATCH <br> STATUS | OUTPUT <br> BUFFERS |
| :---: | :---: | :---: | :--- | :--- |
| $\overline{\text { CEAB }}$ | LEAB | OEAB | A-TO-B | $\mathrm{B}_{\mathbf{0}}-\mathrm{B}_{7}$ |
| H | X | X | Storing | High Z |
| X | H | - | Storing | - |
| X | - | H | - | High Z |
| L | L | L | Transparent | Current A Inputs |
| L | H | L | Storing | Previous* A Inputs |

[^19]
## PIN DESCRIPTIONS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OEAB}}$ | A-to-B Output Enable Input (Active LOW) |
| $\overline{\overline{O E B A}} \quad$ | B-to-A Output Enable Input (Active LOW) |
| $\overline{\mathrm{CEAB}}$ | A-to-B Enable Input (Active LOW) |
| $\overline{\mathrm{CEBA}}$ | B-to-A Enable Input (Active LOW) |
| $\overline{\mathrm{LEAB}}$ | A-to-B Latch Enable Input (Active LOW) |
| $\overline{\overline{L E B A}}$ | B-to-A Latch Enable Input (Active LOW) |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | A-to-B Data Inputs or B-to-A 3-State Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | B-to-A Data Inputs or A-to-B 3-State Outputs |

## ABSOLUTE MAXIMUM RATINGS ${ }^{\text {(1) }}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $V_{\text {CC }}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 100 | 100 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{C C}$ terminals only.
3. Output and $\mathrm{I} / \mathrm{O}$ terminals only.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{/ / O}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{1}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{1 H}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=$ Max . | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| ILL | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| $I_{\text {IH }}$ | Input HIGH Currents (I/O pins only) | $V_{C C}=$ Max. | $V_{1}=V_{C C}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| $I_{\text {L }}$ | Input LOW Currents (1/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $V_{1}=$ GND | - | - | -15 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $V$ |
| los | Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max. ${ }^{(3)}, V_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{C C}=3 V_{,} V_{\text {IN }}=V_{\text {LC }}$ or $V_{\text {HC }}, \mathrm{l}_{\mathrm{HH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathrm{IN}}=V_{\mathrm{H}} \text { or } V_{\mathrm{LL}} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MLL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1_{\text {OH }}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{oL}}$ | Output LOW Voltage | $V_{C C}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{H H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $V_{L C}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}.{ }^{(5)}$ | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{loL}=64 \mathrm{~mA} \mathrm{COM'L}.{ }^{(5)}$ | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. These are maximum bl values per output, for 8 outputs turned on simultaneously. Total maximum $\mathrm{l}_{\mathrm{OL}}$ (all outputs) is 512 mA for commercial and 384 mA for military. Derate $\mathrm{I}_{\mathrm{OL}}$ for number of outputs exceeding 8 turned on simultaneously.

## POWER SUPPLY CHARACTERISTICS

$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline SYMBOL \& PARAMETER \& \multicolumn{2}{|l|}{TEST CONDITIONS \({ }^{(1)}\)} \& MIN. \& TYP. \({ }^{(2)}\) \& MAX. \& UNIT \\
\hline Icc \& Quiescent Power Supply Current \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V_{C C}=M_{a x} . \\
\& V_{I N} \geq V_{H C} \cdot V_{I N} \leq V_{L C} \\
\& f_{C P}=f_{1}=0
\end{aligned}
\]} \& - \& 0.001 \& 1.5 \& mA \\
\hline \(\Delta l_{\text {cc }}\) \& Quiescent Power Supply Current TTL Inputs HIGH \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V_{C C}=M a x . \\
\& V_{i N}=3.4 V^{(3)}
\end{aligned}
\]} \& - \& 0.5 \& 2.0 \& mA \\
\hline \(I_{\text {CCD }}\) \& Dynamic Power Supply Current \({ }^{(4)}\) \& \begin{tabular}{l}
\(V_{c c}=\) Max. \\
Outputs Open \\
\(\overline{C E A B} \& \overline{O E A B}=G N D\) \\
\(\overline{C E B A}=V_{C C}\) \\
One Input Toggling \\
50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& V_{\mathbb{I N}^{2}} \geq V_{\mathrm{HC}} \\
\& V_{\mathbb{I N}} \leq V_{\mathrm{LC}}
\end{aligned}
\] \& - \& 0.15 \& 0.25 \& \[
\underset{\mathrm{MHz}}{\mathrm{mAl}}
\] \\
\hline \multirow[t]{2}{*}{\(I_{C}\)} \& \multirow[t]{2}{*}{Total Power Supply Current \({ }^{(6)}\)} \& \begin{tabular}{l}
\(V_{C C}=\) Max. \\
Outputs Open \\
\(\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}\) \\
50\% Duty Cycle \\
CEAB \& \(\overline{O E A B}=G N D\) \\
\(\overline{C E B A}=V_{C C}\) \\
\(\mathrm{f}_{\mathrm{CP}}=\overline{\mathrm{LEAB}}=10 \mathrm{MHz}\) \\
One Bit Toggling \\
at \(\mathfrak{f}_{1}=5 \mathrm{MHz}\) \\
50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& V_{I_{N}} \geq V_{\mathrm{HC}} \\
\& V_{\mathrm{N}} \leq V_{\mathrm{LC}} \\
\& \text { (FCT) }
\end{aligned}
\]
\[
\begin{aligned}
\& \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V} \text { or } \\
\& \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}
\end{aligned}
\] \& - \& 1.5

2.0 \& | 4.0 |
| :--- |
| 6.0 | \& \multirow[t]{2}{*}{mA} <br>

\hline \& \& | $V_{C C}=M a x$. |
| :--- |
| Outputs Open |
| $f_{C P}=10 \mathrm{MHz}$ |
| 50\% Duty Cycle |
| $\overline{C E A B} \& \overline{O E A B}=G N D$ |
| $\overline{C E B A}=V_{C C}$ |
| $f_{C P}=\overline{\text { LEAB }}=10 \mathrm{MHz}$ |
| Eight Bits Toggling |
| at $f_{1}=5 \mathrm{MHz}$ |
| 50\% Duty Cycle | \& \[

$$
\begin{aligned}
& V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\
& \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\
& \text { (FCT) }
\end{aligned}
$$
\]

$$
\begin{aligned}
& V_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\
& \mathrm{V}_{\mathbb{I N}}=\mathrm{GND}
\end{aligned}
$$ \& -

- 
- \& 3.75
6.0 \& $12.75^{(5)}$
$21.75{ }^{(5)}$ \& <br>
\hline
\end{tabular}

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{I}\right)$
$I_{c c}=$ Quiescent Current
$\Delta^{\prime}{ }_{c c}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\text {CP }}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{N}_{1}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT543 |  |  |  |  | IDT54/74FCT543A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | max. |  |
| $t_{\text {PLH }}$ | Propagation Delay Transparent Mode $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 5.0 | 2.5 | 8.5 | 2.5 | 10.0 | - | $2 . .5$ | 6.5 | 2.5 | $75$ | ns |
| $t_{\text {PLH }} t_{\text {PHL }}$ | Propagation Delay LEBA to $A_{n}$. LEAB to $\mathrm{B}_{\mathrm{n}}$ |  | 8.5 | 2.5 | 12.5 | 2.5 | 14.0 | - | 2.5 | 8 | 2.5 \% | \% ${ }_{\text {\% }}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time OEBA or DEAB to $A_{n}$ or $B_{n}$ CEBA or CEAB to $A_{n}$ or $B_{n}$ |  | 7.0 | 2.0 | 12.0 | 2.0 | 14.0 | - | 2 | 9 | 2 | 10 | ns |
| $t_{\mathrm{pHZ}}^{t_{\mathrm{PLZ}}}$ | Output Disable Time OEBA or OEAB to $A_{n}$ or $B_{n}$ <br> CEBA or CEAB to $A_{n}$ or $B_{n}$ |  | 5.5 | 2.0 | 9.0 | 2.0 | 13.0 | - | 2 \% | \% ${ }_{\text {\% }}^{\text {\% }}$ | 2 | 8.5 | ns |
| ${ }^{\text {tsu }}$ | Set-up Time, HIGH or LOW $A_{n}$ or $B_{n}$ to LEBA or LEAB |  | - | 3.0 | - | 3.0 | - | - | \% ${ }_{\text {\% }}^{\text {\% }}$ | - | 2 | - | ns |
| $t_{H}$ | Hold Time, HIGH or LOW $A_{n}$ or $B_{n}$ to LEBA or LEAB |  | - | 2.0 | - | 2.0 | - | \% $\begin{gathered}\text { \% } \\ \text { \% } \\ \text { \% }\end{gathered}$ | 2 | - | 2 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the
minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, it may be necessary to use $\mathrm{V}_{\mathrm{IL}} \leq \mathrm{OV}$ and $\mathrm{V}_{\mathrm{H}} \geq 3 \mathrm{~V}$ for ATE testing purposes.

## ORDERING INFORMATION



10


Integrated Device Technology.Inc.

## FEATURES:

- IDT54/74FCT640 7.0ns max. data to output; IDT54/74FCT640A 5.Ons max. data to output
- Equivalent to $\mathrm{FAST}^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=64 \mathrm{~mA}$ commercial and 48 mA military
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}(5 \mu \mathrm{~A}$ max.)
- Inverting buffer transceiver
- JEDEC standard pinout for DIP, LCC and SOIC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT640 and IDT54/74FCT640A are 8 -bit inverting buffer transceivers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the $A$ bus to the $B$ bus or from the $B$ bus to the A bus, depending upon the level at the direction control $(T / \bar{R})$ input. The enable input ( $\overline{O E}$ ) can be used to disable the device so the buses are effectively isolated.

## PIN CONFIGURATIONS



LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\text {cc }}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | $v$ |
| $\mathrm{V}_{12}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| $1 / 2$ | Input LOW Current (Except I/O pins) |  | $V_{1}=0.4 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| ${ }_{1 / H}$ | Input HIGH Current (I/O pins only) | $V_{C C}=M a x$. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| $1 / 2$ | Input LOW Current (I/O pins only) |  | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -15 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}, V_{O}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | Vcc | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM'L | 2.4 | 4.3 | - |  |
| $v_{o l}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{i H} \text { or } V_{i L} \end{aligned}$ | $\mathrm{I}_{\mathrm{LL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM} \mathrm{L}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: |
| ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{1 / O}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 |  |

NOTE:

1. This parameter is measured at characterization but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\mathbb{I N}} \geq V_{H C} ; V_{\mathbb{N}} \leq V_{L C} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & V_{\mathbb{I N}}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $T / \overline{\mathrm{R}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathrm{iN}} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{MA}}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=\operatorname{Max}$. Outputs Open $f_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{T} / \overline{\mathrm{R}}=\overline{\mathrm{OE}}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V_{i N} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{I N}} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{C c}=M a x$. Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{T} / \overline{\mathrm{R}}=\overline{\mathrm{OE}}=\mathrm{GND}$ Eight Bits Toggling | $\begin{aligned} & V_{\mathrm{iN}} \geq V_{\mathrm{HC}} \\ & V_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCTT) } \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{i \mathbb{N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{I N}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{c c}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{I} N_{I}\right)$
$I_{C C}=$ Quiescent Current
$\Delta I_{c c}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$\mathrm{N}_{\mathrm{T}}=$ Number of TTL Inputs at $\mathrm{D}_{\mathrm{H}}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
${ }^{\mathrm{f}} \mathrm{CP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## TRUTH TABLE

| INPUTS |  |  |
| :--- | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\mathrm{T} / \overline{\mathrm{R}}$ |  |
| L | L |  |
| OPERATION |  |  |
| L | H | Bus B Data to Bus A |
| H | X | Bus A Data to Bus B |

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $T / \bar{R}$ | Transmit/Receive Input |
| $A_{0}-A_{7}$ | Side A Inputs or 3-State Outputs |
| $B_{0}-B_{7}$ | Side $B$ Inputs or 3-State Outputs |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT640 |  |  |  |  | IDT54/74FCT640A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \\ & \hline \end{aligned}$ | Propagation Delay $A$ to $B$ or $B$ to $A$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 6.0 | 2.0 | 7.0 | 2.0 | 8.0 | 3.5 | 1.5 | 5.0 | 1.5 | 5.3 | ns |
| $\begin{aligned} & t_{\text {pZH }}{ }^{2} \\ & t_{\text {PZ1 }} \end{aligned}$ | Output Enable Time for $\overline{O E}$ and $T / \bar{R}$ |  | 11.0 | 2.0 | 13.0 | 2.0 | 16.0 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & t_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time for $\overline{O E}$ and $T / \bar{R}$ |  | 7.0 | 2.0 | 10.0 | 2.0 | 12.0 | 4.5 | 1.5 | 5.0 | 1.5 | 6.0 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
Small Outline IC
Leadless Chip Carrier
CERPACK
Octal Inverting Buffer Transceiver (equivalent to $\mathrm{FAST}^{\text {TM }}$ )
Octal Inverting Buffer Transceiver (faster than FAST $^{\text {™ }}$ )
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## FEATURES:

- IDT54/74FCT645 equivalent to FAST ${ }^{\text {TM }}$ speed; IDT54/74FCT645A $35 \%$ faster than FAST ${ }^{\text {TM }}$
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- lol $=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Substantially lower input current levels than $\mathrm{FAST}^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- Non-inverting buffer transceiver
- TTL input and output level compatible
- CMOS output level compatible
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT645 and IDT54/74FCT645A are 8-bit noninverting buffer transceivers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the $B$ bus or from the B bus to the A bus, depending upon the level at the direction control ( $T / \bar{R}$ ) input. The enable input ( $\overline{O E}$ ) can be used to disable the device so the buses are effectively isolated.

PIN CONFIGURATIONS

 TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and Vccterminals only.
3. Outputs and I/O terminals only.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Othenwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; V_{c c}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS (1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | $v$ |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | $\checkmark$ |
| $I_{\text {IH }}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=$ Max. | $v_{1}=v_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5(4)$ |  |
| IL | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (I/O pins only) | $V_{C C}=$ Max. | $v_{1}=v_{c c}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| $1 / 2$ | Input LOW Current (I/O pins only) |  | $\mathrm{v}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -15 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x \cdot{ }^{(3)}, V_{0}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} . \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}} . \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {HC }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{IOH}^{\text {O }}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | V co | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ COM ${ }^{\text {L }}$ | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | V L | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{\mathbb{I H}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $V_{10}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{loL}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{/ / \mathrm{O}}$ | $1 /$ O Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M_{a x} \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{I}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta \mathrm{l}_{\mathrm{cc}}$ | Power Supply Current Per TTL Inputs HIGH | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}(3) \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $T / \bar{R}=G N D$ or $V_{C C}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{iN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| $\mathrm{Ic}_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $v_{c c}=M a x$ <br> Outputs Open <br> $f_{1}=10 \mathrm{MHz}$, <br> 50\% Duty Cycle <br> $T / \bar{R}=\sigma E=G N D$ <br> One Bit Toggling | $\begin{aligned} & V_{\mathbb{N}} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{LC}}(\text { FCT }) \\ & \hline \\ & \mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 1.5 1.8 | $\begin{array}{r}4.0 \\ \hline\end{array}$ | mA |
|  |  | $V_{C C}=$ Max. <br> Outputs Open $f_{1}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $T / \bar{R}=\bar{O}=G N D$ <br> Eight Bits Toggling | $\begin{aligned} & V_{\mathbb{N}} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{FCT}) \end{aligned}$ $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 3.0 <br> 5.0 | 6.5 <br> 14.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $V_{\mathbb{I N}}=3.4 \mathrm{~V}$ ) all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. $I_{C}=I_{\text {ouiescent }}+I_{\text {Inputs }}+I_{\text {dynamic }}$
$I_{c}=I_{c c}+\Delta I_{c c} D_{H} N_{T}+I_{c c D}\left(f_{C P} / 2+f_{i} N_{1}\right)$
$I_{c C}=$ Quiescent Current
$\Delta l_{\mathrm{cc}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{iN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{\text {CP }}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $T / \bar{R}$ | Transmit/Receive Input |
| $A_{0}-A_{7}$ | Side A Inputs or 3-State Outputs |
| $B_{0}-B_{7}$ | Side B Inputs or 3-State Outputs |

TRUTH TABLE

| INPUTS |  |  |
| :---: | :---: | :--- |
| $\overline{O E}$ | $T / \bar{R}$ |  |
| L OPERATION |  |  |
| $L$ | L | Bus B Data to Bus A |
| $H$ | $H$ | Bus A Data to Bus B |
|  | $X$ | Isolation |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT645 |  |  |  |  | IDT54/74FCT645A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL |  | TYP(3) | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN ${ }^{(2)}$ | MAX. |  | Min. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay $A$ to $B$ or $B$ to $A$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.0 | 1.5 | 9.5 | 1.5 | 11.0 | 3.3 | 1.5 | 4.6 | 1.5 | 4.9 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time OE to A or B |  | 9.0 | 1.5 | 11.0 | 1.5 | 12.0 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & t_{\text {PZH }} \\ & t_{\text {PZL }} \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B$ |  | 9.0 | 1.5 | 11.0 | 1.5 | 12.0 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to A or $\mathrm{B}^{(4)}$ |  | 6.0 | 1.5 | 12.0 | 1.5 | 13.0 | 4.5 | 1.5 | 5.0 | 1.5 | 6.0 | ns |
| $\begin{aligned} & t_{\mathrm{pHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B^{(4)}$ |  | 6.0 | 1.5 | 12.0 | 1.5 | 13.0 | 4.5 | 1.5 | 5.0 | 1.5 | 6.0 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. This parameter is guaranteed but not tested.

## ORDERING INFORMATION



Commercial

## MIL-STD-883, Class B

Plastic DIP
CERDIP
Small Outline IC Leadless Chip Carrier CERPACK

Non-Inverting Buffer Transceiver Fast Non-Inverting Buffer Transceiver
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

FAST CMOS OCTAL TRANSCEIVER/ REGISTER

## PRELIMINARY <br> IDT 54/74FCT646/A <br> IDT 54/74FCT648/A

## FEATURES:

- IDT54/74FCT646 and IDT54/74FCT648 equivalent to FAST ${ }^{\text {TM }}$ speed;
- IDT54/74FCT646A and IDT54/74FCT648A are 30\% faster than FAST
- Equivalent to FAST output drive over full temperature and voltage supply extremes
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of true and inverting data paths
- 3-state outputs
- lol $=64 \mathrm{~mA}$ (commercial) and 48mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Available in 24 -pin, 300 mil CERDIP, plastic DIP, SOIC, CERPACK, 28-pin LCC and PLCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT646/A and IDT54/74FCT648/A consist of a bus transceiver circuit with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Enable Control $\bar{G}$ and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register, or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control $\bar{G}$ is Active LOW. In the isolation mode (Enable Control $\overline{\mathbf{G}}$ HIGH), $A$ data may be stored in the $B$ register and/or $B$ data may be stored in the A register.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of Fairchild Semiconductor Co.

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW


LCC/PLCC
TOP VIEW

## LOGIC SYMBOL



PIN DESCRIPTION

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{A}_{1}-\mathrm{A}_{8}$ | Data Register A Inputs <br> Data Register B Outputs |
| $\mathrm{B}_{1}-\mathrm{B}_{8}$ | Data Register B Inputs <br> Data Register A Outputs |
| CPAB, CPBA | Clock Pulse Inputs |
| SAB, SBA | Transmit/Receive Inputs |
| DIR, G | Output Enable Inputs |

10

FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA $1 /{ }^{(1)}$ |  | OPERATION or FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | DIR | CPAB | CPBA | SAB | SBA | $A_{1}-A_{8}$ | $\mathrm{B}_{1}-\mathrm{B}_{8}$ | FCT646/A | FCT648/A |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Hor L $\dagger$ | $\stackrel{\mathrm{H} \text { or } \mathrm{L}}{\mathrm{t}}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | Input | Input | Isolation <br> Store A and B Data | Isolation <br> Store A and B Data |
| L |  | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{gathered} \text { X } \\ \text { H or L } \end{gathered}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{gathered} \mathrm{L} \\ \mathrm{H} \end{gathered}$ | Output | Input | Real Time B Data to A Bus Stored B Data to A Bus | Real Time $\overline{\mathrm{B}}$ Data to A Bus Stored $\bar{B}$ Data to $A$ Bus |
| L | H H | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or } \mathrm{L} \end{gathered}$ | X X | H | $\bar{x}$ x | Input | Output | Real Time A Data to B Bus Stored A Data to B Bus | Real Time $\bar{A}$ Data to B Bus Stored $\bar{A}$ Data to $B$ Bus |

## NOTES:

1. The data output functions may be enabled or disabled by various signals at the $\bar{G}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.
2. $\mathrm{H}=\mathrm{HIGH}$
$\mathrm{L}=\mathrm{LOW}$
$\mathrm{X}=$ Don't Care
$\uparrow=$ LOW-to-HIGH Transition

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\text {CC }}$ | -0.5 to $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $\mathrm{V}_{\mathrm{cc}}$ terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0$ | 6 | 10 | pF |
| $\mathrm{C}_{1 / 1}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$V_{L C}=0.2 \mathrm{~V}: \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {il }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current (Except I/O pins) | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max}$. | $v_{1}=v_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| 1 LL | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $v_{1}=$ GND | - | - | -5 |  |
| $I_{\text {IH }}$ | Input HIGH Current (//O pins only) | $\mathrm{V}_{\text {CC }}=$ Max., | $v_{1}=v_{c c}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}=2.7 \mathrm{~V}$ | - | - | 1544) |  |
| 1 L | Input LOW Current (I/O pins only) |  | $\mathrm{V}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}=\mathrm{GND}$ | - | - | -15 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $1_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}{ }^{(3)}, \mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| $V_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\text {cc }}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\mathbb{N}}=V_{I H} \text { or } V_{\mathrm{L}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\text {cc }}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.0 | - |  |
|  |  |  | $\mathrm{IOH}^{\text {OH }}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.0 | - |  |
| $V_{\text {OL }}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}} . \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | VLC |  |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=M i n . \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{LL}} \end{aligned}$ | $\mathrm{IOL}^{2}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as max. or min. use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These parameters are guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & V_{\mathbb{N N}} \geq V_{H C} ; V_{\mathbb{I N}} \leq V_{L C} \\ & f_{C P}=f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta{ }_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{iN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| 1 CCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $\overline{\mathrm{G}}=\mathrm{GND}$ $\mathrm{DIR}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | mA/MHz |
| $\mathrm{I}_{\mathrm{c}}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{G}}=\mathrm{GND}$ <br> DIR = GND <br> One Bit Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 6.0 |  |
|  |  | $V_{c c}=$ Max. <br> Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{G}}=\mathrm{GND}$ <br> DIR = GND <br> Eight Bits Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 6.75 | $12.75{ }^{(5)}$ |  |
|  |  |  | $\begin{gathered} V_{\mathbb{N}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{gathered}$ | - | 9.75 | $21.75{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\text {CC }}$ formula. These limits are guaranteed but not tested.
6. $I_{C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{C C}=$ Quiescent Current
$\Delta I_{C C}=$ Power Supply Current for a TTL High Input $\mathcal{N}_{\mathbb{N}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITIONS ${ }^{(1)}$ | IDT54/74FCT646 |  |  |  |  | IDT54/74FCT646A ${ }^{(4)}$ |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MiN. ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay Bus to Bus | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 8.0 | 2.0 | 9.0 | 2.0 | 11.0 | - | 2.0 | 6.3 | 2.0 | 7.7 | ns |
| $\begin{aligned} & \mathrm{t}_{\text {pZH }} \\ & \mathrm{t}_{\text {PZL }} \end{aligned}$ | Output Enable Time Enable to Bus \& DIR to $A$ or $B$ |  | 9.0 | 2.0 | 14.0 | 2.0 | 15.0 | - | 2.0 | 9.8 | 2.0 | 10.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time Enable to Bus \& Direction to Bus |  | 9.0 | 2.0 | 9.0 | 2.0 | 11.0 | - | 2.0 | 6.3 | 2.0 | 7.7 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay Clock to Bus |  | 8.0 | 2.0 | 9.0 | 2.0 | 10.0 | - | 2.0 | 6.3 | 2.0 | 7.0 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation Delay SBA or SAB to A or B |  | 10.0 | 2.0 | 11.0 | 2.0 | 12.0 | - | 2.0 | 7.7 | 2.0 | 8.4 | ns |
| $t_{s u}$ | Set-up time HIGH or LOW <br> Bus to Clock |  | 3.0 | 4.0 | - | 4.5 | - | - | 2.0 | - | 2.0 | - | ns |
| $t_{H}$ | Hold time HIGH or LOW Bus to Clock |  | 1.0 | 2.0 | - | 2.0 | - | - | 1.5 | - | 1.5 | - | ns |
| $t_{\text {pw }}$ | Pulse Width, HIGH or LOW |  | 4.0 | 6.0 | - | 6.0 | - | - | 5.0 | - | 5.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. These are preliminary numbers only.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITIONS ${ }^{(1)}$ | IDT54/74FCT648 ${ }^{(4)}$ |  |  |  |  | 1DT54/74FCT648A ${ }^{(4)}$ |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN.(2) | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN.(2) | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay Bus to Bus | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | 7.0 | 2.0 | 8.0 | 2.0 | 9.0 | - | 2.0 | 5.6 | 2.0 | 6.3 | ns |
| $\begin{aligned} & \mathrm{t}_{\text {pZH }} \\ & \mathrm{t}_{\text {PZL }} \end{aligned}$ | Output Enable Time Enable to Bus \& DIR to $A$ or $B$ |  | 9.0 | 2.0 | 15.0 | 2.0 | 18.0 | - | 2.0 | 10.5 | 2.0 | 12.6 | ns |
| $\begin{aligned} & t_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time Enable to Bus \& Direction to Bus |  | 9.0 | 2.0 | 9.0 | 2.0 | 11.0 | - | 2.0 | 6.3 | 2.0 | 7.7 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay Clock to Bus |  | 7.0 | 2.0 | 9.0 | 2.0 | 10.0 | - | 2.0 | 6.3 | 2.0 | 7.0 | ns |
| $\begin{aligned} & \overline{t_{\mathrm{PLH}}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay SBA or SAB to A or B |  | 10.0 | 2.0 | 11.0 | 2.0 | 12.0 | - | 2.0 | 7.7 | 2.0 | 8.4 | ns |
| ${ }^{\text {tsu}}$ | Set-up time HIGH or LOW <br> Bus to Clock |  | 3.0 | 4.0 | - | 4.5 | - | - | 2.0 | - | 2.0 | - | ns |
| $t_{\text {H }}$ | Hold time HIGH or LOW Bus to Clock |  | 1.0 | 2.0 | - | 2.0 | - | - | 1.5 | - | 1.5 | - | ns |
| $t_{\text {pw }}$ | Pulse Width, HIGH or LOW |  | 4.0 | 6.0 | - | 6.0 | - | - | 5.0 | - | 5.0 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
4. These are preliminary numbers only.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
Small Outtine IC
Leadless Chip Carrier CERPACK

Non-inverting Octal Transceiver/Register Fast Non-inverting Fast Octal Transceiver/ Register
Inverting Octal Transceiver/Register Fast Inverting Fast Octal Transceiver/Register
$\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

## FEATURES:

- IDT54/74FCT651 and IDT54/74FCT652 are equivalent to FAST ${ }^{\text {TM }}$ speeds
- IDT54/74FCT651A and IDT54/74FCT652A 30\% faster than FAST ${ }^{\text {TM }}$ speeds
- Bidirectional bus transceiver and registers
- Independent registers for A and B buses
- Real-time data transfer or stored data transfer
- Choice of true and inverting data transfer
- 3-state outputs
- lol $=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Available in 24-pin 300 mil DIP, SOIC, 28-pin LCC and PLCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT651/A and IDT54/74FCT652/A, built in CEMOS ${ }^{\text {TM }}$, consist of bus transceiver circuits, D-type flip-flops and control circuitry arranged for multiplex transmission of data directly from the data bus or from the internal storage registers. GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

## FUNCTIONAL BLOCK DIAGRAM

IDT54/74FCT652/A (Non-inverting)


IDT54/74FCT651/A (Inverting)


[^20]FAST is a trademark of Fairchild Semiconductor Co.

## PIN CONFIGURATIONS



LOGIC SYMBOL



LCC/PLCC
TOP VIEW

PIN DESCRIPTION

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $A_{1}-A_{8}$ | Data Register Inputs <br> Data Register A Outputs |
| $\mathrm{B}_{1}-\mathrm{B}_{8}$ | Data Register B Inputs <br> Data Register B Outputs |
| CPAB, CPBA | Clock Pulse Inputs |
| SAB, SBA | Transmit/Receive Inputs |
| GAB, GBA | Output Enable Inputs |

## FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O |  | OPERATION OR FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GAB | $\overline{\mathrm{G}} \mathrm{BA}$ | CPAB | CPBA | SAB | SBA | $A_{1}$ THRU $A_{8}$ | $\mathrm{B}_{1}$ THRU $\mathrm{B}_{8}$ | FCT651/A | FCT652/A |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Hor L $\uparrow$ | Hor L $\uparrow$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Input | Input | Isolation <br> Store A and B Data | Isolation Store A and B Data |
| $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \\ & \hline \end{aligned}$ | HorL $\uparrow$ | $\begin{aligned} & x \\ & x^{(2)} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | Input <br> Input | $\begin{gathered} \text { Unspecified }^{(1)} \\ \text { Output } \end{gathered}$ | Store A, Hold B Store A in both registers | Store A, Hold B Store A in both registers |
| L | K | $\begin{gathered} \mathrm{H} \text { or } \mathrm{L} \\ \uparrow \end{gathered}$ | $\uparrow$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x^{(2)} \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { Unspecified }^{(1)} \\ \text { Output } \\ \hline \end{array}$ | Input <br> Input | Hold A, Store B Store B in both registers | Hold A, Store B Store B in both registers |
| $\bar{L}$ | $L$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or L } \end{gathered}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\bar{L}$ | Output | Input | Real-Time $\bar{B}$ Data to A Bus Stored $\bar{B}$ Data to $A$ Bus | Real-Time B Data to A Bus Stored B Data to A Bus |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or } \mathrm{L} \end{gathered}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | Input | Output | Real-Time $\overline{\mathrm{A}}$ Data to B Bus Stored $\bar{A}$ Data to B Bus | Real-Time A Data to B Bus Stored A Data to B Bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored $\overline{\mathrm{A}}$ Data to B Bus and Stored $\bar{B}$ Data to $A$ Bus | Stored A Data to B Bus and Stored B Data to A Bus |

## NOTES:

1. The data output functions may be enabled or disabled by various signals at the GAB or $\overline{G B A}$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
2. Select control $=\mathrm{L}$ : clocks can occur simultaneously.

Select control $=H$ : clocks must be staggered in order to load both registers.
H $=$ HIGH, L $=$ LOW, $X=$ Don't Care, $\uparrow$ LOW-to-HIGH Transition

## DETAILED BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{c c}$ terminals only.
3. Outputs and I/O terminals only.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | $V$ |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $1_{1 H}$ | Input HIGH Current (Except I/O pins) | $V_{\text {cc }}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu A$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current (Except I/O pins) |  | $V_{1}=0.5 \mathrm{~V}$ | $\rightarrow$. | - | $-5^{(4)}$ |  |
|  |  |  | $V_{1}=G N D$ | - | - | -5 |  |
| $I_{H}$ | Input HIGH Current ( $/$ /O pins only) | $V_{C C}=$ Max. | $V_{1}=V_{C C}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| ILL | Input LOW Current (I/O pins only) |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -15 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $V_{c c}=M i n ., I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x{ }^{(3)}, V_{0}=G N D$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{OHH}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $V_{\text {cc }}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $10 \mathrm{H}=-15 \mathrm{~mA} \mathrm{COM}$ 'L. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min. } \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $l_{\text {OL }}=300 \mu \mathrm{~A}$ | - | GND | V LC |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{l}_{\mathrm{LL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only |  | - | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. These are maximum bl values per output, for 8 outputs turned on simultaneously. Total maximum lol (all outputs) is 512 mA for commercial and 384 mA for military. Derate loL for number of outputs turned on simultaneously.

POWER SUPPLY CHARACTERISTICS
$V_{L C}=0.2 V ; V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & V_{I N} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=f_{\mathrm{I}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta \mathrm{l}_{\mathrm{cc}}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{\text {IN }}=3.4 V^{(3)} \\ & \hline \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| 1 cco | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open $\begin{aligned} & \mathrm{GAB}=\mathrm{GND} \\ & \mathrm{GBA}=\mathrm{GND} \\ & \mathrm{SAB}=\mathrm{CPAB}=\mathrm{GND} \\ & \mathrm{SBA}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ <br> One Input Toggling $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{I_{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{MHA}_{\mathrm{MHz}}$ |
| $l_{c}$ | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & V_{C C}=\text { Max. } \\ & \text { Outputs Open } \\ & \text { fcp }=10 M H z \\ & 50 \% \text { Duty Cycle } \\ & \text { GAB }=\text { GND } \\ & \text { GBA }=\text { GND } \\ & \text { SAB }=\text { CPAB }=\text { GND } \\ & \text { SBA }=V_{C C} \\ & \text { One Bit Toggling } \\ & \text { at } f_{1}=5 M H Z \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (F C T) \end{aligned}$ $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | $\begin{array}{r}1.5 \\ \hline\end{array}$ | 4.0 | mA |
|  |  | $V_{c c}=M a x$. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{cP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> GAB $=$ GND <br> GBA $=$ GND <br> $\mathrm{SAB}=\mathrm{CPAB}=\mathrm{GND}$ <br> $S B A=V_{C C}$ <br> Eight Bits Toggling <br> at $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \\ & (F C T) \end{aligned}$ $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 3.75 6.0 | $7.8^{(5)}$ $16.8^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\mathcal{V}_{\mathbb{N}}=3.4 \mathrm{~V}$ ) : all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{c}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{\mathrm{cc}}=$ Quiescent Current
$\Delta l_{c c}=$ Power Supply Current for a TTL High Input $N_{\mathbb{I N}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{I}}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | IDT54/74FCT651/652 |  |  |  |  | IDT54/74FCT651A/652A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. ${ }^{(3)}$ | COM ${ }^{\text {L }}$. |  | MIL |  | TYP. ${ }^{(3)}$ | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN ${ }^{(2)}$ | MAX. |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay Bus to Bus | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 8.0 | 2.0 | 9.0 | 2.0 | 10.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHHL}} \end{aligned}$ | Propagation Delay Clock to Bus |  | 8.0 | 2.0 | 9.0 | 2.0 | 11.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay SBA or SAB to $A$ or $B$ |  | 10.0 | 2.0 | 11.0 | 2.0 | 12.0 | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZLL}} \\ & \hline \end{aligned}$ | Output Enable Time Enable to Bus |  | 9.0 | 2.0 | 10.0 | 2.0 | 12.0 | - | - | - | - | - | ns |
| $\begin{aligned} & t_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time Enable to Bus |  | 9.0 | 2.0 | 10.0 | 2.0 | 12.0 | - | - | - | - | - | ns |
| ${ }^{\text {t }}$ Su | Set-up Time HIGH or LOW Bus to Clock |  | 3.0 | 4.0 | - | 4.5 | - | - | - | - | - | - | ns |
| ${ }^{\text {H }}$ | Hold Time HIGH or LOW Bus to Clock |  | 1.0 | 2.0 | - | 2.0 | - | - | - | - | - | - | ns |
| ${ }^{\text {t }}$ w | Pulse Width, HIGH or LOW |  | 4.0 | 6.0 | - | 6.0 | - | - | - | - | - | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

## ORDERING INFORMATION



Commercial
Compliant to MIL-STD-883, Class B
Plastic DIP
CERDIP
CERPACK
Plastic Leadless Chip Carrier
Leadless Chip Carrier
Small Outline IC
Inverting Octal Transcelver/Register Non-inverting Octal Transceiver/Register Inverting Fast Octal Transceiver/Register Non-inverting Fast Octal Transceiver/Register
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## FEATURES:

- Equivalent to AMD's Am29821-26 bipolar registers in pinout/ function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel registers with positive edge-triggered D-type flip-flops
- Non-inverting $\mathrm{CP}-\mathrm{Y}$ tpD $=7.5 \mathrm{~ns}$ typ.
- Inverting $\mathrm{CP}-\mathrm{Y} \mathrm{t}_{\mathrm{PD}}=7.5 \mathrm{~ns}$ typ.
- Buffered common Clock Enable ( $\overline{\mathrm{EN}}$ ) and asynchronous Clear input (CLR )
- $\mathrm{loL}=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 series is built using advanced CEMOS $^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT820 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/ data paths or buses carrying parity. The IDT54/74FCT821 and IDT54/74FCT822 are buffered, 10-bit wide versions of the popular '374/'534 functions. The IDT54/74FCT823 and IDT54/74FCT824 are 9 -bit wide buffered registers with Clock Enable (EN) and Clear ( $\overline{C L R}$ )-ideal for parity bus interfacing in highperformance microprogrammed systems. The IDT54/74FCT825 and IDT54/74FCT826 are 8-bit buffered registers with all the '823/4 controls plus multiple enables ( $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}$ ) to allow multiuser control of the interface, e.g., CS, DMA and RD/WR. They are ideal for use as an output port requiring high loL/loH.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for lowcapacitance bus loading in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT SELECTOR GUIDE

|  | DEVICE |  |  |
| :--- | :---: | :---: | :---: |
|  | $10-\mathrm{BIT}$ | $9-$ BIT | 8 -BIT |
| Non-inverting | $54 / 74 \mathrm{FCT} 821 \mathrm{~A} / \mathrm{B}$ | $54 / 74 \mathrm{FCT} 823 \mathrm{~A} / \mathrm{B}$ | $54 / 74 \mathrm{FCT} 825 \mathrm{~A} / \mathrm{B}$ |
| Inverting | $54 / 74 \mathrm{FCT} 822 \mathrm{~A} / \mathrm{B}$ | $54 / 74 \mathrm{FCT} 24 \mathrm{~A} / \mathrm{B}$ | $54 / 74 \mathrm{FCT826A/B}$ |

## PIN CONFIGURATIONS

IDT54/74FCT821/IDT54/74FCT822 10-BIT REGISTERS


LOGIC SYMBOLS


10

## IDT54/74FCT825/IDT54/74FCT826 8-BIT REGISTERS



DIP/CERPACK/SOIC
TOP VIEW



## PIN DESCRIPTION

| NAME | 1/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | 1 | The D flip-flop data inputs. |
| CLR | 1 | For both inverting and non-inverting registers, when the clear input is LOW and $\overline{O E}$ is LOW, the $Q_{1}$ outputs are LOW. When the clear input is HIGH, data can be entered into the register. |
| CP | 1 | Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. |
| $Y_{1}, \bar{Y}_{1}$ | 0 | The register three-state outputs. |
| EN | 1 | Clock Enable. When the clock enable is LOW, data on the $D_{1}$ input is transferred to the $Q_{1}$ output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the $Q_{1}$ outputs do not change state, regardless of the data or clock input transitions. |
| OE | 1 | Output Control. When the $\overline{O E}$ input is HIGH, the $Y_{1}$ outputs are in the high impedance state. When the OE input is LOW, the TRUE register data is presentat the $Y_{1}$ outputs. |

FUNCTION TABLES ${ }^{(1)}$
IDT54/74FCT821/23/25

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CLR | EN | $\mathrm{D}_{1}$ | CP | Q | $Y_{1}$ |  |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | x | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\dagger$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | High Z |
| H L | $L$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | L | $\begin{aligned} & Z \\ & L \end{aligned}$ | Clear |
| $\begin{gathered} H \\ L \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\underset{N C}{z}$ | Hold |
| H H L L | H H H H | L | L H L H | $\begin{aligned} & \dagger \\ & \dagger \\ & \dagger \\ & \dagger \end{aligned}$ | L H L H | $\begin{aligned} & Z \\ & Z \\ & L \\ & H \end{aligned}$ | Load |

NOTE:

1. $H=$ HIGH, $L=$ LOW, $X=$ Don't Care, NC $=$ No Change, $\uparrow=$ LOW-toHIGH Transition, $Z=$ High Impedance

FUNCTION TABLES ${ }^{(1)}$
IDT54/74FCT822/24/26

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CLR | EN | $\mathrm{D}_{1}$ | CP | $Q_{1}$ | $\mathrm{Y}_{1}$ |  |
| $\begin{aligned} & H \\ & H \end{aligned}$ | $x$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | L | $\uparrow$ | H | z | High Z |
| $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathbf{L} \\ & \mathbf{L} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | X X X | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $L_{L}^{L}$ | Z | Clear |
| $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \hline x \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} z \\ N C \end{gathered}$ | Hold |
| H | H | L | L | $\dagger$ | H | Z |  |
| H | H | L | H | $\uparrow$ | L | Z | Load |
| L | H | L | L | $\uparrow$ | H | H | Load |
| L | H | L | H | $\uparrow$ | L | , |  |

NOTE:

1. $\mathrm{H}=$ HIGH, $\mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, NC $=$ No Change,$\dagger=$ LOW-toHIGH Transition, $Z=$ High Impedance

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BiAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current | 100 | 100 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | v |
| $\mathrm{V}_{12}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{c c}=$ Max. | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{i}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| $I_{L}$ | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{C C}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=$ GND | - | - | -10 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{\text {CC }}=$ Min., $I_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7. | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=\operatorname{Max}{ }^{(3)}, V_{0}=G N D$ |  | -75 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=M \operatorname{Min} . \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$ L. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min} . \\ & V_{\mathbb{I N}}=V_{\mathbb{H}} \text { or } V_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM} \mathrm{L}$. | - | 0.3 | 0.5 |  |
| $V_{H}$ | Input Hysteresis on Clock Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS <br> $V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\mathbb{I N}} \geq V_{H C} ; V_{\mathbb{N}} \leq V_{L C} \\ & f_{C P}=f_{1}=0 . \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{c C}=\operatorname{Max} . \\ & V_{1 N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{c c}=$ Max. Outputs Open $\overline{O E}=G N D$ <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> $50 \%$ Duty Cycle <br> $\overline{O E}=$ GND <br> One Bit Toggling <br> at $f_{1}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{I N}} \leq V_{\mathrm{LC}} \\ & (F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 6.0 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ Eight Bits Toggling at $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \\ & (F C T) \end{aligned}$ | - | 3.75 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{\text {CC }}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {OUIESCENT }}+I_{\text {InPUTs }}+I_{\text {DYNAMIC }}$
$I_{c}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta^{\prime}{ }_{c c}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{L}}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETER | DESCRIPTION |  | CONDITIONS | IDT54/74FCT821A-26A |  |  |  | IDT54/74FCT821B-26B |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | MIL |  | COM'L. |  | MIL. |  |  |
|  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation Delay Clock to $Y_{1}$ ( $\overline{\mathrm{OE}}=\mathrm{LOW}$ ) |  |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 10 | - | 11.5 | - | 7.5 | - | 8.5 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PPHL }} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 20 | - | 20 | - | 15 | - | 16 | ns |
| $\mathrm{t}_{\text {su }}$ | Data to CP Set-up |  |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 4 | - | 4 | - | 3 | - | 3 | - | ns |
| $t_{H}$ | Data CP Hold Time |  | 2 |  | - | 2 | - | 1.5 | - | 1.5 | - | ns |
| tsu | $\begin{aligned} & \text { Enable (EN_Г) to } \\ & \text { Set-up Time } \end{aligned}$ |  | 4 |  | - | 4 | - | 3.0 | - | 3.0 | - | ns |
| $\mathrm{t}_{\text {su }}$ | $\begin{aligned} & \text { Enable }(\overline{(E N-\Gamma)} \\ & \text { Set-up Time } \end{aligned}$ |  | 4 |  | - | 4 | - | 3.0 | - | 3.0 | - | ns |
| $t_{H}$ | Enable (EN) Hold |  | 2 |  | - | 2 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay | r to $Y_{1}$ | - |  | 14 | - | 15 | - | 9.0 | - | 9.5 | ns |
| $t_{\text {su }}$ | Clear Recovery (C | F) Time | 6 |  | - | 7 | - | 6.0 | - | 6.0 | - | ns |
| $\mathrm{t}_{\text {PWH }}$ | Clock Pulse Width | HIGH | 7 |  | - | 7 | - | 6.0 | - | 6.0 | - | ns |
| $\mathrm{t}_{\mathrm{pwL}}$ |  | LOW | 7 |  | - | 7 | - | 6.0 | - | 6.0 | - | ns |
| $\mathrm{t}_{\text {PWL }}$ | Clear ( $\overline{\mathrm{CLR}}=$ LOW) Pulse Width |  | 6 |  | - | 7 | - | 6.0 | - | 6.0 | - | ns |
| $\begin{aligned} & t_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time $\overline{O E}$ $\Gamma$ to $\gamma_{1}$ |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 12 | - | 13 | - | 8 | - | 9 | ns |
| $\begin{aligned} & t_{\text {PZH }} \\ & t_{\text {PZZ }} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 23 | - | 25 | - | 15 | - | 16 | ns |
| $\underset{\operatorname{tpHz}}{t_{\text {PPI }}}$ | Output Disable Time $\overline{O E}$ $F$ to $Y_{1}$ |  | $\begin{aligned} & C_{L}=5 \mathrm{pF}^{(3)} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 9 | - | 10 | - | 6.5 | - | 7 | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PHZ }} \\ & t_{\text {PLZ }} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 8 | - | 9 | - | 7.5 | - | 8 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## ORDERING INFORMATION



## FEATURES:

- Faster than AMD's Am29827-28 series
- Equivalent to AMD's Am29827-28 bipolar buffers in pinout/ function, speeds and output drive over full temperature and voltage supply extremes
- High-speed buffers
- Non-inverting tpD $=3.5$ ns typ.
- Inverting tPD $=4.0 n s$ typ.
- $\mathrm{lol}=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series (5 4 A max.)
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 Series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT827A/B and IDT54/74FCT828A/B 10-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR-ed output enables for maximum control flexibility. All buffer data inputs have 200 mV minimum input hysteresis to provide improved noise rejection.
All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM

IDT54/74FCT827A/B-IDT5474FCT828A/B 10-BIT BUFFERS


PRODUCT SELECTOR GUIDE

|  | 10-BIT BUFFER |
| :--- | :---: |
| Non-inverting | IDT54/74FCT827A/B |
| Inverting | IDT54/74FCT828A/B |

## PIN CONFIGURATIONS

IDT54/74FCT827A/B/IDT54/74FCT828A/B


## LOGIC SYMBOL



PIN DESCRIPTION

| NAME | I/O | DESCRIPTION |
| :---: | :---: | :--- |
| $ס E_{1}$ | 1 | When both are LOW the outputs are <br> enabled. When either one or both are HIGH <br> the outputs are High $Z$. |
| $D_{1}$ | 1 | 10-bit data input. |
| $Y_{1}$ | $O$ | 10-bit data output. |

FUNCTIONAL TABLES
IDT54/74FCT827A/B (NON-INVERTING) ${ }^{(1)}$

| INPUTS |  |  | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}} \mathrm{F}_{1}$ | $\overline{\mathrm{OE}}_{2}$ | $\mathrm{D}_{1}$ | $Y_{1}$ |  |
| $L$ | $L_{L}^{L}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Transparent |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | X | $z$ | Three-State |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance

IDT54/74FCT828A/B (INVERTING) ${ }^{(1)}$

| INPUTS |  | OUTPUT | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{OE}_{1}$ | $\mathrm{OE}_{2}$ | $\mathrm{D}_{1}$ |  |  |
| $L$ | $L$ | $L$ | $H$ |  |
| $L$ | $L$ | $H$ | $L$ | Transparent |
| $H$ | $X$ | $X$ | $Z$ | Three-State |
| $X$ | $H$ | $X$ | $Z$ |  |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| R | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 100 | 100 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL $^{\prime}$ | ṔARAMETER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{L}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | v |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{C C}=$ Max. | $V_{1}=V_{C C}$ | - | - | 5 |  |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 5(4) |  |
| $1 / L$ | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{c c}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{0}=$ GND | - | - | -10 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $V_{c C}=M a x \cdot{ }^{(3)}, V_{0}=$ GND |  | -75 | -120 | - | mA |
| $V_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{c C}=M i n . \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{\mathbb{L L}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM}{ }^{\prime} \mathrm{L}$. | 2.4 | 4.0 | - |  |
| $V_{\text {OL }} \ldots$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{L L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{IOL}^{\text {a }} 32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 cc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & \mathrm{f}_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{\mathbb{N}}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{c c}=$ Max. <br> Outputs Open <br> $\overline{O E}=G N D$ <br> $T / \bar{R}=G N D$ or $V_{C C}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{i N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{gathered} \mathrm{mAl} \\ \mathrm{MHz} \end{gathered}$ |
| $\mathrm{I}_{\mathrm{c}}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ $50 \%$ Duty Cycle OE = GND One Bit Toggling | $\begin{aligned} & V_{\mathrm{IN}_{\mathrm{N}}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{N}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{l}}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=$ GND Eight Bits Toggling | $\begin{aligned} & V_{\mathrm{IN}_{\mathrm{N}}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=l_{\text {quiescent }}+l_{\text {inputs }}+I_{\text {dYnamic }}$
$I_{c}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+\AA_{i} N_{l}\right)$
$I_{c C}=$ Quiescent Current
$\Delta^{\prime}{ }_{c C}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETER | DESCRIPTION | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \end{gathered}$ | IDT54/74FCT827A/28A |  |  |  | IDT54/74FCT827B/28B |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. |  | MIL |  | COM'L. |  | MIL |  |  |
|  |  |  | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay from $D_{1}$ to $Y_{1}$ IDT54/74FCT827A/B (Non-inverting) | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 8 | - | 9 | - | 5.0 | - | 6.5 | ns |
| $\begin{aligned} & t_{\text {PHH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & C_{L}=300 p F^{(3)} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 15 | - | 17 | - | 13.0 | - | 14.0 | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PLH }} \\ & t_{\text {tPHL }} \end{aligned}$ | Propagation Delay from $D_{1}$ to $Y_{1}$ IDT54/74FCT828A/B (Inverting) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 9 | - | 10 | - | 5.5 | - | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pFF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 14 | - | 16 | - | 13.0 | - | 14.0 | ns |
| $\begin{aligned} & t_{\text {pZH }} \\ & t_{\text {PLL }} \end{aligned}$ | Output Enable Time $\overline{O E}$ to $Y_{1}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 12 | - | 13 | - | 8.0 | - | 9.0 | ns |
| $\begin{aligned} & t_{\text {pZH }} \\ & t_{\text {PZL }} \end{aligned}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF}^{(3)} \\ & R_{L}=500 \Omega \\ & \hline \end{aligned}$ | - | 23 | - | 25 | - | 15.0 | - | 16.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\text {PH }} \end{aligned}$ | Output Disable Time $\overline{O E}$ to $Y_{i}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}(3) \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 9 | - | 10 | - | 6.0 | - | 7.0 | ns |
| $\begin{aligned} & t_{\text {PHZ }} \\ & t_{\text {phiL }} \end{aligned}$ |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 10 | - | 10 | - | 7.0 | - | 8.0 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP
CERPACK
Leadless Chip Carrier Small Outline IC

Non-inverting 10-Bit Buffer Inverting 10-Bit Buffer
Fast Non-inverting 10 -Bit Buffer Fast Inverting 10-Bit Buffer
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## FEATURES:

- Equivalent to AMD's Am29833-34 and Am29853-54 bipolar parity bus transceivers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High speed bidirectional bus transceiver for processororganized devices

Non-inverting propagation delay $=7.0 \mathrm{~ns}$ max.
Inverting propagation delay $=7.0$ ns max.

- Buffered direction three state control
- Error Flag with open-drain output
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series (5 1 A max.)
- Available in Plastic DIP, CERDIP, LCC, PLCC and SOIC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT833/34/53/54 are high-performance bus transceivers designed for two-way communications. They each contain an 8-bit data path from the R (port) to the T (port), a 8 -bit data path from the $T$ (port) to the R (port), and a 9-bit parity checker/ generator. Two options are available: the IDT54/74FCT833/34 register option and the IDT54/74FCT853/54 latch option. With the register option, the error flag can be clocked and stored in a register and read at the ERR output. The clear (CLR) input is used to clear the error flag register. With the latch option, the error can be either passed, stored, sampled or cleared at the error flag output by using the $\overline{E N}$ and $\overline{C L R}$ controls.

The output enables $\overline{\mathrm{O} E_{T}}$ and $\overline{\mathrm{OE}_{R}}$ are used to force the port outputs to the high-impedance state so that the device can drive bus lines directly. In addition, $\overline{\mathrm{OE}}$ R and $\overline{\mathrm{OE}}$ 郎 can be used to force a parity error by enabling both lines simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability. The IDT54/74FCT833 and IDT54/74FCT853 are non-inverting, while the IDT54/74FCT834 and IDT54/74FCT854 present inverting data at the outputs. The devices are specified at 48 mA and 32 mA output sink current over the commercial and military temperature ranges, respectively.

## FUNCTIONAL BLOCK DIAGRAM

IDT54/74FCT833
(Device Shown Non-inverting)


IDT54/74FCT853
(Device Shown Non-inverting)


NOTE:

1. Non-inverting buffer for IDT54/74FCT833/53, inverting buffer for IDT54/74FCT834/54, note that the inverting device converts the positive logic " $R$ " bus levels to negative levels on" $T$ " bus.

## PIN CONFIGURATIONS

IDT54/74FCT833/34


DIP/SOIC/CERPACK
TOP VIEW

IDT54/74FCT853/54


LCC/PLCC
TOP VIEW

## PIN DESCRIPTION

| PIN No. | NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| IDT54/74FCT833/34 |  |  |  |
| 1 | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | 1 | RECEIVE enable input. |
| 2-9 | $\mathrm{R}_{1}$ | 1/0 | 8 -bit RECEIVE data output. |
| 10 | $\overline{\text { ERR }}$ | 0 | Output from fault registers. Registers detection of odd parity fault on using clock edge (CLK). A registered ERR output remains low until cleared. Open drain output, requires pull up resistor. |
| 11 | $\overline{\text { CLR }}$ | 0 | Clears the fault register output. |
| 16-23 | $T_{1}$ | 1/0 | 8-bit TRANSMIT data output. |
| 15 | PARITY | 1/0 | 1-bit PARITY output. |
| 14 | $\overline{O E}_{T}$ | 1 | TRANSMIT enable input. |
| 13 | CLK | 1 | External clock pulse input for fault register flag. |
| IDT54/74FCT853/54 |  |  |  |
| 1 | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | 1 | RECEIVE enable input. |
| 2-9 | $\mathrm{R}_{1}$ | 1/0 | 8 -bit RECEIVE data output. |
| 10 | $\overline{\text { ERR }}$ | 0 | Output from fault latches. Latches detection of odd parity fault on active enable $\overline{\mathrm{EN}}$. A latched $\overline{\mathrm{ERR}}$ output remains LOW until cleared. Open drain output, requires pull up resistor. |
| 11 | $\overline{\mathrm{CLR}}$ | 0 | Clears the fault latch output. |
| 16-23 | $T_{1}$ | 1/0 | 8-bit TRANSMIT data output. |
| 15 | PARITY | 1/0 | 1-bit PARITY output. |
| 14 | $\bar{O}_{\mathrm{O}}^{\mathrm{T}}$ | 1 | TRANSMIT enable input. |
| 13 | EN | 1 | Enable latch input for fault flag. |

ERROR FLAG OUTPUT TRUTH TABLE

IDT54/74FCT833/IDT54/74FCT834 (REGISTER OPTION)

| INPUTS |  | INTERNAL <br> TO DEVICE | OUTPUTS <br> PRE-STATE | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| CLR | CLK | POINT "P" | $\overline{E R R}_{n-1}$ | $\overline{\text { ERR }}$ |  |
| H | $\uparrow$ | H | H | H | Sample |
| H | $\uparrow$ | - | L | L | (1's |
| H | $\uparrow$ | L | - | L | Capture $)$ |
| L | - | - | - | H | Clear |

$\overline{\mathrm{O}} \mathrm{T}$ is HIGH and $\overline{\mathrm{O}} \mathrm{E}_{\mathrm{R}}$ is LOW .

IDT54/74FCT853/IDT54/74FCT854 (LATCH OPTION)

| INPUTS |  | Internal TO DEVICE | OUTPUTS PRE-STATE | OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EN | $\overline{C L R}$ | POINT "P" | $\overline{E R R}_{n-1}$ | ERR |  |
| $\mathrm{L}$ | $\mathrm{L}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | - | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Pass |
| $\begin{gathered} L \\ L \\ L \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\frac{L}{\mathrm{H}}$ | $\begin{aligned} & \bar{L} \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \text { Sample } \\ & \text { (1's } \\ & \text { Capture) } \end{aligned}$ |
| H | L | - | - | H | Clear |
| H H | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Store |

$\overline{\mathrm{O}} \mathrm{T}_{\mathrm{T}}$ is HIGH and $\overline{\mathrm{O}} \mathrm{E}_{\mathrm{R}}$ is LOW.

## FUNCTION TABLES

IDT54/74FCT833 NON-INVERTING REGISTER OPTION

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{C}} \mathrm{E}_{\mathrm{T}}$ | $\overline{\mathrm{O}} \mathrm{E}_{\mathrm{R}}$ | $\overline{\text { CLR }}$ | CLLK | $\mathrm{R}_{\mathrm{I}}$ ( $\Sigma$ OF H'S) | T INCL PARITY ( $\Sigma$ OF H'S) | R ${ }_{1}$ | $\mathrm{T}_{1}$ | PARITY | ERR(1) |  |
| $L$ $L$ $L$ $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | - | - |  | NA <br> NA <br> NA <br> NA | NA <br> NA <br> NA <br> NA | $\begin{aligned} & H \\ & H \\ & \mathbf{H} \\ & \mathbf{L} \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \\ & \hline \end{aligned}$ | NA <br> NA <br> NA <br> NA | Transmit data from R Port to $T$ Port with parity: receiving path is disabled. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & N A \\ & N A \\ & N A \end{aligned}$ | H (Odd) <br> H (Even) <br> L (Odd) <br> L (Even) | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ | $\begin{aligned} & H \\ & \mathbf{L} \\ & \mathbf{H} \\ & \mathbf{L} \\ & \hline \end{aligned}$ | Receive data from T' Port to R Port with parity test resulting in flag; transmitting path is disabled. |
| - | - | L | - | - - | - | - | NA | NA | H | Clear the state of error flag register. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $H$ $H$ $H$ $H$ | $\begin{aligned} & - \\ & \dagger \\ & \hline \end{aligned}$ |  | - | $\begin{aligned} & z \\ & z \\ & z \\ & Z \end{aligned}$ | $\begin{aligned} & z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & z \\ & z \\ & Z \end{aligned}$ | $\begin{aligned} & \text { H } \\ & H \\ & H \\ & \text { L } \end{aligned}$ | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | - | - | H (Odd) <br> H (Even) <br> L (Odd) <br> L (Even) | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | H $H$ L L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | NA <br> NA <br> NA <br> NA | Forced-error checking. |

IDT54/74FCT834 INVERTING REGISTER OPTION ${ }^{(2)}$

| INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}_{T}$ | $\mathrm{OE}_{\mathrm{H}}$ | CLR | CLK | R ( $\Sigma$ OF L'S) | T | INCL PARITY ( $\Sigma$ OF H'S) | R ${ }_{1}$ | $T_{1}$ | PARITY | ERR ${ }^{(1)}$ |  |
| $L$ $L$ $L$ $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & \overline{-} \end{aligned}$ |  |  | NA NA NA NA | NA NA NA NA | L L $H$ $H$ | $H$ $L$ $H$ $L$ | NA <br> NA <br> NA <br> NA | Transmit data from R Port to T Port with parity; receiving path is disabled. |
| $\begin{aligned} & \mathrm{H} \\ & H \\ & H \\ & H \\ & H \end{aligned}$ |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |  | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ |  | H (Odd) <br> H (Even) <br> L (Odd) <br> L (Even) | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | Receive data from T Port to R Port with parity test resulting in flag: transmitting path is disabled. |
| - | - | L | - | - |  | - | - | - | - | H | Clear the state of error flag register. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | H H H H | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & - \\ & \bar{\dagger} \\ & \hline \end{aligned}$ | L (Odd) <br> H (Even) |  | - | $\begin{aligned} & z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & \hline z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & \hline z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & \text { * } \\ & H \\ & L \\ & H \end{aligned}$ | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | - - - | - - - | H (Odd) <br> H (Even) <br> L (Odd) <br> L (Even) |  | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | L L H $H$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | Forced-error checking. |


| $H=$ High | $Z$ | $=$ High Impedance | Odd $=$ Odd number of logic one's |
| :--- | :--- | :--- | :--- |
| $L=$ Low | NA | $=$ Not Applicable | Even $=$ Even number of logic one's |
| $\dagger$ | $=$ Low to high transition of clock | - | $=$ Don't Care or Irrelevant |

*Store the Error State of the Last Receive Cycle
NOTES:

1. Output state assumes HIGH output pre-state.
2. Note that for the negative levels on the $B$ Port, an " $H$ " represents a logic " 0 " while an " $L$ " represents a logic " 1 ".

## FUNCTION TABLES (CONTINUED)

IDT54/74FCT853 NON-INVERTING LATCH OPTION

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{\sigma} E_{T}$ | $\overline{E_{R}}$ | CLR | EN |  | TI INCL PARITY ( $\Sigma$ OF H'S) | $\mathrm{R}_{1}$ | T | PARITY | ERR(1) |  |
| $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\overline{-}$ | $\overline{-}$ |  | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ | NA <br> NA <br> NA <br> NA | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | NA <br> NA <br> NA <br> NA | Transmit data from R Port to T Port with parity; receiving path is disabled. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathbf{L} \\ & \mathbf{L} \\ & \mathbf{L} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ | H (Odd) <br> H (Even) <br> L (Odd) <br> L (Even) | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Receive data from T. Port to R Port with parity test resulting in flag: transmitting path is disabled. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | L $L$ $L$ $L$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | H (Odd) <br> H (Even) <br> L (Odd) <br> H (Even) | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Receive data from T Port to R Port, pass the error test resulting to error flag; transmitting path is disabled. |
| H | L | H | H | NA | - | - | NA | NA | * | Store the state of error flag register. |
| - | - | L | H | - | - | - | NA | NA | H | Clear the state of error flag register. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{gathered} H \\ \mathrm{~L} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \hline z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & \hline z \\ & z \\ & z \\ & z \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline z \\ & z \\ & z \\ & z \end{aligned}$ | $$ | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| L <br> L <br> L | L L L L | $\overline{-}$ | - |  | NA <br> NA <br> NA NA | NA <br> NA <br> NA <br> NA | $H$ $H$ $H$ $L$ $L$ | $H$ $L$ $H$ L | NA <br> NA <br> NA NA | Forced-error checking. |

IDT54/74FCT854 INVERTING LATCH OPTION ${ }^{(2)}$

| INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{E}}_{\mathrm{T}}$ | $\overline{\mathrm{O}} \mathrm{E}_{\mathrm{h}}$ | CLR | EN | $\mathrm{R}_{1}$ ( $\Sigma$ OF H'S) |  | INCL PARITY ( $\Sigma$ OF H'S) | R ${ }_{1}$ | $T_{1}$ | PARITY | ERR(1) |  |
|  | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \overline{-} \\ & \hline \end{aligned}$ | $\begin{aligned} & \overline{-} \\ & \hline \end{aligned}$ |  |  | NA <br> NA <br> NA <br> NA | NA <br> NA <br> NA NA | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ | $H$ $L$ $H$ $H$ | NA <br> NA <br> NA $\qquad$ | Transmit data from R Port to $T$ Port with parity; receiving path is disabled. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & \hline \end{aligned}$ |  | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ |  | H (Odd) <br> H (Even) <br> L (Odd) <br> L. (Even) | L L H $H$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Receive data from T Port to R Port with parity test resulting in flag: transmitting path is disabled. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ |  | H (Odd) <br> H (Even) <br> L (Odd) <br> $L$ (Even) | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & N A \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Receive data from $T$ Port to R Port, pass the error test resulting to error flag; transmitting path is disabled. |
| H | L | H | H | NA |  | - | - | NA | NA | * | Store the state of error flag register. |
| - | - | L | H | - |  | - | - | NA | NA | H | Clear the state of error flag register. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \hline- \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{H} \\ \mathrm{~L} \\ \mathrm{~L} \end{gathered}$ |  |  | - | $\begin{aligned} & z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & \hline z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & z \\ & z \\ & z \\ & z \end{aligned}$ | $\begin{aligned} & \text { А } \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| L $L$ $L$ $L$ | L L L L | - | - |  |  | NA <br> NA <br> NA NA | NA <br> NA <br> NA <br> NA | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | L H L H | NA NA NA NA | Forced-error checking. |


| $\mathrm{H}=$ High | NA $=$ Not Applicable | Odd $=$ Odd number of logic one's |
| :--- | :--- | :--- |
| $\mathrm{L}=$ Low | *Store the Error State of the Last Receive Cycle | Even $=$ Even number of logic one's |
| $Z=$ High impedance | - | $=$ Don't Care or Irrelevant |
| NC $=$ No Change |  | i |
| $=0,1,2,3,4,5,6,7$ |  |  |

## NOTES:

1. Output state assumes HIGH output pre-state.
2. Note that for negative logic levels on the $B$ Port, an " $H$ " represents a logic " 0 " while an " $L$ " represents a logic " 1 ".

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and Vcc terminals only.
3. Ouput and I/O terminals only.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  |  | 2.0 | - | - | V |
| $\mathrm{V}_{12}$ | Input LOW Level | Guaranteed Logic Low Level |  |  | - | - | 0.8 | V |
| $I_{1 H}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=M a x$. |  | $V_{1}=V_{C C}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| 1 L | Input LOW Current (Except 1/O pins) |  |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| $I_{i H}$ | Input HIGH Current (I/O pins only) | $V_{C C}=M a x$. |  | $V_{1}=V_{c c}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | 15(4) |  |
| $1 /$ | Input LOW Current (l/O pins only) |  |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  |  | $V_{1}=$ GND | - | - | -15 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $V_{\text {CC }}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=\operatorname{Max} .^{(3)}, V_{0}=G N D$ |  |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Except ERR) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{L}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  |  | $V_{H C}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  | $\mathrm{l}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $V_{\text {HC }}$ | $V_{\text {cc }}$ | - |  |
|  |  |  |  | $\mathrm{IOH}^{\text {O }}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  |  | - | GND | $V_{L C}$ | V |
|  |  | $V_{\text {cc }}=M i n$. | All other outputs$V_{I N}=V_{I H}$$\text { or } \mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $V_{\text {LC }}$ |  |
|  |  |  |  | $\mathrm{l}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  |  | $\mathrm{l}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$ | - | 0.3 | 0.5 |  |
|  |  |  | ERR | $\mathrm{bL}=48 \mathrm{~mA}$ | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on $T_{1}$ and $\mathrm{R}_{1}$ | - |  |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 V ; V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \leq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $\mathrm{I}_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=M a x$. <br> Outputs Open <br> $\sigma E_{T}=\sigma E_{R}=G N D$ <br> One Input Toggling <br> $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| Icc | Total Power Supply Current ${ }^{(6)}$ | $V_{c c}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ (CL.K or EN) 50\% Duty Cycle $\mathrm{OE}_{\mathrm{T}}=\mathrm{GND}$ $\sigma E_{R}=V_{C C}$ $f_{1}=2.5 \mathrm{MHz}$ One Input Toggling | $\begin{aligned} & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; \\ & V_{\mathrm{N}} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ | - | $\begin{array}{r}\text { ' } 1.2 \\ \hline 1.6\end{array}$ | 3.4 <br> 5.4 | mA |
|  |  | $V_{c c}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ (CLK or EN) <br> 50\% Duty Cycle <br> $\mathrm{OE}_{\mathrm{T}}=\mathrm{GND}$ <br> $f_{1}=2.5 \mathrm{MHz}$ <br> $\sigma E_{\mathrm{R}}=\mathrm{V}_{\mathrm{CC}}$ <br> Eight Inputs Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} ; \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 3.8 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 6.0 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $V_{\mathbb{I N}}=3.4 \mathrm{~V}$ ) all other inputs at $\mathrm{V}_{c c}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the I ${ }_{c C}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {Quiescent }}+I_{\text {inputs }}+I_{\text {DYNAMIC }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{\mathrm{cc}}=$ Quiescent Current
$\Delta l_{C C}=$ Power Supply Current for a TTL High Input $\left(V_{I N}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{1}=$ Input Frequency
$\mathrm{N}_{1}=$ Number of Inputs at $\mathrm{f}_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER TEMPERATURE RANGE

| PARAMETERS | DESCRIPTION |  | $\begin{aligned} & \text { TEST } \\ & \text { CONDITIONS } \end{aligned}$ | IDT54/74FCT8XXA ${ }^{(3)}$ |  |  |  | IDT54/74FCT8XXB ${ }^{(3)}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | MIL. |  | COM'L. |  | MIL. |  |  |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $R_{1}$ to $T_{1}, T_{1}$ to $R_{1}$ |  |  | $C_{L}=50 \mathrm{pF}$ | - | 10.0 | - | 14.0 | - | 7.0 | - | 10.0 | ns |
| $t_{\text {PHL }}$ |  |  |  |  | - | 10.0 | - | 14.0 | - | 7.0 | - | 10.0 | ns |
| $\mathrm{t}_{\text {PLH }}$ |  |  | $C_{L}=300 p F^{(6)}$ | - | 17.5 | - | 21.5 | - | 14.5 | - | 17.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | - | 17.5 | - | 21.5 | - | 14.5 | - | 17.5 | ns |
| $t_{\text {PLH }}$ | Propagation Delay $\mathrm{R}_{1}$ to PARITY |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | - | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |
| $\mathrm{t}_{\text {PLH }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}{ }^{(6)}$ | - | 22.5 | - | 27.5 | - | 18.0 | - | 21.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | - | 22.5 | - | 27.5 | - | 18.0 | - | 21.5 | ns |
| $\mathrm{t}_{\text {PZH }}$ | Output Enable Time $\sigma E_{R}, O E_{T}$ to $R_{1}, T_{1}$ |  | $C_{L}=50 \mathrm{pF}$ | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | ns |
| $t_{\text {PZL }}$ |  |  |  | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | ns |
| $t_{\text {PZH }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}{ }^{(6)}$ | - | 19.5 | - | 23.5 | - | 16.0 | - | 18.5 | ns |
| $t_{\text {PZL }}$ |  |  |  | - | 19.5 | - | 23.5 | - | 16.0 | - | 18.5 | ns |
| $\mathrm{t}_{\text {PHZ }}$ | Output Disable Time$O E_{R}, O E_{T} \text { to } R_{1}, T_{1}$ |  | $C_{L}=5 \mathrm{~F}^{(6)}$ | - | 10.7 | - | 14.7 | - | 7.2 | - | 9.8 | ns |
| $\mathrm{t}_{\text {PLZ }}$ |  |  |  | - | 10.7 | - | 14.7 | - | 7.2 | - | 9.8 | ns |
| $\mathrm{t}_{\text {PHZ }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | ns |
| $t_{\text {PLZ }}$ |  |  |  | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | ns |
| $t_{\text {Su }}$ | T, PARITY to CLK Set-up Time ${ }^{(1)}$ |  | $C_{L}=50 p F$ | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | T, PARITY to CLK Hold Time ${ }^{(1)}$ |  |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tsu | Clear Recovery Time | o CLK ${ }^{(2)}$ |  | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | - | ns |
| ${ }^{\text {w }}$ w | Clock Pulse Width ${ }^{(1)}$ | HIGH |  | 7.0 | - | 9.5 | - | 5.5 | - | 7.0 | - | ns |
|  |  | LOW |  | 7.0 | - | 9.5 | - | 5.5 | - | 7.0 | - | ns |
| $t_{\text {w }}$ | Clear Pulse Width | LOW |  | 7.0 | - | 9.5 | - | 5.5 | - | 7.0 | - | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay CLK to $\overline{E R R}^{(1)}$ |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $\overline{\text { CLR }}$ to ERR |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 16.0 | - | 20.0 | - | 15.0 | - | 18.0 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation-Delay $T_{i}$, PARITY TO <br> ERR (PASS Mode Only) <br> IDT54/74FCT853 and IDT54/74FCT854 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ |  |  | - | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |  |
| $t_{\text {PLH }}$ | Propagation Delay $\overline{\mathrm{OE}}_{\mathrm{R}}$ to PARITY |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  | - |  | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |
| $\mathrm{t}_{\text {PLH }}$ |  |  | $\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}^{(6)}$ | - | 22.5 | - | 27.5 | - | 18.0 | - | 21.5 | ns |
| ${ }^{\text {t }}$ PL |  |  | - | 22.5 | - | 27.5 | - | 18.0 | - | 21.5 | ns |  |

NOTES:

1. For IDT54/74FCT853/54, replace CLK with EN.
2. Not applicable to IDT54/74FCT853/54.
3. XX represents $33,34,53$ and 54 .
4. See test circuit and waveforms.
5. Minimum limits are guaranteed but not tested on Propagation Delays.
6. These parameters are guaranteed but not tested.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Compliant to MIL-STD-883, Class B
Plastic DIP
Cerdip
Leadless Chip Carrier
Small Outline IC
CERPACK
Non-inverting Parity Bus Transceiver (Register Option)
Fast non-inverting Parity Bus Transceiver (Register Option) Inverting Parity Bus Transceiver (Register Option)
Fast inverting Parity Bus Transceiver (Register Option)
Non-inverting Parity Bus Transceiver (Latch Option)
Fast non-inverting Parity Bus Transceiver (Latch Option)
Inverting Parity Bus Transceiver (Latch Option)
Fast inverting Parity Bus Transceiver (Latch Option)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$


## FEATURES:

- Equivalent to AMD's Am29841-46 bipolar registers in pinout/ function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel latches
- Non-inverting transparent tpd $=5.5 \mathrm{~ns}$ typ.
- Inverting transparent $t_{P D}=6.0 \mathrm{~ns}$ typ.
- Buffered common latch enable, clear and preset input
- lol $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series ( 5 HA max.)
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 Series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/74FCT841 and IDT54/74FCT842 are buffered, 10-bit wide versions of the popular ' 373 function. The IDT54/74FCT843 and IDT54/74FCT844 are 9-bit wide buffered latches with Preset ( $\overline{\mathrm{PRE}}$ ) and Clear ( $\overline{\mathrm{CLR}}$ )-ideal for parity bus interfacing in high-performance systems. The IDT54/74FCT845 and IDT54/74FCT846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables ( $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}$ ) to allow multiuser control of the interface, e.g., CS, DMA and RD/WR. They are ideal for use as an output port requiring high $\mathrm{l}_{\mathrm{oL}} / \mathrm{l}_{\mathrm{OH}}$.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

|  | DEVICE |  |  |
| :--- | :---: | :---: | :---: |
|  | $10-$ BIT | $9-$ BIT | 8 -BIT |
| Non-inverting | $54 / 74 F C T 841 A / B$ | $54 / 74 F C T 843 A / B$ | $54 / 74 F C T 845 A / B$ |
| Inverting | $54 / 74$ FCT842A/B | $54 / 74 F C T 844 A / B$ | $54 / 74 F C T 846 A / B$ |

## PIN CONFIGURATIONS

## IDT54/74FCT841/IDT54/74FCT842 10-BIT LATCHES



 LCC
TOP VIEW

## IDT54/74FCT845/IDT54/74FCT846 8-BIT LATCHES



## PIN DESCRIPTION

| NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| IDT54/74FCT841/43/45 (Non-inverting) |  |  |
| CLR | 1 | When CLR is low, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch. |
| $\mathrm{D}_{1}$ | 1 | The latch data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| $Y_{1}$ | 0 | The 3-state latch outputs. |
| OE | 1 | The output enable control. When $\overline{O E}$ is LOW, the outputs are enabled. When $\overline{O E}$ is HIGH, the outputs $Y_{I}$ are in the high-impedance (off) state. |
| PRE | 1 | Preset line. When PRE is LOW, the outputs are HIGH if $\overline{O E}$ is LOW. Preset overrides CLR. |
| IDT54/74FCT842/44/46 (Inverting) |  |  |
| $\overline{C L R}$ | 1 | When $\overline{C L R}$ is low, the outputs are LOW if $\overline{O E}$ is LOW. When CLR is HIGH, data can be entered into the latch. |
| $\mathrm{D}_{1}$ | 1 | The latch inverting data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH to-LOW transition. |
| $\mathrm{Y}_{1}$ | 0 | The 3-state latch outputs. |
| $\overline{O E}$ | . 1 | The output enable control. When $\overline{O E}$ is LOW, the outputs are enabled. When OE is HIGH, the outputs $Y_{1}$ are in the high-impedance (off) state. |
| PRE | 1 | Preset line. When PRE is LOW, the outputs are HIGH if $\overline{O E}$ is LOW. Preset overrides CLR. |

FUNCTION TABLES ${ }^{(1)}$
IDT54/74FCT841/43/45

| INPUTS |  |  |  |  | INTER- <br> NAL | $\begin{aligned} & \text { OUT- } \\ & \text { PUTS } \end{aligned}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLR }}$ | PRE | OE | LE | $\mathrm{D}_{1}$ | $\mathrm{Q}_{1}$ | $Y_{1}$ |  |
| H | H | H | x | x | x | z | High Z |
| H | H | H | H | L | L | z | High Z |
| H | H | H | H | H | H | Z | High Z |
| H | H | H | L | X | NC | 2 | Latched (High Z) |
| H | H | L | H | L | L | L | Transparent |
| H | H | L | H | H | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | X | X | L | L | Clear |
| L | L | L | X | x | H | H | Preset |
| L | H | H | L | X | L. | Z | Latched (High Z) |
| H | L | H | L | X | H | Z | Latched (High Z) |

NOTE:

1. $H=$ HIGH, L $=$ LOW, $X=$ Don't Care, $N C=$ No Change,$\uparrow=$ LOW-toHIGH Transition, $Z=$ High Impedance

FUNCTION TABLES ${ }^{(1)}$ IDT54/74FCT842/44/46

| inputs |  |  |  |  | INTERNAL | OUTPUTS | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CLR}}$ | PRE | OE | LE | $\mathrm{D}_{1}$ | $\mathrm{Q}_{1}$ | $Y_{1}$ |  |
| H | H | H | x | x | X | z | High Z |
| H | H | H | H | H | L | z | High Z |
| H | H | H | H | L | H | z | High Z |
| H | H | H | L | X | NC | Z | Latched (High Z) |
| H | H | L | H | H | L | L. | Transparent |
| H | H | L | H | L | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | x | X | L | L | Clear |
| L | L | L | X | x | H | H | Preset |
| L | H | H | L | X | L | Z | Latched (High Z) |
| H | L | H | L | X | H | Z | Latched (High Z) |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{NC}=$ No Change, $\uparrow=$ LOW-toHIGH Transition, $Z=$ High Impedance

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 100 | 100 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |

## NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following conditions apply unless otherwise specified:
$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; V_{c c}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | v |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{c c}=$ Max. | $v_{1}=v_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 5(4) |  |
| I/L | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5(4) |  |
|  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $V_{0}=V_{c c}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{0}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
|  |  |  | $V_{0}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $V_{0}=G N D$ | - | - | -10 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $V_{C C}=$ Max ${ }^{(3)}, V_{6}=G N D$ |  | -75 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C c}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{\mathrm{LL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | Voc | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{MLL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{LL}}=300 \mu \mathrm{~A}$ |  | - | GND | $V_{L C}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{I N}}=V_{H} \text { or } V_{V L} \end{aligned}$ | $\mathrm{loL}=300 \mu \mathrm{~A}$ | - | GND | $V_{L C}$ |  |
|  |  |  | $\mathrm{l}_{\text {OL }}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA}$ COM'L. | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Clock Only |  | - | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{H C}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cc}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N} \geq V_{H C} ; V_{\mathbb{N}} \leq V_{L C} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} V_{C C} & =\operatorname{Max} . \\ V_{I N} & =3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{O}}=\mathrm{GND}$ <br> $L E=V C c$ <br> One Input Toggling $50 \%$ Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C} \\ & V_{i N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{~mA}}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $v_{\text {Ec }}=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{O}}=\mathrm{GND}$ $L E=V_{C C}$ One Bit Toggling | $\begin{aligned} & V_{I_{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN} \leq} \leq V_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\text {iN }}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{c c}=\operatorname{Max}$. Outputs Open $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=$ GND $L E=V_{C C}$ Eight Bits Toggling | $\begin{aligned} & V_{I_{N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{N}}=G N D . \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 \mathrm{~V}\right)$; all other inputs at $V_{C C}$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{cc}}$ formula. These limits are guaranteed but not tested.
6. $I_{C}=I_{\text {QUIESCENT }}+I_{\text {inputs }}+I_{\text {OYNAMI }}$
$I_{c}=I_{c c}+\Delta I_{c C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{H}\right)$
$I_{C C}=$ Quiescent Current
$\Delta I_{C C}=$ Power Supply Current for a TTL High Input $\left(V_{\mathbb{N}}=3.4 V\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahert.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETER | DESCRIPTION |  | CONDITIONS | IDT54/74FCT841A-46A |  |  |  | IDT54/74FCT841B-46B |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | MIL |  | COM'L. |  | MIL. |  |  |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $\left\lvert\, \begin{gathered} \mathrm{t}_{\text {PLH }} \\ (\text { IDT54/4FTP41, 43, 45) } \\ \mathrm{t}_{\mathrm{PHL}} \end{gathered}\right.$ | $\begin{aligned} & \text { Data }\left(D_{1}\right) \text { to Output }\left(Y_{1}\right) \\ & (\text { LE }=H I G H) \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 9 | - | 10 | - | 6.5 | - | 7.5 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHHL }} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{\mathrm{L}}=300 \mathrm{pF}(3) \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 13 | - | 15 | - | 13 | - | 15 | ns |
| tsu | Data to LE Set-up |  |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| $t_{H}$ | Data to LE Hold Tim |  | 2.5 |  | - | 3 | - | 2.5 | - | 2.5 | - | ns |
| $\underset{\text { (IDT54/74FCP }}{\substack{t_{\text {PHL }} \\ \mathbf{t}_{\text {PHL }}}}$ | $\begin{aligned} & \text { Data }\left(D_{1}\right) \text { to Output }\left(Y_{1}\right) \\ & (\text { LE }=\text { HIGH }) \end{aligned}$ |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 10 | - | 12 | - | 8.0 | - | 9.0 | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PH}} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{\mathrm{L}}=300 \mathrm{pF}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 13 | - | 15 | - | 13 | - | 15 | ns |
| $\mathrm{t}_{\text {Su }}$ | Data to LE Set-up |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data to LE Hold Tim |  |  | 2.5 | - | 3 | - | 2.5 | - | 2.5 | - | ns |
| $t_{\mathrm{PLH}}$ $t_{\text {PHL }}$ | Latch Enable (LE) to $\mathrm{Y}_{1}$ |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 12 | - | 13 | - | 8.0 | - | 10.5 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=300 p F^{(3)} \\ & R_{L}=500 \Omega \\ & \hline \end{aligned}$ | - | 16 | - | 20 | - | 15.5 | - | 18 | ns |
| $t_{\text {PLH }}$ | Propagation Delay, | to $\mathrm{Y}_{1}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 12 | - | 14 | - | 8.0 | - | 10 | ns |
| ${ }_{\text {tsu }}$ | Preset Recovery (P) | 5) Time |  | - | 14 | - | 17 | - | 10 | - | 13 | ns |
| ${ }^{\text {P }}$ PL | Propagation Delay, | to $Y_{1}$ |  | - | 13 | - | 14 | - | 10 | - | 11 | ns |
| $t_{\text {su }}$ | Clear Recovery (CL | ) Time |  | - | 14 | - | 17 | - | 10 | - | 10 | ns |
| $\mathrm{t}_{\text {PWH }}$ | LE Pulse Width | HIGH | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 4 | - | 5 | - | 4 | - | 4 | - | ns |
| $t_{\text {PWL }}$ | Preset Pulse Width | LOW |  | 5 | - | 7 | - | 4 | - | 4 | - | ns |
| $t_{\text {pWL }}$ | Clear Pulse Width | LOW |  | 4 | - | 5 | - | 4 | - | 4 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pZH}} \\ & \mathrm{t}_{\mathrm{pzZ}} \end{aligned}$ | Output Enable Time $\overline{O E}$$\qquad$ to $Y_{1}$ |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 11.5 | - | 13.0 | - | 8 | - | 8.5 | ns |
| $\begin{aligned} & \mathbf{t}_{\text {pZH }} \\ & \mathbf{t}_{\text {PZL }} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{\mathrm{L}}=300 \mathrm{pF}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 23 | - | 25 | - | 14 | - | 15 | ns |
| $\begin{aligned} & t_{\text {PHZ }} \\ & t_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time $\overline{O E}$ If to $Y_{1}$ |  | $\begin{aligned} & C_{L}=5 \mathrm{pF}(3) \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 9 | - | 10 | - | 6 | - | 6.5 | ns |
| $\begin{aligned} & t_{\text {PHZ }} \\ & t_{\text {PLZ }} \end{aligned}$ |  |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 8 | - | 10 | - | 7.0 | - | 7.5 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not tested.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP
CERDIP CERPACK
Leadless Chip Carrier
Small Outline IC
10-Bit Non-inverting Latch
10-Bit Inverting Latch
$9-$ Bit Non-inverting Latch
$9-$ Bit Inverting Latch
8 -Bit Non-inverting Latch
8 -Bit Inverting Latch
Fast 10-Bit Non-inverting Latch
Fast 10-Bit Inverting Latch
Fast 9-Bit Non-inverting Latch
Fast 9-Bit Inverting Latch
Fast 8-Bit Non-inverting Latch
Fast 8 -Bit Inverting Latch
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$


Integrated Device Technology. Inc

## HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

IDT 54/74FCT861A/BIDT 54/74FCT864A/B* (Replaces 39C861-64)

## FEATURES:

- Equivalent to AMD's Am29861-64 bipolar registers in pinout/ function, speeds and output drive over full temperature and voltage supply extremes
- High-speed symmetrical bidirectional transceivers
- Non-inverting tpd $=5.5 \mathrm{~ns}$ typ.
- Inverting $\mathrm{t}_{\mathrm{PD}}=6.0 \mathrm{~ns}$ typ.
- lol $=48 \mathrm{~mA}$ (commercial), and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series ( $5 \mu \mathrm{~A}$ max.)
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 Series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT860 Series bus transceivers provide highperformance bus interface buffering for wide data/address paths or buses carrying parity. The IDT54/74FCT863/64 9-bit transceivers have NOR-ed output enables for maximum control flexibility.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM

IDT54/74FCT861/IDT54/74FCT862 10-BIT TRANSCEIVERS


PRODUCT SELECTOR GUIDE

|  | DEVICE |  |
| :--- | :---: | :---: |
|  | 10-BIT | 9-BIT |
| Non-inverting | IDT54/74FCT861 | IDT54/74FCT863 |
| Inverting | IDT54/74FCT862 | IDT54/74FCT864 |

FUNCTIONAL BLOCK DIAGRAM
IDT54/74FCT863/IDT54/74FCT864 9-BIT TRANSCEIVERS


PIN CONFIGURATIONS
IDT54/74FCT861/IDT54/74FCT862 10-BIT TRANSCEIVERS

## LOGIC SYMBOLS

IDT54/74FCT861

DIP/CERPACKISOIC TOP VIEW
IDT54/74FCT863/IDT54/74FCT864 9-BIT TRANSCEIVERS


TOP VIEW




DIP/CERPACK/SOIC
TOP VIEW


10


## PIN DESCRIPTION

| NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| IDT54/74FCT861/62 |  |  |
| OER | 1 | When LOW in conjunction with $\overline{O E T}$. HIGH activates the RECEIVE mode. |
| OET | 1 | When LOW in conjunction with $\overline{O E R}$, HIGH activates the TRANSMIT mode. |
| $\mathrm{R}_{1}$ | 1/0 | 10-bit RECEIVE input/output. |
| $T_{1}$ | 1/0 | 10-bit TRANSMIT input/output. |
| IDT54/74FCT863/64 |  |  |
| OER ${ }_{1}$ | 1 | When LOW in conjunction with OET , HIGH activates the RECEIVE mode. |
| OET ${ }_{1}$ | 1 | When LOW in conjunction with OER $_{1}$, HIGH activates the TRANSMIT mode. |
| $\mathrm{R}_{1}$ | 1/0 | 9-bit RECEIVE input/output. |
| $T_{1}$ | 1/0 | 9-bit TRANSMIT input/output. |

FUNCTION TABLES ${ }^{(1)}$
IDT54/74FCT861/63 (Non-inverting)

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| OET | OER | $\mathbf{R}_{\mathbf{I}}$ | $T_{\mathbf{I}}$ | $\mathbf{R}_{\mathbf{I}}$ | $\mathbf{T}_{\mathbf{I}}$ |  |
| L | H | L | N/A | N/A | L | Transmitting |
| L | H | H | N/A | N/A | H | Transmitting |
| H | L | N/A | L | L | N/A | Receiving |
| H | L | N/A | H | H | N/A | Receiving |
| H | H | X | X | Z | Z | High Z |

NOTE:

1. $H=$ HIGH, $L=$ LOW, $Z=$ High Impedance, $X=$ Don't Care, $N / A=$ Not Applicable

FUNCTION TABLES ${ }^{(1)}$
IDT54/74FCT862/64 (Inverting)

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OET | OER | R1 | T | $\mathbf{R}_{1}$ | T |  |
| L | H | L | N/A | N/A | H | Transmitting |
| L | H | H | N/A | N/A | L | Transmitting |
| H | L | N/A | L | H | N/A | Receiving |
| H | L | N/A | H | L | N/A | Receiving |
| H | H | X | X | Z | Z | High Z |

NOTE:

1. $H=H I G H, L=$ LOW, $Z=$ High Impedance, $X=$ Don't Care, $N / A=$ Not Applicable

## ABSOLUTE MAXIMUM RATINGS ${ }^{\text {(1) }}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}{ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {TERM }}{ }^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 100 | 100 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and $V_{c c}$ terminals only.
3. Output and $1 / \mathrm{O}$ terminals only.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 6 | 10 | pF |
| $\mathrm{C}_{/ / O}$ | I/O Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\text {cc }}=5.0 \mathrm{~V} \pm 5 \%$.
Military: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ( ${ }^{(1)}$ |  | MIN. | TYP.(2) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (Except I/O pins) | $V_{C C}=$ Max., | $V_{1}=V_{C C}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IL | Input LOW Current (Except I/O pins) |  | $\mathrm{v}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $V_{1}=$ GND | - | - | -5 |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (I/O pins only) | $V_{\text {cc }}=\mathrm{Max} .$, | $V_{1}=V_{c c}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | 15 ${ }^{(4)}$ |  |
| $1 / 2$ | Input LOW Current (//O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -15(4) |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -15 |  |
| $V_{\text {IK }}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $V_{C C}=M a x .{ }^{(3)}, V_{O}=$ GND |  | -75 | -120 | - | mA |
| $V_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{\mathbb{H}} \text { or } V_{L L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}} .1 \mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $V_{\text {LC }}$ | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\mathbb{N}}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{loL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{10}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA}$ COM'L. | - | 0.3 | 0.5 |  |
| $V_{H}$ | Input Hysteresis on $T_{1}$ and $R_{1}$ Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$V_{L C}=0.2 V ; V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} ; V_{\mathbb{I N}} \leq V_{\mathrm{LC}} \\ & f_{1}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\Delta l_{\text {cc }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $\overline{O E}=G N D$ $T / R=G N D$ or $V_{C C}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{MA/}}$ |
| ${ }^{1}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=$ Max. Outputs Open $f_{1}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{NN}} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{iN}}=\mathrm{GND} \end{aligned}$ | - | 1.8 | 5.0 |  |
|  |  | $V_{C C}=$ Max. Outputs Open $f_{1}=2.5 \mathrm{MHz}$ 50\% Duty Cycle. OE = GND Eight Bits Toggling | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{N}} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 3.0 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ | - | 5.0 | $14.5{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the $I_{C C}$ formula. These limits are guaranteed but not tested.
6. $I_{c}=I_{\text {Quinescent }}+I_{\text {inputs }}+I_{\text {dYnamic }}$
$I_{C}=I_{C C}+\Delta I_{C C} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
$I_{c c}=$ Quiescent Current
$\Delta l_{C C}=$ Power Supply Current for a TTL High Input $\mathrm{N}_{\mathbb{N}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{c c D}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of Inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETER | DESCRIPTION | $\begin{gathered} \text { TEST (1) } \\ \text { CONDITIONS } \end{gathered}$ | IDT54/74FCT861A-64A |  |  |  | IDT54/74FCT861B-64B |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. |  | MIL. |  | COM'L. |  | MIL. |  |  |
|  |  |  | MIN: ${ }^{(2)}$ | MAX. | MIN. ${ }^{(2)}$ | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay from <br> $R_{1}$ to $T_{1}$ or $T_{1}$ to $R_{1}$ <br> IDT54/74FCT861/IDT54/74FCT863 <br> (Non-inverting) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 8 | - | 9 | - | 6.0 | - | 6.5 | ns |
| $t_{\mathrm{PLH}}$ $t_{\text {PHL }}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} F^{(3)} \\ & R_{L}=500 \Omega \\ & \hline \end{aligned}$ | - | 15 | - | 17 | - | 13 | - | 14 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHL }} \\ & \hline \end{aligned}$ | Propagation Delay from $R_{1}$ to $T_{1}$ or $T_{1}$ to $R_{1}$ IDT54/74FCT862/IDT54/74FCT864 (Inverting) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \\ & \hline \end{aligned}$ | - | 7.5 | - | 9.0 | - | 5.5 | - | 6.5 | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PLH }} \\ & t_{\text {PHL }} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF} \mathrm{~F}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 14 | - | 16 | - | 13 | - | 14 | ns |
| $\begin{aligned} & \mathbf{t}_{\text {PZH }} \\ & \mathbf{t}_{\text {PZL }} \end{aligned}$ | Output Enable Time סET to $T_{1}$ or $\overline{D E R}$ to $R_{1}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 12 | - | 13 | - . | 8.0 | - | 9.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZLL}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & C_{\mathrm{L}}=300 \mathrm{pF} \mathrm{~F}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 20 | - | 22 | - | 15 | - | 16 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | Output Disable Time OET to $T_{1}$ or $O E R$ to $R_{1}$ | $\begin{aligned} & C_{\mathrm{L}}=5 \mathrm{pF}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 9 | - | 10 | - | 6 | - | 7 | ns |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PHZ}} \\ & \mathbf{t}_{\mathrm{PLZ}} \end{aligned}$ |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 10 | - | 10 | - | 7.0 | - | 8.0 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not tested.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B

Plastic DIP
CERDIP
CERPACK
Plastic Leadless Chip Carrier
Leadless Chip Carrier
Small Outine IC
10-Bit Non-Inverting Transceiver 10-Bit Inverting Transceiver 9-Bit Non-Inverting Transceiver 9 -Bit Inverting Transceiver
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical propagation delay
- lol $=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu$ A max.)
- Octal D. flip-flop with clock enable
- JEDEC standard pinout for DIP and LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54AHCT377 is an octal D flip-flop built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54AHCT377 has eight edge-triggered, D-type flip-flops with individual D inputs and $O$ outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The $\overline{\mathrm{CE}}$ input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

## PIN CONFIGURATIONS




FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 0.5 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other. conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 10 \%$
$V_{\text {LC }}=0.2 \mathrm{~V}$
$V_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{lL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| Isc | Short Circuit Current | $\mathrm{V}_{\mathrm{cc}}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C C}$ | - | mA |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{iN}}=\mathrm{v}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{L}} \end{aligned}$ | $\mathrm{IOH}^{\text {O }}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{C C}$ | - | V |
|  |  |  | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}$, loL $=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min} . \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{VL}} \end{aligned}$ | $\mathrm{IOL}^{2}=300 \mu \mathrm{~A}$ | - | GND | VIC |  |
|  |  |  | $\mathrm{t}_{\mathrm{OL}}=14 \mathrm{~mA}$ | - | - | 0.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 V ; V_{H C}=V_{C C}-0.2 V$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icco | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{I N} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq V_{\mathrm{CC}} \\ & f_{\mathrm{CP}}=f_{\mathrm{I}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {cct }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICco | Dynamic Power Supply Current ${ }^{(5)}$ | $V_{c c}=$ Max. <br> Outputs Open $\overline{C E}=$ GND <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{N}} \geq V_{H C} \\ & V_{\mathbb{N}} \leq V_{L C} \end{aligned}$ | - . | 0.15 | 0.25 | $\underset{\mathrm{MHz}}{\mathrm{~mA}}$ |
| Icc | Total Power Supply Current ${ }^{(4)}$ | $V_{c c}=$ Max. <br> Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> One Bit Toggling <br> at $f_{1}=500 \mathrm{kHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{\mathbb{H N}} \leq V_{L C} \\ & \text { (AHCT) } \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}^{\prime} \end{aligned}$ | - | 0.65 | 3.8 |  |
|  |  | $V_{c c}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle $\overline{C E}=\mathrm{GND}$ Eight Bits Toggling at $\mathrm{f}_{1}=250 \mathrm{kHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{\mathbb{I N}} \geq V_{H C}{ }^{(8)} \\ & V_{\mathbb{N}} \leq V_{L C} \\ & (A H C T) \end{aligned}$ | - | 0.63 | 2.2 |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{N}}=3.4 V \text { or }{ }^{(8)} \\ & V_{\mathbb{N}}=G N D \end{aligned}$ | - | 2.88 | 11.2 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{\mathbb{N}}=3.4 \mathrm{~V}\right.$; all other inputs at $V_{C C}$ or $G N D$.
4. $I_{c c}=I_{\text {OUIESCENT }}+I_{\text {Inputs }}+I_{\text {dYNamic }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{1} N_{1}\right)$
${ }^{1} \mathrm{cca}=$ Quiescent Current
$I_{\text {CCT }}=$ Power Supply Current for a TTL High Input $\left(V_{I N}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{1}=$ Input Frequency
$N_{1}=$ Number of inputs at $f_{1}$
All currents are in milliamps and all frequencies are in megahertz.
5. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
6. Values for these conditions are examples of the I $\mathrm{I}_{\mathrm{CC}}$ formula. These limits are guaranteed but not tested.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| $\overline{C E}$ | Clock Enable (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |
| CP | Clock Pulse Input |

TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
|  | CP | CE | $\mathbf{D}$ | $\mathbf{O}$ |
| Load "1" | $\uparrow$ | I | h | H |
| Load "0" | $\uparrow$ | I | I | L |
| Hold (Do Nothing) | $\uparrow$ | h | X | No Change |
| X | H | X | No Change |  |

$H=$ HIGH Voltage Level
$h=$ HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
L = LOW Voltage Level
1 = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
$\mathrm{X}=$ Immaterial
$\uparrow=$ LOW-to-HIGH Clock Transition

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION ${ }^{(1)}$ | TYP. | MIN. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & t_{\text {pLH }} \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 10.0 | 2.0 | 20.0 | ns |
| $t_{s}$ | Set-up Time HIGH or LOW $\mathrm{D}_{\mathrm{N}}$ to CP |  | 5.0 | 2.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $\mathrm{D}_{\mathrm{N}}$ to CP |  | 2.0 | 1.5 | - | ns |
| $t_{s}$ | Set-up Time HIGH or LOW CE to CP |  | 3.0 | 4.0 | - | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Hold Time HIGH or LOW $\overline{C E}$ to CP |  | 2.0 | 1.5 | - | ns |
| $t_{w}$ | Clock Pulse Width, LOW |  | 7.0 | 7.0 | - | ns |

NOTES:

1. See test circuit and waveform.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## ORDERING INFORMATION



MIL-STD-883, Class B
CERDIP
Leadless Chip Carrier
CERPACK
8-Bit Identity Comparator
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1. All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2. Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the
minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3. Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4. To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for hardware-induced noise, it may be necessary to use $\mathrm{V}_{\mathrm{IL}} \leq 0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}} \geq 3 \mathrm{~V}$ for ATE testing purposes.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR THREE-STATE OUTPUTS


## SET-UP, HOLD, AND RELEASE TIMES



PROPAGATION DELAY


SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS
$C_{L}=$ Load capacitance: includes jig and probe capacitance
$R_{T}=$ Termination resistance: should be equal to $Z_{O U T}$ of the Pulse Generator

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{O}} \leq 50 \Omega$; $\mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}$
Product Selector and Cross Peference Guides
Technology/Gapabilities
Quality and Reliability
Static RAMs
Multi-Por RAMs
FIFO Memories
Digital Signal Processing (DSP)
Bu-Shice Microprocessor Devices (MICROSLICE ${ }^{\text {TM }}$ ) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Application and Technical Notes
Package Diagram Outines

## DATA CONVERSION INTRODUCTION

The Data Conversion Group is one of the newest members of IDT's product family. Mixing high-speed digital logic with highperformance analog functions opens a number of product opportunities

Video-Speed Analog products are a primary area of concentration for the Data Conversion Group. Integration advances in digital logic have allowed video/graphic resolutions to reach levels approaching broadcast quality in a personal computer. Until now, however, similar advances on the analog side have not been made.

IDT has targeted this area with a family of DACs featuring clock rates in excess of 100 MHz (more than 1,000 by 1,000 CRT pixel resolution) and outputs which directly drive the coaxial cable connections to the display. Merging IDT's SRAM technology with analog, it is now possible to integrate all of the functions needed for a high-resolution, RGB graphic output without power-hungry ECL logic.

The recent introduction of a family of PaletteDACs ${ }^{T M}$ has not only boosted integration levels, but performance levels as well. These complete graphics output systems include three 8-bit DACs along
with high-speed, dual-ported, palette RAM. The PaletteDACs ${ }^{\text {m }}$ provide the performance for today's standard screen resolution as well as next generation, photo realistic displays.

Many of today's video systems must do extensive computations on the analog signal to enhance, convert and recognize patterns. These computations are done most easily in the digital domain, requiring a high-performance Analog-to-Digital Converter at the front end. IDT's first product offering in this area allows the conversion of video speed analog signals at clock rates exceeding four times the color subcarrier ( $\sim 14 \mathrm{MHz}$ NTSC, $\sim 17 \mathrm{MHz}$ PAL). Along with the low power consumption, these parts include, a first for the industry, on-chip error detection and correction making it more immune to digital noise and much easier to use.

IDT is dedicated to providing complete CMOS solutions for high-performance system designs. High speed SRAMs, FIFOs, MICROSLICE ${ }^{\text {tm }}$ components, Arithmetic Processors, DSP units and FCT fast logic elements form the basis for leading-edge designs. The Data Conversion Group completes this picture with mixed analog and digital chips for front - and back - end interface. Look to IDT for innovative Data Conversion solutions.

## TABLE OF CONTENTS

CONTENTS PAGE
Data ConversionIDT 75C18IDT 75C19IDT 75MB38
IDT 75C458
IDT 75C48
IDT 75C58
8-Bit Video DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 .1
IDT 75C19
DT 75MB38
9-Bit Video DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1211-12
9-Bit Video DAC . . . . . . . . . . . . . . . . .
Triple 8-Bit Video DAC Module (14-266) ..... S11-1Triple 8-Bit PaletteDAC ${ }^{\text {rm }}$S11-11
8-Bit Flash ADC ..... S11-248-Bit Flash ADC w/Overflow OutputS11-34
IDT 75MB58Comple Flach ADC Digitizing SystemS11-44

## PRELIMINARY IDT 75MB38

## FEATURES:

- Graphics Ready
- Pin-compatible with TDC1318 \& BT109
- Triple 8 -bit DACs, $1 / 2$ LSB linearity
- $70 / 100 / 125 \mathrm{MHz}$ update rate
- ECL-compatible inputs
- Low power consumption: 1500 mW
- On-board voltage reference
- Complementary current outputs
- Registered SYNC, BLANK and OVERLAY inputs
- Surface mount packages on an epoxy laminate substrate


## DESCRIPTION:

The IDT75MB38 is a 70/100/125 MegaSample per Second (MSPS), triple 8-bit Digital to Analog Converter capable of directly driving a $75 \Omega$ load to standard video levels. Most applications require no extra registering, buffering or deglitching. All inputs are ECL-compatible and the part runs from a single -5.2 V supply.

The IDT75MB38 is built using three IDT75C18 Video DACs in small outline plastic packages, mounted on an epoxy laminate (FR4) substrate. The module fits into a standard 40-pin DIP $(600 \mathrm{mil})$ footprint. Due to IDT's high-performance CEMOS ${ }^{\text {TM }}$ process, power consumption is kept under 1500 mW .

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## GENERAL INFORMATION

The IDT75MB38 is built using three monolithic Video DACs, a voltage reference and resistor network to control the full-scale output current. All devices are housed in plastic SOIC packages and are mounted on a multilayer FR4 substrate. Conventional throughhole pins are attached for connection to the user's printed circuit board.

The IDT75MB38 provides 24 data input pins (8 each for red, blue and green) which are ECL-compatible. Data are latched on the rising edge of the clock input, CONV. In addition, three control signals are available which ease the interface to RS-343 systems.

The IDT75MB38 outputs three pairs of complementary analog current signals which will directly drive the $75 \Omega$ inputs of a color video CRT. The current produced by these outputs is directly proportional to the product of the digital input data and the reference current.

## POWER

The IDT75MB38 operates from separate analog and digital supplies to provide the highest noise immunity on the analog output to digital switching spikes. All power and ground pins must be connected and properly decoupled.

## REFERENCE

The IDT75MB38 has an on-board voltage reference and associated circuitry which provides a bias voltage for the DAC current switches and sets the full-scale current. Typically, a 1.1 K resistor is connected between the FS Adjust pin and VccA which provides the reference current to the DACs.

## DATA INPUTS

The IDT75MB38 has 24 data inputs which are ECL-compatible and have an internal pull-down resistor which forces unconnected pins to their inactive state. Each DAC, red, green and blue, has 8 data inputs which are latched on the rising edge of the clock, CONV. Data must be valid for a set-up time ( $\mathrm{t}_{\mathrm{s}}$ ) before and a hold time ( $t_{H}$ ) after this edge to be correctly latched.

| SYMBOL | FUNCTION |
| :---: | :---: |
| $D_{7}$ | MSB |
| $D_{6}$ |  |
| $D_{5}$ | $\vdots$ |
| $D_{4}$ | $\vdots$ |
| $D_{3}$ |  |
| $D_{2}$ |  |
| $D_{1}$ | LSB |

## CONTROL INPUTS

The IDT75MB38 has three special control inputs, SYNC, BLANK and OVERLAY, which ease the interface in video applications. These inputs are ECL-compatible and have an internal pull-down resistor which forces unconnected pins to their inactive state. The controls, as the data inputs, are latched on the rising edge of clock.

The video controls produce specific output levels for RS-343 compatible synchronization and blanking. Also provided is a $110 \%$ white OVERLAY function. SYNC is only active on the IOG output and overrides all other data and control on that output only. BLANK is active on all three DACs, overrides OVERLAY and data, and produces a "blacker than black" level. OVERLAY produces a "whiter than white" level and overrides data on all three DACs.

## CLOCK

The clock input, CONV, is a single-ended, ECL-compatible input. On the rising edge of CONV, all data and control inputs are latched provided that they were valid for a set-up time before and a hold time after the edge.

## ANALOG OUTPUTS

The IDT75MB38 has three complementary current outputs corresponding to the red, green and blue DACs. These outputs are high-impedance current sinks which can directly drive a doubly terminated $75 \Omega$ load to video levels compatible with the RS-343A standard. The output current is proportional to the product of the DAC input data and the reference current set on the internal FS Adj.

VIDEO OUTPUT VALUES ${ }^{(4)}$

| DESCRIPTION | SYNC | BLANK | OVERLAY | DATA | $\mathrm{l}_{\text {Out- }}{ }^{(2)} \mathrm{mA}$ | $\mathrm{V}_{\text {OUT- }}{ }^{(3)} \mathrm{mV}$ | ${\mathrm{IOUT}+{ }^{(2)} \mathrm{mA}}$ | $\mathrm{V}_{\text {Out }}{ }^{(3)} \mathrm{mV}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 110\% White | 0 | 0 | 1 | X | 0.00 | 0.00 | 28.56 | -1071 |
| Reference White | 0 | 0 | 0 | FF | 1.95 | -73 | 26.61 | -998 |
| Reference Black | 0 | 0 | 0 | 00 | 19.41 | -728 | 9.15 | -343 |
| Blank | 0 | 1 | X | X | 20.83 | -781 | 7.73 | -290 |
| Sync ${ }^{(1)}$ | 1 | X | X | X | 28.56 | -1071 | 0 | 0 |

NOTES:

1. IOG output only. IOR and IOB have no SYNC input.
2. Current is specified as conventional current when flowing into the device.
3. Voltage produced when driving the standard load configuration, $37.5 \Omega$.
4. RS-343A tolerance on all control values assumed.


Figure 1. Video Output Waveform for lour- and Standard Load Configuration


Figure 2. Standard Load Configuration


Figure 3. Timing Diagram


Figure 4. Equivalent Output Circuit


Figure 5. FS ADJ Internal Circuitry

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | Value | UNIT |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |
| $V_{\text {EED }}$ | Measured to $V_{C C D}$ | -7.0 to +0.05 | V |
| $V_{\text {EEA }}$ | Measured to $V_{\text {CCD }}$ | -7.0 to +0.05 | V |
| $A_{\text {GND }}$ | Measured to $\mathrm{V}_{\text {CCD }}$ | -0.5 to +0.5 | V |
| INPUT VOLTAGES |  |  |  |
| CONV, Data \& Controls | Measured to $V_{C C D}$ | $V_{\text {EED }}$ to 0.5 | V |
| FS ADj, Applied Voltage ${ }^{(2)}$ | Measured to $\mathrm{V}_{C C A}$ | $\mathrm{V}_{\text {EEA }}$ to 0.5 | V |
| OUTPUT |  |  |  |
| Analog Output, Applied Voltage ${ }^{(2)}$ | Measured to $\mathrm{V}_{\text {CCA }}$ | -2.0 to +0.4 | V |
| Analog Output, Applied Current ${ }^{(3,4)}$ |  | 50 | mA |
| Short Circuit Duration |  | Unlimited |  |
| TEMPERATURE |  |  |  |
| Operating, Ambient | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or anyother conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {EED }}$ | Digital Supply Voltage <br> (REF $\left.V_{C C D}\right)$ | -4.9 | -5.2 | -5.5 | V |
| $\mathrm{~V}_{\text {EEA }}$ | Analog Supply Voltage <br> (REF VCCA) | -4.9 | -5.2 | -5.5 | V |
| $\mathrm{~V}_{\text {CCA }}$ | Analog Ground <br> Voltage (REF VCCD | -0.1 | 0 | +0.1 | V |
| $\mathrm{V}_{\text {EEA- }}$ <br> $\mathrm{V}_{\text {EED }}$ | Supply Voltage <br> Differential | -0.1 | 0 | +0.1 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Voltage, <br> Logic LOW | -1.49 | - | - | V |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage, <br> Logic HIGH | - | - | -1.045 | V |
| $\mathrm{R}_{\text {REF }}$ | Reference Current, <br> Video Std. | 1100 | 1200 | 1300 | $\Omega$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. Minimum and maximum values allowed by $+5 \%$ variation given in RS $-343 A$ and RS-170 after initial gain correction of device.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETERS | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & l_{\text {EEA }} \\ & l_{\text {EED }} \end{aligned}$ | Supply Current | $\mathrm{V}_{\text {EEA }}=\mathrm{V}_{\text {EED }}=$ Max., ${ }^{\text {(1) Static }}$ | - | - | mA |
| $\mathrm{C}_{1}$ | Input Capacitance, Data \& Controls |  | - | 15. | pF |
| $V_{\text {OCP }}$ | Compliance Voltage, + Output |  | -1.2 | +0.1 | V |
| $\mathrm{V}_{\mathrm{OCN}}$ | Compliance Voltage, -Output |  | -1.2 | +0.1 | V |
| Ro | Equivalent Out R |  | 20 | - | k $\Omega$ |
| Co | Equivalent Out C |  | - | 20 | pF |
| Iop | Max. I, + Output | $\begin{aligned} & \mathrm{V}_{\text {EEA }}=\text { Typ., SYNC }=\text { BLANK }=0 \\ & \text { OVERLAY }=1 \end{aligned}$ | 30 | - | mA |
| $\mathrm{I}_{\mathrm{ON}}$ | Max. I, -Output ${ }^{(2)}$ | $V_{\text {EEA }}=$ Typ., SYNC $=1$ | 30 | - | mA |
| ILL | Input Current, Logic LOW, Data \& Controls | $V_{\text {EED }}=$ Max.: $V_{1}=-1.40 \mathrm{~V}$ | - | 600 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {I }}$ | Input Current, Logic HIGH, Data \& Controls | $V_{\text {EED }}=$ Max.: $V_{1}=-1.00 \mathrm{~V}$ | - | 600 | $\mu \mathrm{A}$ |
| Ic | Input Current, CONV | $\mathrm{V}_{\text {EED }}=$ Max.: $-2.5<\mathrm{V}_{1}<-0.5$ | - | 150 | $\mu \mathrm{A}$ |

NOTES:

1. Worst case for all Data and Control States. No termination on I OUT+or I OUT-
2. Green output only.

## AC ELECTRICAL CHARACTERISTICS

Specifications over the Recommended Operating Conditions unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7MB5038X70 MIN. MAX. | $\begin{aligned} & \text { IDT7MB5038X100 } \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{aligned} & \text { 1DT7MB5038X125 } \\ & \text { MIN. MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\mathrm{S}}$ | Max. Conversion Rate | $\mathrm{V}_{\mathrm{EEA}}, \mathrm{V}_{\mathrm{EED}},=\mathrm{Min}$. | 70 | 100 | 125 | MHz |
| $\mathrm{t}_{\mathrm{PWL}}$ | CONV LOW Time | $\mathrm{V}_{\text {EEA }}, \mathrm{V}_{\text {EED }},=\mathrm{Min}$. | 6 | 5 | 4 | ns |
| $\mathrm{t}_{\text {PWH }}$ | CONV HIGH Time | $\mathrm{V}_{\text {EEA }}, \mathrm{V}_{\text {EED }},=\mathrm{Min}$. | 6 | 5 | 4 | ns |
| $t_{s}$ | Set-up Time, Data \& Control | $\mathrm{V}_{\text {EEA }}, \mathrm{V}_{\text {EED }},=$ Min. | 8 | 6 | 5 | ns |
| $t_{\text {H }}$ | Hold Time, Data \& Control | $\mathrm{V}_{\text {EEA }}, \mathrm{V}_{\text {EED }},=\mathrm{Min}$. | 5 | 1 | 0 | ns |
| $\mathrm{t}_{\text {DSC }}$ | CONV to OUT Delay | $\mathrm{V}_{\text {EEA }} \cdot \mathrm{V}_{\text {EED }}=\mathrm{Min}$. | 14 | 10 | 8 | ns |
| ${ }^{\text {t }}$ S | Current Setting Time | $\begin{aligned} & \mathrm{V}_{\text {EEA }}, V_{\text {EED }}=\mathrm{Min} . \\ & 0.2 \% \\ & 0.8 \% \\ & 3.2 \% \end{aligned}$ | $\begin{array}{ll} - & - \\ - & - \end{array}$ | $\begin{array}{ll} - & - \\ - & - \end{array}$ | $\begin{array}{ll} - & - \\ - & - \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {RI }}$ | Current Rise Time | 10\% to $90 \%$ of Full Scale | 3.0 | - 2.1 | 1.7 | ns |

## SYSTEM PERFORMANCE CHARACTERISTICS

Specifications over the Recommended Operating Conditions unless otherwise stated.

| SYMBOL | PARAMETERS | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ELI | Linearity Error Integral | $V_{\text {EEA }}, V_{\text {EED }}, I_{\text {REF }}=$ Typ. | - | 0.2 | \%FS |
| ELD | Linearity Error Differential | $V_{\text {EEA }}, V_{\text {EED }}, I_{\text {REF }}=$ Typ. | - | 0.2 | \%FS |
| IOF | Output Offset I | $\begin{aligned} & V_{\text {EEA }} \cdot V_{\text {EED }}=\text { Max. SYNC }=\text { BLANK }=0 \\ & \text { OVERLAY }=1 \end{aligned}$ | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| EG | Abs. Gain Error | $V_{\text {EEA }}, V_{\text {EED }}, I_{\text {REF }}=$ Typ. | - | $\pm 5$ | \%FS |
| TCG | Gain Error Tempco |  | - | - | \%FS/ ${ }^{\circ} \mathrm{C}$ |
| DP | Differential Phase | $\mathrm{F}_{\mathrm{S}}=4 \times \mathrm{NTSC}$ | - | 1.0 | Deg. |
| DG | Differential Gain | $\mathrm{F}_{\mathrm{S}}=4 \times$ NTSC | - | 2.0 | \% |
| PSRR | Power Supp. Rej. Ratio | $\begin{aligned} & V_{\text {EEA }}, V_{E E D}, I_{\text {REF }}=\text { Typ. }{ }^{(1)} \\ & V_{E E A}, V_{E E D}, I_{R E F}=\text { Typ. }{ }^{(2)} \end{aligned}$ | - | $\begin{aligned} & 45 \\ & 55 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| PSS | Power Supp. Sensitivity | $\mathrm{V}_{\text {EEA }}, \mathrm{V}_{\text {EED }}, \mathrm{I}_{\text {REF }}=$ Typ. | - | 120 | $\mu \mathrm{V} N$ |
| GC | Peak Glitch Charge (3,4) |  | - | 800 | $\mathrm{f}_{\mathrm{c}}$ |
| Gl | Peak Glitch Current |  | - | 1.2 | mA |
| GE | Peak Glitch Energy ${ }^{(4)}$ |  | - | 30 | pV -Sec |
| FT | Clock Feedthrough | Data Constant ${ }^{(5)}$ | - | -50 | dB |
| FT | Data Feedthrough | Clock Constant ${ }^{(5)}$ | - | -50 | dB |
| MDD | DAC to DAC Matching | $V_{\text {EEA }}, V_{\text {EED }}, I_{\text {REF }}=$ Typ. |  | 5 | \% |
| CT | Crosstalk | $\begin{aligned} & V_{\text {EEA }}, V_{\text {EED }}, I_{\text {REF }}=\text { Typ. }(5) \\ & \text { Source }=3.0 \mathrm{MHz} \text {, Full Grey Scale Sine Wave } \end{aligned}$ |  | 50 | dB |

## NOTES:

1. $20 \mathrm{kHz}, \pm 0.3 \mathrm{~V}$ ripple superimposed on $\mathrm{V}_{\mathrm{EEA}}, \mathrm{V}_{\mathrm{EED}} ; \mathrm{dB}$ relative to full gray scale.
2. $60 \mathrm{~Hz}, \pm 0.3 \mathrm{~V}$ ripple superimposed on $\mathrm{V}_{\text {EEA }}, \mathrm{V}_{\text {EED }} ; \mathrm{dB}$ reltive to full gray scale.
3. $\mathrm{f}_{\text {coulombs }}=$ microamps $\times$ nanoseconds.
4. $37.5 \Omega$ load. Because glitches tend to be symmetric, average glitch area approaches zero.
5. dB relative to full gray scale, 250 MHz bandwidth limit.


11

Figure 6. Typical Interface Circuit

## ORDERING INFORMATION



## FEATURES:

- 165/135/125/110/80MHz operating speed
- Fixed pipeline delay: 9 clock cycles
- $50 n s$ read access time
- Integral and differential linearity < 1/2LSB
- Triple 8-bit DACs
- $256 \times 24$ Dual-Ported Color Palette RAM
- $4 \times 24$ Dual-Ported Overlay Palette RAM
- Multiplexed TTL pixel and overlay inputs
- RS-343A compatible RGB outputs
- CEMOS $^{\text {TM }}$ monolithic construction
- Single 5V power supply
- 84-pin PGA and PLCC packages
- Typical power dissipation: 1000 mW
- Pin- and function-compatible with Brooktree BT458
- Military product is compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT75C458 is a triple 8-bit video DAC with on-chip, dualported color palette memory. This chip is specifically designed for the display of high resolution color graphics. The architecture eliminates the ECL pixel interface by providing multiple TTL-compatible pixel ports and by multiplexing the pixel data on-chip.

The IDT75C458 supports up to 259 simultaneous colors from a palette of 16.8 million. Other features included on-chip are programmable blink rates, bit plane masking and blinking as well as a color overlay capability. The IDT75C458 generates RS-343A compatible red, green, and blue video outputs which are capable of directly driving a doubly terminated $75 \Omega$ coaxial cable.

The IDT75C458 military DACs are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and PaletteDAC are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## GENERAL INFORMATION:

The IDT75C458 triple 8-bit PaletteDAC is a highly integrated building block which interfaces a relatively low bandwidth frame buffer memory to an analog RS-343A, high bandwidth output. To decrease the frame buffer memory requirements, the IDT75C458 has a color lookup table (dual-port RAM) included on-chip.The basic functional blocks are the microprocessor bus interface, the frame buffer memory interface and multiplexer, a dual-port RAM with one R/W port and one high-speed R/O port and three 8-bit video speed DACs.

## MICROPROCESSOR BUS INTERFACE

The IDT75C458 supports a standard microprocessor bus interface, allowing the MPU direct access to the internal control registers and color/overlay palettes. The dual-port color palette RAM and overlay registers allow color updating without contention with the display refresh process.

The bus interface consists of eight bidirectional data pins, $\mathrm{D}_{0}-\mathrm{D}_{7}$, with two control inputs, C 0 and C 1 , a read/write direction input, $R / \bar{W}$, and a clock input, $\overline{C E}$. All data and control information are latched on the falling edge of $\overline{\mathrm{CE}}$, as shown in Figure 3. All accesses to the chip are controlled by the data in the address register combined with the control inputs $C 0, C 1$ and $R / \bar{W}$, depicted in the Truth Table (Table 1).

An access to a control register requires writing a 4 through 7 into the address register $(\mathrm{CO}=\mathrm{C1}=0)$ and then writing or reading data to the selected register $(C 0=0, C 1=1)$. When accessing the control registers, the address register is not changed, facilitating read-modify-write operations. If an invalid address is loaded into the address register, data written is ignored or invalid data is read out.

It is also possible to access the color palette information. The palette is organized as 256 addresses with 8 bits of red, blue and green information. Additionally, there are four extra addresses assigned to overlay information, yielding a total memory size of $260 \times 24$.

Access to the palette entries is, again, through the address register. The desired palette address is loaded into the address register, C0 and C1 are modified to point to the color palette or overlay and the information is read or written. In this case, however, an internal counter is used to access the red, green or blue color information. The first color palette or overlay access reads or writes red. The next access is for green, while the third access is for blue. After the third access, the address register is incremented, allowing the reading or writing of the red information of the next palette address. When writing, red and green information is temporarily stored in registers and, during the blue cycle, all 24 bits are written.

The internal counter is reset by an access to the address or any of the control registers. After setting the address register, it is possible to read or write the entire palette without accessing the address register again. Some care is needed; only continuous reads or writes are altowed and it is not possible to switch between the color palette and overlay.

The color palette RAM and overlay registers are dual-ported which allows simultaneous access from the MPU port ( $D_{0}-D_{7}$ ) and the pixel port ( $P_{0}-P_{7}\{A-E\}$ ). If the pixel port is reading the same palette entry as the MPU is writing, it is possible that the DAC output may be invalid. It is recommended that the palette and overlay entries be updated during the blanking time.

| ADDRESS REGISTER <br> DATA | C1 | C0 | ACCESS |
| :---: | :---: | :---: | :--- |
| X | 0 | 0 | Address Register |
| $\$ 00-\$ F F$ | 0 | 1 | Color Palette |
| $\$ 00$ | 1 | 1 | Overlay Color 0 |
| $\$ 01$ | 1 | 1 | Overlay Color 1 |
| $\$ 02$ | 1 | 1 | Overlay Color 2 |
| $\$ 03$ | 1 | 1 | Overlay Color 3 |
| $\$ 04$ | 1 | 0 | Read Mask Register |
| $\$ 05$ | 1 | 0 | Blink Mask Register |
| $\$ 06$ | 1 | 0 | Command Register |
| $\$ 07$ | 1 | 0 | Test Register |

## NOTE:

Control input $\mathrm{CO}=1$ enables the internal counter which accesses the red, green and blue colors individually and increments the address counter after the blue access. $\mathrm{CO}=0$ disables auto-increment of the address register allowing read-modify-write operations.

Table 1. Truth Table for MPU Operations

## FRAME BUFFER INTERFACE

The frame buffer interface consists of five 8-bit input ports which correspond to five consecutive pixels. In addition, there are two extra bits per port which may be used for overlay information. To reduce the bandwidth requirements for the pixel data, the IDT75C458 latches 4 or 5 pixels (the multiplex factor is programmable to 4 or 5 by bit 7 of the command register) on each rising edge of $\overline{L D}$. The color and overlay information is internally multiplexed at the pixel clock frequency, CLK, and sequentially output. This arrangement allows pixel data to be transferred at a rate 4 or 5 times slower than the pixel clock. Typically, $\overline{\mathrm{LD}}$ is the pixel clock divided by 4 or 5 and is used to clock data out of the frame buffer memory.

As shown in Figure 2, sync, blank, color and overlay information are latched on the rising edge of $\overline{L D}$. Up to 40 bits of color information are input through $P_{0}-P_{7}\{A-E\}$ and up to 10 bits of overlay information are input through $\mathrm{OL}_{0}-\mathrm{OL}_{1}\{A-E\}$. Both sync and blank have separate inputs, SYNC and BLANK, respectively. The IDT75C458 outputs color information on each clock cycle. Four or five pixels are output sequentially, beginning with the $\{A\}$ information, then the $\{B\}$ information, until the cycle is completed with the $\{D\}$ or $\{E\}$ information. In this configuration, sync and blank times are limited to multiples of four or five clock cycles.

The multiplexing factor, $4: 1$ or $5: 1$, is programmable from the command register, bit 7 . In the $4: 1$ mode, the $\{E\}$ color and overlay inputs are not used and the LD clock should be CLOCK divided by 4. The $\{E\}$ color and overlay inputs must be connected to a valid logic level.

The overlay inputs $\left(\mathrm{OL}_{0}-\mathrm{OL}_{1}\right)$ have the same timing as the pixel inputs ( $P_{0}-P_{7}$ ). It is possible to use additional bit planes or externa! logic to control the overlay selection for cursor generation.

## INTERNAL MULTIPLEXING

$\overline{L D}$ is typically CLK divided by four or five and it latches color and overlay information on every rising edge, independent of CLK. A digital PLL allows $\overline{\mathrm{LD}}$ to be phase independent of CLK. The only restriction is that only one rising edge of $\overline{L D}$ is allowed to occur per four (4:1 multiplexing) or five (5:1 multiplexing) CLK cycles.

## Color Palette

On the rising edge of each CLK cycle, eight bits of color information ( $\mathrm{P}_{0}-\mathrm{P}_{7}$ ) and two bits of overlay information ( $\mathrm{OL}_{0}-\mathrm{OL}_{1}$ ) for each pixel are processed by the read mask, blink mask and command registers. This information provides the address to the dualport color palette RAM. Note that $P_{0}$ is the LSB when addressing the color palette RAM. The value stored at a selected address determines the displayed color. In this way, 8 bits of information can select from a palette of over 16 million with 256 simultaneous displayed colors (plus 3 overlay colors). Through the use of the control register, individual bit planes may be enabled or disabled for display and/or blinked at one of four blink rates and duty cycles.

The blink timing is based on vertical retrace intervals which are defined by at least $256 \overline{\mathrm{LD}}$ cycles since the last falling edge of BLANK. The color changes during this normally blanked time.

The processed pixel data is then used to select which color palette entry or overlay register is used to provide color information. Table 2 illustrates the truth table used for color selection.

| CR6 | $\mathrm{OL}_{1}$ | $\mathrm{OL}_{\mathbf{0}}$ | $\mathrm{P}_{7}-\mathrm{P}_{\mathbf{0}}$ | PALETTE ENTRY |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | $\$ 00$ | Color palette entry $\$ 00$ |
| 1 | 0 | 0 | $\$ 01$ | Color palette entry $\$ 01$ |
|  | $\cdot$ |  |  | . |
|  | $\cdot$ |  |  | . |
| 1 | 0 | 0 | $\$ \mathrm{FF}$ | Color palette entry $\$ \mathrm{FF}$ |
| 0 | 0 | 0 | $\$ x \mathrm{x}$ | Overlay color 0 |
| $x$ | 0 | 1 | $\$ \times x$ | Overlay color 1 |
| $x$ | 1 | 0 | $\$ \times x$ | Overlay color 2 |
| $x$ | 1 | 1 | $\$ \times x$ | Overlay color 3 |

## NOTE:

CR6 is bit 6 of the Command Register.
Table 2. Palette and Overlay Select

## Video Generation, DACs

On every CLK cycle, the selected 24 bits of color information ( 8 bits each of red, green and blue) from the Color Palette RAM are presented to the three 8-bit D/A converters. The IDT75C458 uses a $5 \times 3$ segmented approach where the five MSBs of the input data are decoded into a parallel "Thermometer" code which produces thirty two "course" output levels. The remaining three LSBs of input data drive three binary weighted current switches with a total contribution of one-thirty second of full scale. The MSB and LSB currents are summed at the output to produce 256 levels.

The SYNC and BLANK inputs are pipelined to maintained synchronization with the pixel data. Both inputs drive appropriately weighted current switches which are summed at the output of the DACs to produce the specific output levels required by RS-343, as shown in Figure 3. Note that the sync information is only available at the $1 \mathrm{O}_{\mathrm{G}}$ (green) output and that the input data to the DAC sums with the sync current. Table 3 details the output levels associated with SYNC, BLANK and data.

## Monitor Interface

The analog outputs of the IDT75C458 are high-impedance current sources which are capable of directly driving a doubly terminated $75 \Omega$ coaxial cable to standard video levels. A typical output circuit is shown in Figure 4.

| Description | $\mathbf{S}$ | $\mathbf{B}$ | DAC <br> data | $1 \mathbf{I O}_{\mathbf{G}}(\mathrm{mA})$ | $1 \mathrm{IO}_{\mathrm{R}}, \mathbf{1 0}$ <br> $(\mathrm{mA})$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| WHITE | 1 | 1 | $\$ \mathrm{FF}$ | 26.67 | 19.05 |
| DATA | 1 | 1 | data | data+9.05 | data+1.44 |
| DATA \& SYNC | 0 | 1 | data | data+1.44 | data+1.44 |
| BLACK | 1 | 1 | $\$ 0$ | 9.05 | 1.44 |
| BLACK \& SYNC | 0 | 1 | $\$ 0$ | 1.44 | 1.44 |
| BLANK | 1 | 0 | $X$ | 7.62 | 0 |
| SYNC | 0 | 0 | X | 0 | 0 |

NOTE:
Typical values with full scale $I O G=26.67 \mathrm{~mA}$. RSET $=523 \Omega$, VREF $=1.235 \mathrm{~V}$. S is SYNC, B is BLANK.

Table 3. Video Output Truth Table


Figure 1. Composite Video Output Waveform


Figure 2. Pixel Timing


Figure 3. Data Bus Timing


11

Figure 4. Typical Application

## PIN DESCRIPTIONS

| PIN NAME | DESCRIPTION |
| :---: | :---: |
| DATA BUS |  |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 8 -bit, bidirectional data bus. Data is input and output over this bus and the flow is controlled by $R / W$ and $\overline{C E} . D_{7}$ is the most significant bit. |
| CE | Chip Enable input. The chip is enabled when this control pin is LOW. During a write cycle (R/W LOW), the data present on $D_{0}-D_{7}$ is internally latched on the LOW-to-HIGH transition of this pin. |
| R/W | Read/Write Control input. The Read/Write input is latched on the HIGH-to-LOW transition of CE and determines the direction of the bidirectional data bus $D_{0}-D_{7}$. If $R / W$ is HIGH during the falling edge of $C E$, a read cycle occurs. If $R / W$ is $L O W$ during the falling edge of CE, a write cycle occurs and, additionally. $\mathrm{D}_{0}-\mathrm{D}_{7}$ are latched on the rising edge of CE . |
| C0, C1 | Register Control inputs. CO and C 1 determine which register or palette entry is accessed during a read or write cycle. These inputs are latched on the HIGH-to-LOW transition of $\overline{C E}$. |
| PIXEL |  |
| CLK, CLK | Pixel Clock inputs. These inputs are differential and may be driven by ECL operating from a +5 V supply. The clock frequency is normally the system pixel clock rate. |
| $\bar{\square}$ | Load Clock input. The Load Clock is normally CLK divided by 4 or 5 (determined by the Control Register, bit 7). The pixel data, $P_{0}-P_{7}$ $\{A-E\}$ and $\mathrm{OL}_{0}-\mathrm{OL}_{1}\{\mathrm{~A}-\mathrm{E}\}$. BLANR and SYNC are internally latched on the LOW-to-HIGH transition of $\overline{\mathrm{D}}$. |
| $P_{0}-P_{7}\{A-E\}$ | Pixel Input Data. These inputs provide the address input to the color palette RAM. The data stored at a particular address is the color output by the DAC. Four or five consecutive pixels, as determined by bit7 in the Command Register, are internally latched on the LOW-to-HIGH transition of $[D$. The pixels are output sequentially, first $\{A\}$ then $\{B\}$. After all four or five pixels have been output, the cycle repeats. Unused inputs must be connected to a valid logic level. |
| $\mathrm{OL}_{0}-\mathrm{OL}_{1}\{\mathrm{~A}-\mathrm{E}\}$ | Pixe! Overlay Inputs. The Overlay inputs have the same timing as $P_{0}-P_{7}$ and select between either the color palette or the overlay palette. When the overlay palette is selected, the pixel information $P_{0}-P_{7}\{A-E\}$ is ignored. Bit 6 of the command register determines if Overlay $=0$ displays overlay color 0 or the color palette entry. See Table 2 for details. |
| BLANK | Composite Blank Input. A LOW on this input forces the analog outputs $\left(1 \mathrm{O}_{\mathrm{R}}, 1 \mathrm{O}_{\mathrm{G}}, 1 \mathrm{O}_{\mathrm{B}}\right)$ to the blanking level. The BLANK input is internally latched on the LOW-to-HIGH transition of LD. This input overrides all other pixel information. |
| $\overline{\text { SYNC }}$ | Composite Sync Input. A LOW on this input subtracts approximately 7 mA from the $1 \mathrm{O}_{\mathrm{G}}$ analog output and overrides no other pixel information. For the correct SYNC level, this input should be LOW only when BLANK is also LOW. The SYNC input is internally latched on the LOW-to-HIGH transition of LD. |
| ANALOG |  |
| $\mathrm{A}_{\text {GND }}$ | Analog Ground Power Supply, OV. |
| $V_{A A}$ | Analog Power Supply, 5V. |
| $V_{\text {REF }}$ | Voltage Reference Input, 1.235 V . This input supplies a reference voltage for the DAC circuitry. Care must be taken to correctly decouple this voltage because noise on this pin will couple directly to the DAC outputs. |
| FS ADJ | Full-Scale Adjust Input. The current flowing from this pin to $A_{G N D}$ is directly proportional to the full-scale analog output current. Normally, a resistor is connected between this pin and $A_{G N D}$. The voltage on this pin is approximately equal to $V_{\text {REF }}$. The relationship between the full-scale output current and RSET is: <br> $1 \mathrm{O}_{\mathrm{G}}(\mathrm{mA})=11.294 \times \mathrm{V}_{\text {REF }}(\mathrm{V}) /$ RSET $(\mathrm{K} \Omega)$ <br> $10_{R}, 1 O_{\mathrm{B}}(\mathrm{mA})=8.067 \times \mathrm{V}_{\text {REF }}(\mathrm{V} / \mathrm{RSET}(\mathrm{K} \Omega)$ |
| $10_{G}, 10_{R}, 10_{B}$ | Green, Red and Blue DAC current outputs. |
| COMP | Compensation Input. This pin provides the ability to compensate the internal reference operational amplifier. |

## INTERNAL REGISTERS

## Command Register

The Command Register is accessed by reading or writing with the Address Register $=\$ 06, C 0=0$ and $C 1=1$ (see Table 1). It provides control over multiplexing and blink rate selection. The Command Register may be read or written at any time. CR7 (Command Register bit 7) corresponds to D7 (Data Bus bit 7).

CRO $\quad \mathrm{OL}_{0}$ display enable. This bit is ANDed internally with the data from $\mathrm{OL}_{0}$ prior to the palette selection. If CRO is LOW, the internal OLo bits are set LOW allowing only overlay colors 0 and 2 to be selected.

CR1 $\quad \mathrm{OL}_{1}$ display enable. This bit is ANDed internally with the data from $\mathrm{OL}_{1}$ prior to the palette selection. If CR1 is LOW, the internal $\mathrm{OL}_{1}$ bits are set LOW allowing only overlay colors 0 and 1 to be selected.

CR2 $\quad \mathrm{OL}_{0}$ blink enable. If this bit is set HIGH, the $\mathrm{OL}_{0}$ bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CR0 must be set HIGH for this function.

CR3 $\mathrm{OL}_{1}$ blink enable. If this bit is set HIGH , the $\mathrm{OL}_{1}$ bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CR1 must be set HIGH for this function.

CR4, CR5 Blink Rate Select. These bits select blink rates based on Vertical Sync cycles, defined as more than 256 LD cycles during BLANK.

CR6 Color Palette RAM enable. This bit specifies whether to use the Color Palette or the Overlay Palette when $\mathrm{OL}_{0}=\mathrm{OL}_{1}=\mathrm{LOW}$.

CR7 Multiplex Select. This bit selects between 4:1 (CR7 = 0) or 5:1 (CR7 = 1) multiplexing. When using 4:1 multiplexing, the $\{E\}$ inputs are never used and must be connected to a valid logic level.

## Read Mask Register

The Read Mask Register is accessed by reading or writing with the Address Register $=\$ 04, \mathrm{C}=0$ and $\mathrm{C} 1=1$ (see Table 1). It internally ANDs the pixel information with a bit from the register before the color palette selection, effectively enabling (HIGH) or disabling (LOW) the entire pixel plane. The Read Mask Register may be read or written at any time. RMR7 (Read Mask Register bit 7) corresponds to D7 (Data Bus bit 7).

## Blink Mask Register

The Blink Mask Register is accessed by reading or writing with the Address Register $=\$ 05, \mathrm{C} 0=0$ and $\mathrm{C} 1=1$ (see Table 1). Each register bit causes the corresponding pixel bit ( $\mathrm{P}_{0}-\mathrm{P}_{7}$ ) to internally switch between the input value and 0 at the blink rate specified in the Command Register. For this function to work, the corresponding enable bit in the Read Mask Register must be set HIGH. The Blink Mask Register may be read or written at any time. BMR7 (Blink Mask Register bit 7) corresponds to $\mathrm{D}_{7}$ (Data Bus bit 7).

## Test Register

The Test Register is accessed by reading or writing with the Address Register $=\$ 07, \mathrm{C}=0$ and $\mathrm{C} 1=1$ (see Table 1). This register allows the MPU to read the 24 input bits of the DACs. The register bits are defined below.

TR7-TR4 Read data (one nibble of red, blue or green)
TR3 Upper (LOW) or Lower (HIGH) nibble select
TR2 Blue enable
TR1 Green enable
TRO Red enable
The desired DAC is selected by setting only one color enable bit $\left(D_{0}-D_{2}\right)$ HIGH and the upper or lower nibble is selected with $D_{3}$. After this write operation, a subsequent read yields the DAC data on $D_{7}-D_{4}$ and the previously written enable data on $D_{0}-D_{3}$. For a correct read, pixel and overlay data must remain constant for the entire MPU read cycle. When BLANK is asserted, the Test Register information $\mathrm{D}_{7}-\mathrm{D}_{4}$ will be forced to zero. TR7 (Test Register bit 7) corresponds to $\mathrm{D}_{7}$ (Data Bus bit 7).


## COMMAND REGISTER DESIGNATIONS



READ MASK REGISTER DESIGNATIONS


ABSOLUTE MAXIMUM RATINGS (1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |
| $\mathrm{V}_{\text {AA }}$ | Measured to $\mathrm{A}_{\text {GND }}$ | -0.5 to +7.0 | v |
| INPUT VOLTAGE |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to $\mathrm{A}_{\mathrm{GND}}$ | -0.5 V to $\mathrm{V}_{\text {AA }}+0.5$ | V |
| OUTPUT |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to $\mathrm{A}_{\text {GND }}$ | -0.5 V to $\mathrm{V}_{A A}+0.5$ | V |
| Applied Current ${ }^{(2,3,4)}$ | Externally forced | -1.0 to +6.0 | mA |
| Short Circuit Duration | Single output High to $\mathrm{A}_{\mathrm{GND}}$ | 1.0 | S |
| TEMPERATURE |  |  |  |
| Operating, Ambient | Military | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Military | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {AA }}$ | Power Supply | Measured to $\mathrm{A}_{\text {GND }}$ | 4.75 | 5.0 | 5.25 | $\checkmark$ |
| $\mathrm{I}_{\text {A }}$ | Power Supply Current | $V_{A A}=$ Typ., Static | - | 200 | - | mA . |
| $V_{\text {H }}{ }^{(1)}$ | Input Voltage HIGH |  | 2.0 | - | $\mathrm{V}_{A A}+0.5$ | V |
| $V_{\text {LL }}{ }^{(1)}$ | Input Voltage LOW |  | $\mathrm{A}_{\text {GND }}-0.5$ | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input Voltage HIGH |  | $\mathrm{V}_{A A}-1.0$ | -. | $\mathrm{V}_{\text {AA }}+0.5$ | V |
| $\mathrm{V}_{\mathrm{CIL}}$ | Clock Input Voltage LOW |  | $\mathrm{A}_{\text {GNO }}-0.5$ | - | $\mathrm{V}_{A A}-1.6$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Current HIGH | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1 /}$ | Input Current LOW | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH | $\mathrm{V}_{\mathrm{AA}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage LOW | $V_{A A}=$ Min., $\mathrm{I}_{\mathrm{OL}}=6.4 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{l}_{0}$ | Output 3-State Current |  | - | - | 10 | $\mu \mathrm{A}$ |

## NOTE:

1. All digital inputs except CLK and CLK.

## AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial Temperature Range)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military Temperature Range)
$\mathrm{V}_{\mathrm{AA}}=5.0 \mathrm{~V} \pm 5 \%$
TTL Inputs, $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}, \mathrm{~V}_{1 H}=2.0 \mathrm{~V}$, rise/fall time $<5 \mathrm{~ns}$
CLK Inputs, $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{AA}}-1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{AA}}-1.6 \mathrm{~V}$, rise/fall time $<2 \mathrm{~ns}$
Timing reference points at $50 \%$ of signal swing

|  |  | IDT75C458-165 |  | IDT75C458-135 |  | IDT75C458-125 |  | ID775C458-110 |  | IDT75C458-80 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | UNIT |
| $\mathrm{F}_{\text {CLK }}$ | Clock Frequency | - | 165 | - | \% 135 | - | 125 | - | 110 | - | 80 | MHz |
| $\mathrm{F}_{\text {L }}$ | LD Clock Frequency | - | 41 | - | 34. | - | 32 | - | 28 | - | 20 | MHz |
| $\mathrm{t}_{\mathrm{cs}}$ | Control Set-up Time: C0, C1, R/W | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {ch }}$ | Control Hold Time; C0, C1, R/W | 15 | - | 15. | $\stackrel{\square}{\text { ¢ }}$ | 15 | - | 15 | - | 15 | - | ns |
| ${ }^{\text {cer }}$ | CE HIGH Time | 20 | - | 20 | - | 25 | - | 25 | - | 25 | - | ns |
| $\mathrm{t}_{\text {cel }}$ | CE LOW Time | 30 | - | 30 | - | 50 | - | 50 | - | 50 | - | ns |
| $\mathrm{t}_{\text {CEZO }}$ | $\overline{C E}$ to Data Bus Driven | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {t }}$ ced | CE to Data Valid | - | 30 | , \% | 30 | - | 50 | - | 50 | - | 75 | ns |
| ${ }^{\text {t }}$ ceoz | $\overline{\mathrm{CE}}$ to Data Bus HI-Z | - | 15 | $\stackrel{+}{4}$ | 15 | - | 15 | - | 15 | - | 15 | ns |
| $\mathrm{t}_{\text {wDS }}$ | Write Data Set-up Time | 30 | - | $\xrightarrow{30}$ | - | 35 | - | 35 | - | 50 | - | ns |
| $-t_{\text {WOH- }}$ | Write Data Hold Time | -0- | - | - 0 | - - | 0- | - | 0 - | - | 0 | - | ns |
| ${ }^{\text {ClLKCY }}$ | Clock Cycle Time | 6 | $\cdots$ | . 7.4 | - | 8 | - | 9 | - | 12 | - | ns |
| ${ }^{\text {ctikPL }}$ | Clock Pulse Width LOW | 2.8 | , | 3.0 | - | 3.2 | - | 4 | - | 5 | - | ns |
| ${ }^{\text {ctikPH }}$ | Clock Pulse Width HIGH | 2.8 | $\cdots$ | 3.0 | - | 3.2 | - | 4 | - | 5 | - | ns |
| ${ }_{\text {LDCY }}$ | LD Cycle Time | 24 | - | 29 | - | 31 | - | 35 | - | 50 | - | ns |
| $\mathrm{t}_{\text {LPPH }}$ | LD Pulse Width HIGH | 10 | \% | 12 | - | 13 | - | 15 | - | 20 | - | ns |
| $t_{\text {LDPL }}$ | LD Pulse Width LOW | 10 | \% | 12 | - | 13 | - | 15 | - | 20 | - | ns |
| $\mathrm{t}_{\text {PS }}$ | Pixel Data Set-up Time | 2 | \% | 3 | - | 3 | - | 3 | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{PH}}$ | Pixel Data Hold Time | , | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {AAD }}$ | Dynamic Supply Current Commercial Temp. | \%, | \% 450 | - | 425 | - | 400 | - | 380 | - | 360 | mA |
| ${ }^{\text {t }}$ AD | Dynamic Supply Current Military Temp. | $\stackrel{\text {, }}{\text { a }}$ | 500 | - | 475 | - | 450 | - | 430 | - | 410 | mA |

ANALOG OUTPUT DC ELECTRICAL CHARACTERISTICS


NOTE:

1. $\mathrm{R}_{\mathrm{SET}}=523 \Omega, \mathrm{~V}_{\mathrm{REF}}=1.235 \mathrm{~V}$
2. This parameter is guaranteed but not tested in production.

## ANALOG OUTPUT AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified:
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial Temperature Range)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military Temperature Range)
$\mathrm{V}_{\text {AA }}=5.0 \mathrm{~V} \pm 5 \%$
TTL Inputs, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{1 H}=2.0 \mathrm{~V}$, rise/fall time $<5 \mathrm{~ns}$
CLK Inputs, $\mathrm{V}_{i H}=\mathrm{V}_{\mathrm{AA}}-1.0 \mathrm{~V}, \mathrm{~V}_{\| L}=\mathrm{V}_{\mathrm{AA}}-1.6 \mathrm{~V}$, rise/fall time $<2 \mathrm{~ns}$
Timing reference points at $50 \%$ of signal swing

|  |  | IDT75C458-165 |  |  | IDT75C458-135 |  |  | IDT75C458-125 |  |  | IDT75C458-110 |  |  | IDT75C458-80 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX | MIN. | TYP. | MAX. | UNIT |
| $\mathrm{F}_{\text {CLK }}$ | Clock Frequency | - | - | 165 | - | - | 135 | - | - | 125 | - | - | 110 | - | - | 80 | MHz |
| $\mathrm{t}_{\mathrm{vo}}$ | Video Output Delay Time | - | 15 | - | - | 15. | $\stackrel{ }{*}$ | - | 15 | - | - | 15 | - | - | 15 | - | ns |
| $t_{\text {vt }}$ | Video Output Transition Time | - | 1.5 | - | - | 47 | - | - | 1.8 | - | - | 2 | - | - | 2 | - | ns |
| $t_{s}$ | Video Output Skew (1) | - | 0 | <2 | \% | 0 | $<2$ | - | 0 | $<2$ | - | 0 | $<2$ | - | 0 | <2 | ns |
| $\mathrm{t}_{\text {SI }}{ }^{(2)}$ | Video Output Settling Time | - | 6 | $\stackrel{\square}{*}$ | $\cdots$ | 7 | - | - | 8 | - | - | 8 | - | - | 12 | - | ns |
| $\mathrm{FT}{ }^{(2)}$ | Clock and Data Feedthrough | - | 50. | - | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | pV -s |
| $\mathrm{G}_{\mathrm{E}}(2)$ | Glitch Energy | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | pV -s |
| $\mathrm{CT}^{(2)}$ | Crosstalk, DAC to DAC | \% | 100 | - | - | 100 | - | - | 100 | - | - | 100 | - | - | 100 | - | pV -s |
| $\mathrm{t}_{\mathrm{vp}}$ | Pipeline Delay | 9 9\% | - | 9 | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | cloc |

## NOTE:

1. $C_{L}=10 \mathrm{pF}, 10 \%-90 \%$ points
2. This parameter is guaranteed but not tested in production.


Figure 5. Video I/O Timing Diagram


Figure 6. MPU WRITE Timing Dlagram


Figure 7. MPU READ Timing Diagram

## ORDERING INFORMATION



## FEATURES:

- 8-bit resolution
- 30 MSPS conversion rate
- Guaranteed no missing codes
- Pin- and function-compatible with TRW 1048
- Low power consumption: 500 mW
- Extended analog input range
- On-chip EDC (Error Detection and Correction)
- Improved output logic HIGH drive, no pull-up needed
- No sample and hold required
- Differential Phase < 1 Degree
- Differential Gain < $2 \%$
- Selectable output formats
- TTL-compatible
- Available in 28 -pin Plastic DIP, CERDIP and LCC
- Military product is compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT75C48 is a 30 MegaSample per Second (MSPS), fully parallel, 8 -bit Flash Analog to Digital Converter. The wide input analog bandwidth of 10 MHz permits the conversion of analog input signals with full-power frequency components up to this limit with no input sample and hold. Low power consumption, due to CEMOS ${ }^{\text {TM }}$ processing, virtually eliminates thermal considerations. The IDT75C48 is available in 28-pin plastic and hermetic DIPs and a 28 -pin LCC.

The IDT75C48 consists of a reference voltage generator, 255 comparators, encoding and EDC (Error Detection and Correction) logic and an output data register. A single clock starts the conversion process and controls all internal operations. Two control inputs allow the output coding format to be programmed for straight binary or offset two's complement in either the true or inverted form.

The IDT75C48 military Flash A/D Converters are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## GENERAL INFORMATION

The IDT75C48 has four functional sections: a comparator array, a reference voltage generator, encoding logic with EDC and output logic. The comparator array compares the input signal with 255 reference voltages to produce an N - of - 255 code. This is sometimes called a "Thermometer" code because all of the comparators with their reference voltage less than the input signal will be "on," while those with their reference above the input will be "off."

The reference voltage generator consists of a string of precisely matched resistors which generate the 255 voltages needed by the comparators. The voltages at the ends of the resistor string set the maximum and minimum conversion range and are typically OV and -2 V , respectively.

The encoding logic converts the "Thermometer" code into binary or offset two's complement numbers and can invert either code. Included in the encoding function is Error Detection and Correction logic which ensures that a corrupted Thermometer code is correctly encoded.

The output logic latches and holds the data constant between samples. The output timing is designed for an easy interface to external latches or memories using the same clock as the ADC.

## POWER

The IDT75C48 requires two power supply voltages, $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{EE}}$. Typically, $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$. Two separate grounds are provided, $A_{G N D}$ and $D_{G N D}$, the analog and digital grounds. The difference between $A_{G N D}$ and $D_{G N D}$ must not exceed $\pm 0.1 \mathrm{~V}$ and all power and ground pins must be connected.

## REFERENCE

The IDT75C48 converts analog input signals that are within the range of the reference ( $\mathrm{V}_{\mathrm{RB}} \leq \mathrm{V}_{I N} \leq \mathrm{V}_{\mathrm{RT}}$ ) into digital form. $\mathrm{V}_{\mathrm{RB}}$ (Reference Bottom) and Vrt (Reference Top) are applied across the reference resistor chain and both must be within the range of +2.1 V to -2.1 V . In addition, the voltage applied across the reference resistor chain ( $V_{R T}-V_{R B}$ ) must be between 1.8 V and 2.2 V , with $\mathrm{V}_{\mathrm{Rt}}$ more positive than $\mathrm{V}_{\mathrm{RB}}$. Nominally, $\mathrm{V}_{\mathrm{Rt}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{RB}}=-2.0 \mathrm{~V}$.

The IDT75C48 provides a midpoint tap, RM, which allows the converter to be adjusted for optimum linearity or a non-linear transfer function. Adjustment of RM is not necessary to meet the linearity specification. Figure 5 shows a circuit which will provide approximately $1 / 2$ LSB adjustment of the midpoint. The characteristic impedance of RM is about $170 \Omega$ and this node should be driven from a low impedance source. Any noise introduced at this point will couple directly into the resistor chain, seriously affecting performance.


Due to the unavoidable coupling with the clock and the input signal, RT and RB should provide low AC impedance to ground. For applications with a fixed reference, a bypass capacitor is recommended.

## CONTROL

The IDT75C48 provides two function control pins, NMINV and NLINV. These controls are for steady state use and are usually tied to the appropriate voltages. They control the output coding format in either straight binary or offset two's complement. In addition, both formats may be either true or inverted. These pins are active low and perform the functions shown in Figure 1.

## CONVERT

The IDT75C48 begins a conversion with every rising edge of the convert signal, CONV. The analog input signal is sampled on the rising edge of CONV, while the outputs of the comparators are encoded on the falling edge. The next rising edge latches the encoder output which is presented on the output pins.

The input sample is taken within 15 ns of the rising edge of CONV and is called tsto or the Sampling Time Offset. This delay varies by a few nanoseconds from part to part and as a function of temperature, but the short term uncertainty or jitter is less than 60ps.

If the maximum CONV pulse width HIGH time (tpwh) is exceeded, the accuracy of the input sample may be impaired. The maximum CONV pulse width LOW time (tpwL) may be exceeded, but the digital output data for the sample taken by the previous rising edge of CONV will be meaningless. It is recommended that CONV be held LOW during longer periods of inactivity,

The digital output data is presented at $t_{0}$, the Digital Output Delay Time, after the next rising edge of CONV. Previous output data is held for the tho (Output Hold Time) after the rising edge of CONV to allow for non-critical timing in the external circuitry. This means that the data for sample N is acquired while the converter is taking sample $N+2$.

## ANALOG INPUT

The IDT75C48 uses strobed, auto-zeroing, latching comparators. All five analog input pins must be connected together as close to the package as possible.

If the analog input signal is within the reference voltage range, the output will be a binary number between 0 and 255 . An input signal above $V_{R T}$ will yield a full-scale positive output while an input below $V_{\text {RB }}$ will cause a full-scale negative output.

| STEP | RANGE |  | BINARY |  | OFFSET TWO'S |  |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- |
|  | -2.0000 V FS | -2.0480 V FS | NMINV $=1$ | NMINV $=0$ | NMINV $=0$ | NMINV $=1$ |
|  | $7.8431 \mathrm{mV} / \mathrm{STEP}$ | $8.000 \mathrm{mV} /$ STEP | NLINV $=1$ | NLINV $=0$ | NLINV $=1$ | NLINV $=0$ |
| 000 | 0.0000 V | 0.0000 V | 00000000 | 11111111 | 10000000 | 01111111 |
| 001 | -0.0078 V | -0.0080 V | 00000001 | 11111110 | 10000001 | 01111110 |
| . | - | - | . | . | . | . |
| 127 | -0.9961 V | -1.0160 V | 01111111 | 10000000 | 11111111 | 00000000 |
| 128 | -1.0039 V | -1.0240 V | 10000000 | 01111111 | 00000000 | 1111111 |
| 129 | -1.0118 V | -1.0320 V | 10000001 | 01111110 | 00000001 | 11111110 |
| . | - | - | . | . | . | . |
| 254 | -1.9921 V | -2.0320 V | 11111110 | 00000001 | 01111110 | 10000001 |
| 255 | -2.0000 V | -2.0400 V | 11111111 | 00000000 | 01111111 | 10000000 |

Figure 1. Output Coding


Figure 2. Timing Diagram


Figure 3. Output Load 1

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | Value | UNIT |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |
| $V_{c c}$ | Measured to $\mathrm{D}_{\mathrm{GND}}$ | -0.5 to +7.0 | v |
| $V_{\text {EE }}$ | Measured to $\mathrm{A}_{\text {GND }}$ | +0.5 to -7.0 | V |
| $A_{\text {GND }}$ | Measured to $\mathrm{D}_{\mathrm{GND}}$ | -0.5 to +0.5 | V |
| INPUT VOLTAGE |  |  |  |
| CONV, NMINV, NLINV | Measured to $\mathrm{D}_{\mathrm{GND}}$ | -0.5 to $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
| $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}$ | Measured to $A_{\text {GND }}$ | $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$ | V |
| $\mathrm{V}_{\mathrm{RT}}$ | Measured to $V_{R B}$ | -4.0 to +4.0 | V |
| OUTPUT |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to $\mathrm{D}_{\mathrm{GND}}$ | -0.5 to $\mathrm{V}_{\mathrm{cc}}+0.5$ | $\checkmark$ |
| Applied Current ${ }^{\text {(2, 3, 4) }}$ | Externally forced | -3.0 to +6.0 | mA |
| Short Circuit Duration | Single output High to $\mathrm{D}_{\mathrm{GND}}$ | 1.0 | 5 |

## TEMPERATURE

| Operating, <br> Ambient | Military | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- |
|  | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Military | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | TEMPERATURE RANGE |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COMMERCIAL |  |  | MILITARY |  |  |  |
|  |  |  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |  |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |
| $V_{C C}$ | Positive Power Supply |  | 4.75 | 5.0 | 5.25 | 4.5 | 5.0 | 5.5 | V |
| $V_{\text {EE }}$ | Negative Power Supply |  | -4.9 | -5.2 | -5.5 | -4.9 | -5.2 | -5.5 | V |
| $\mathrm{V}_{\text {AGND }}$ | Analog Ground Voltage (ref $\mathrm{D}_{\text {GND }}$ ) |  | -0.1 | 0 | +0.1 | -0.1 | 0 | +0.1 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Positive Supply Current | $V_{\text {CC }}=$ Max., Static ${ }^{(1)}$ | - | 50 | 70 | - | 60 | 80 | mA |
| $\mathrm{I}_{\text {EE }}$ | Negative Supply Current | $\mathrm{V}_{\mathrm{EE}}=$ Max., Static (1) | - | -25 | -35 | - | -25 | -35 | mA |
| DIGITAL INPUTS (CONV, NMINV, NLINV) |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage, Logic LOW ${ }^{(4)}$ |  | -0.5 | - | 0.8 | -0.5 | - | 0.8 | V |
| $\mathrm{V}_{1 H}$ | Input Voltage, Logic HIGH ${ }^{(4)}$ |  | 2.0 | - | $\mathrm{V}_{C C}+.1$ | 2.0 | - | $\mathrm{V}_{\mathrm{cc}}+.1$ | V |
| $\mathrm{I}_{1 L}$ | Input Current, Logic LOW | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{l}}=0.5 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Current, Logic HIGH | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{H}}=2.4 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $I_{1}$ | Input Current, Max. Input Voltage | $V_{C C}=$ Max., $V_{1}=V_{C C}$ | - | - | 50 | - | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Digital Input Capacitance ${ }^{(4)}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1 \mathrm{MHz}$ | - | - | 15 | - | - | 15 | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |  |  |
| lol | Output Current, Logic LOW |  | - | - | 4.0 | - | - | 4.0 | mA |
| IOH | Output Current, Logic HIGH |  | - | - | -2 | - | - | -2 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage, Logic LOW | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{LL}}=$ Max. | - | - | 0.5 | - | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, Logic HIGH | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{I}_{\text {OH }}=$ Max. | 2.4 | - | - | 2.4 | - | - | V |
| los | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(2)}$ | - | - | -50 | - | - | -50 | mA |
| REFERENCE |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {RT }}$ | Most Positive Reference Voltage ${ }^{(3)}$ |  | -0.1 | 0 | +0.1 | -0.1 | 0 | +0.1 | V |
| $\mathrm{V}_{\text {RB }}$ | Most Negative Reference Voltage ${ }^{(3)}$ |  | -1.9 | -2.0 | -2.1 | -1.9 | -2.0 | -2.1 | V |
| $\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\text {RB }}$ | Reference Voltage Range |  | 1.8 | 2.0 | 2.2 | 1.8 | 2.0 | 2.2 | V |
| $\mathrm{I}_{\text {REF }}$ | Reference Current ( $\mathrm{R}_{T}$ to $\mathrm{R}_{B}$ ) | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom. | - | 5 | 9 | - | 6 | 10 | mA |
| $\mathrm{R}_{\text {REF }}$ | Reference Resistance ( $\mathrm{R}_{\mathrm{T}}$ to $\mathrm{R}_{\mathrm{B}}$ ) | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom. | 250 | 400 | - | 200 | 330 | - | Ohm |
| ANALOG INPUT |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{N}}$ | Input Voltage Range |  | $\mathrm{V}_{\text {AB }}$ | - | $\mathrm{V}_{\text {RT }}$ | $\mathrm{V}_{\text {RB }}$ | - | $\mathrm{V}_{\mathrm{RT}}$ | V |
| $\mathrm{R}_{\text {IN }}$ | Equiv. Input Resistance ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RB}}$ | 100 | - | - | 100 | - | - | KOhm |
| CIN | Equiv. Input Capacitance ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{RT},}, \mathrm{V}_{\mathrm{RB}}=$ Nom., $\mathrm{V}_{\mathrm{iN}}=\mathrm{V}_{\mathrm{RB}}$ | - | - | 50 | - | - | 50 | pF |
| $\mathrm{I}_{\text {CB }}$ | Input Const. Bias Current | $\mathrm{V}_{\mathrm{EE}}=\mathrm{Max}$. | - | - | 10 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\text {A }}$ | Ambient Temperature, Still Air |  | 0 | - | 70 | - | - | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{c}}$ | Case Temperature |  | - | - | - | -55 | - | + 125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Worst case, all digital inputs and outpūts̄ LOW.
2. Output HIGH, one pin to ground, one second duration.
3. $V_{R T}$ must be more positive than $V_{R B}$ and the voltage reference must be within the specified range. Although the device is specified and tested with the reference equal to 0 V and -2 V , the part will operate with $\mathrm{V}_{\mathrm{RT}}$ up to +2.1 V . Likewise, the reference range may vary from 1.2 V to 2.6 V .
4. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C48 x 20 ( 20 MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | TEMPERATURE RANGE |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COMMERCIAL |  |  | MILITARY |  |  |  |
|  |  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $\mathrm{F}_{5}$ | Conversion Rate | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}=$ |  | 20 | 30 | - | 20 | 30 | - | MSPS |
| $\mathrm{t}_{\text {PWL }}$ | CONV, Pulse Width Low ${ }^{(3)}$ |  |  | 18 | - | 100,000 | 18 | - | 100,000 | ns |
| $t_{\text {pWH }}$ | CONV, Pulse Width HIGH ${ }^{(3)}$ |  |  | 22 | - | 20,000 | 22 | - | 20,000 | ns |
| $\mathrm{t}_{\text {STO }}$ | Sampling Time Offset | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}=$ |  | 0 | - | 10 | 0 | - | 15 | ns |
| $\mathrm{E}_{\text {AP }}$ | Aperture Error ${ }^{(4)}$ |  |  | - | - | 60 | - | - | 60 | ps |
| $t_{0}$ | Digital Output Delay | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}$ | n., Load 1 | - | - | 30 | - | - | 35 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Digital Output Hold Time | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{V}_{\text {EE }}=$ | Min., Load 1 | 5 | - | - | 5 | - | - | ns |
| $\mathrm{E}_{\mathrm{LI}}$ | Linearity Error, Integral | $V_{\text {RT }}, V_{\text {RB }}=$ Nom. | $1 / 2 \mathrm{LSB}^{(2)}$ | - | - | 0.2 | - | - | 0.2 | \%FS |
|  |  |  | $3 / 4 \mathrm{LSB}^{(2)}$ | - | - | 0.3 | - | - | 0.3 | \%FS |
| $\mathrm{E}_{\mathrm{LD}}$ | Linearity Error, Differential | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom. |  | - | - | 0.2 | - | - | 0.2 | \%FS |
| CS | Code Size ${ }^{(1)}$ |  |  | 25 | 100 | 175 | 25 | 100 | 175 | \%Nom |
| $\mathrm{E}_{\text {or }}$ | Offset Error, Top | $\mathrm{V}_{\text {IN }}=$ midpoint of code 0 |  | - | 10 | 45 | - | 10 | 45 | mV |
| $\mathrm{E}_{O B}$ | Offset Error, Bottom | $\mathrm{V}_{1 \mathrm{~N}}=$ midpoint of code 255 |  | - | -10 | -30 | - | -10 | -30 | mV |
| $\mathrm{T}_{\mathrm{CO}}$ | Offset Error, Temperature Coefficient ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {RB }}$ |  | - | - | $\pm 20$ | - | - | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| BW | Bandwidth, Full Power Input |  |  | 7 | 12 | - | 5 | 10 | - | MHz |
| $\mathrm{T}_{\text {TR }}$ | Transient Response, Full Scale ${ }^{(4)}$ |  |  | - | - | 20 | - | - | 20 | nS |
| SNR | Signal to Noise Ratio | 20 MSPS Conversion Rate, 10 MHz Bandwidth |  |  |  |  |  |  |  |  |
|  | Peak Signal/RMS Noise | 1.248 MHz Input 2.438 MHz Input |  | $\begin{aligned} & 54 \\ & 53 \end{aligned}$ | $\begin{aligned} & 56 \\ & 56 \end{aligned}$ | - | $\begin{aligned} & 53 \\ & 52 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | - | $\underset{d B}{d B}$ |
|  | RMS Signal/RMS Noise | 1.248 MHz Input <br> 2.438 MHz Input |  | $\begin{array}{r} 45 \\ 44 \\ \hline \end{array}$ | $\begin{aligned} & 47 \\ & 47 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 44 \\ & 43 \end{aligned}$ | $\begin{aligned} & 46 \\ & 46 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 8 MHz White Noise Bandwidth 4 Sigma Loading 1.248 MHz Slot <br> 20 MSPS Conversion Rate |  | 36.5 | 39 | - | 36.5 | 39 | - | dB |
| DP | Differential Phase Error | $F_{S}=4 \times N T S C$ |  | - | . 5 | 1 | - | 5 | 1 | Degree |
| DG | Differential Gain Error | $\mathrm{F}_{\mathrm{S}}=4 \times$ NTSC |  | - | 1 | 2 | - | 1 | 2 | \% |

## NOTES:

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. No damage to the part will occur if Max. times are exceeded. See the Convert Section for more information about the Conv Max. time limitations.
4. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C48 $\times 30$ ( 30 MHz Version)

Specifications over the DC Electrical range unless otherwise stated.


NOTES:

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. No damage to the part will occur if Max. times are exceeded. See the Convert Section for more information about the Conv Max. time limitations.
4. This parameter is guaranteed but not tested in production.

## CALIBRATION

The calibration of the IDT75C48 involves the setting of the 1st and 255 th comparator thresholds to the desired voltages. This is done by varying the top and bottom voltages on the reference resistor chain, $V_{R T}$ and $V_{R B}$, to compensate for any internal offsets. Assuming a nominal 0 V to -2V reference range, apply $-0.0039 \mathrm{~V}(1 / 2$ LSB from 0 V ) to the analog input, continuously strobe the device and adjust $V_{\text {Bt }}$ until the converter output toggles between the codes of 0 and 1. To adjust the 255 th comparator, apply -1.996 V ( $1 / 2 \mathrm{LSB}$ from -2 V ) to the analog input and adjust $\mathrm{V}_{\mathrm{RB}}$ until the converter output toggles between the codes 254 and 255.

The offset errors are caused by the parasitic resistance between the package pins and the actual resistor chain on chip and are shown as R1 and R2 in the Functional Block Diagram. The offset errors, $\mathrm{E}_{\text {от }}$ and $\mathrm{E}_{\text {ов }}$ are specified in the AC Electrical Characteristics Table and indicate the degree of adjustment needed.

The previously described calibration scheme requires that both ends of the reference resistor chain be adjustable, i.e., be driven by operational amplifiers. A simpler method is to connect the top of the resistor chain, RT, to analog ground or OV and to adjust this end of the range with the input buffer offset control. The offset error at the bottom of the resistor chain results in a slight gain error, which can be compensated for by varying the voltage applied to RB. This is a preferred method for gain adjustment since it is not in the input signal path. See Figure 4 for a detailed circuit diagram of this method.

## TYPICAL INTERFACE

Figure 4 shows a typical application example for the IDT75C48. The analog input amplifier is a bipolar wideband operational amplifier whose low impedance output directly drives the A/D Converter. The input buffer amplifier is configured with a gain of minus two which will convert a standard video input signal ( $1 \mathrm{~V} p-\mathrm{p}$ ) to the recommended 2 V converter input range. All five $\mathrm{V}_{\mathrm{IN}}$ pins are connected together as close to the package as possible and the input buffer feedback loop is closed at this point. Bipolar inputs, as well as the calibration of the reference top, are accomplished using the offset control. A band-gap reference is used to provide a stable voltage for both the offset and gain control. A variable capacitor in the input buffer feedback loop allows optimization of either the step or frequency response and may be replaced by a fixed value in the final version of the printed circuit board.

To ensure operation to the rated specifications, proper decoupling is needed. The bypass capacitors should be located close to the chip with the shortest lead length possible. Massive ground planes are recommended. If separate digital and analog ground planes are used, they should be connected together at one point close to the IDT75C48.

The bottom reference voltage, $\mathrm{V}_{\mathrm{RB}}$, is supplied by an inverting amplifier buffered by a PNP transistor. The transistor provides a low impedance source and is necessary to provide the current flowing through the resistor chain. The bottom reference voltage may be adjusted to cancel the gain error introduced by the offset voltage, $\mathrm{E}_{\mathrm{OB}}$, as discussed in the calibration section.


Figure 4. Application Example


Figure 5. Mid-Point Adjust

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Plastic DIP
CERDIP ( 600 mil)
Leadless Chip Carrier
Small Outline IC

MHz
MHz
Standard Power, $1 / 2$ LSB Integral Linearity
Standard Power, $3 / 4$ LSB Integral Linearity Standard Power, 1 LSB Integral Linearity

Flash A/D Converter

## FEATURES:

- 8-bit resolution
- 30 MSPS conversion rate
- Overflow Output
- Low power consumption: 500 mW
- Guaranteed no missing codes
- Power-Down mode
- Extended analog input range
- On-chip EDC (Error Detection and Correction)
- Tri-state outputs
- Improved output logic HIGH drive, no pull-up needed
- No sample and hold required
- Differential Phase = 1 Degree
- Differential Gain $=2 \%$
- TTL-compatible
- Available in 28-pin CERDIP and Plastic DIP or LCC
- Military product is compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT75C58 is a 30 MegaSample per Second (MSPS), fully parallel, 8 -bit Flash Analog to Digital Converter. The wide input analog bandwidth of 10 MHz permits the conversion of analog input signals with full-power frequency components up to this limit with no input sample and hold. Low power consumption due to CEMOS ${ }^{\text {TM }}$ processing virtually eliminates thermal considerations. The IDT75C58 is available in 28-pin plastic and hermetic DIPs and a 28 -pin LCC.

The IDT75C58 consists of a reference voltage generator, 256 comparators, encoding and EDC (Error Detection and Correction) logic and an output data register. A single clock starts the conversion process and controls all internal operations. An additional comparator detects an Overflow condition ( $\mathrm{V}_{\mathbb{N}}$ more positive than Full-Scale +1 LSB) and activates the OVFL output. This output, together with two output enable inputs ( $\overline{\mathrm{OE} 1}$ and OE2), allow the stacking of two IDT75C58s for 9-bit resolution with no external components.

The IDT75C58 military Flash A/D Converters are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## GENERAL INFORMATION

The IDT75C58 has four functional sections: a comparator array, a reference voltage generator, encoding logic with EDC and output logic. The comparator array compares the input signal with 256 reference voltages to produce an N - of - 256 code. This is sometimes called a "Thermometer" code because all of the comparators with their reference voltage less than the input signal will be "on" while those with their reference above the input will be "off".

The reference voltage generator consists of a string of precisely matched resistors which generate the 256 voltages needed by the comparators. The voltages at the ends of the resistor string set the maximum and minimum conversion range and are typically oV and $-2 V$, respectively.

Included in the encoding function is Error Detection and Correction logic which ensures that a corrupted Thermometer code is correctly encoded.

The output logic latches and holds the data constant between samples. The output timing is designed for an easy interface to external latches or memories using the same clock as the ADC.

## POWER

The IDT75C58 requires two power supply voltages, $V_{C C}$ and $\mathrm{V}_{\mathrm{EE}}$. Typically, $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$. Two separate grounds are provided, Agnd and Dgnd, the analog and digital grounds. The difference between $\mathrm{A}_{\mathrm{Gn}}$ and DGnd must not exceed $\pm 0.1 \mathrm{~V}$ and all power and ground pins must be connected.

## REFERENCE

The IDT75C58 converts analog input signals that are within the range of the reference $\left(V_{R B} \leq V_{\mathbb{N}} \leq V_{R T}\right)$ intodigital form. $V_{R B}$ (Reference Bottom) and Vrt (Reference Top) are applied across the reference resistor chain and both must be within the range of +2.1 V to -2.1V. In addition, the voltage applied across the reference resistor chain ( $V_{R T}-V_{\text {RB }}$ ) must be between 1.8 V and 2.2 V , with $V_{\text {RT }}$ more positive than $V_{\text {RB }}$. Nominally, $\mathrm{V}_{\mathrm{RT}}=0.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{RB}}=-2.0 \mathrm{~V}$.

The IDT75C58 provides a midpoint tap, RM, which allows the converter to be adjusted for optimum linearity or a non-linear transfer function. Adjustment of RM is not necessary to meet the linearity specification. Figure 6 shows a circuit which will provide approximately $1 / 2$ LSB adjustment to the midpoint. The characteristic impedance of RM is about $170 \Omega$ and this node should be driven from a low impedance source. Any noise introduced at this point will couple directly into the resistor chain, seriously affecting performance.


Due to the unavoidable coupling with the clock and the input signal, $R_{T}$ and $R_{B}$ should provide low $A C$ impedance to ground. For applications with a fixed reference, a bypass capacitor is recommended.

## CONTROL

Two function control pins, $\overline{\mathrm{OE}}$ and OE2 control the outputs with the function shown in Table 1.

## IB Adj

Ananalog control pin, IB Adj, controls the bias current in the comparators. Normally, this pin is connected to analog ground. To reduce the quiescent current, a "power-down" mode, IB Adj may be connected to $V_{E E}$. For somewhat better analog performance at higher input frequencies, IB Adj may be connected to a voltage between Agnd and Vcc.

## CONVERT

The IDT75C58 begins a conversion with every rising edge of the convert signal, CONV. The analog input signal is sampled on the rising edge of CONV, while the outputs of the comparators are encoded on the falling edge. The next rising edge latches the encoder output which is presented on the output pins.

The input sample is taken within 15ns of the rising edge of CONV. This is called tsto or the Sampling Time Offset. This delay varies by a few nanoseconds from part to part and as a function of temperature, but the short term uncertainty or jitter is less than 60ps. If the maximum CONV pulse width HIGH time (tpwh) is exceeded, the accuracy of the input sample may be impaired. The maximum CONV pulse width LOW time (tpWL) may be exceeded, but the digital output data for the sample taken by the previous rising edge of CONV will be meaningless. It is recommended that CONV be held LOW during longer periods of inactivity.
The digital output data is presented at to, the Digital Output Delay Time, after the next rising edge of CONV. Previous output data is held for the tho (Output Hold Time) after the rising edge of CONV to allow for non-critical timing in the external circuitry. This means that the data for sample $\mathbf{N}$ is acquired while the converter is taking sample $N+2$.

## ANALOG INPUT

The IDT75C58 uses strobed, auto-zeroing, latching comparators. Both analog input pins must be connected together as close to the package as possible. The input signal must remain within the range of $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$ to prevent damage to the device.

If the analog input signal is within the reference voltage range, the output will be a binary number between 0 and 255 . An input signal below $\mathrm{V}_{\text {RB }}$ will yield a full-scale (all outputs low) output while an input above Vrt will cause an OVFL output.

| STEP | RANGE |  | OUTPUT | OVFL |
| :---: | :---: | :---: | :---: | :---: |
|  | -2.0000 V FS | -2.0480 V FS |  |  |
|  | $7.8125 \mathrm{mV} /$ Step | $8.000 \mathrm{mV} / \mathrm{Step}$ |  |  |
| 256 | 0.0000 V | 0.0000 V | 1111111 | 1 |
| 255 | -0.0078 V | -0.000 V | 1111111 | 0 |
| 254 | -0.0156 V | -0.0160 V | 11111110 | 0 |
| $\vdots$ | -0.9961 V | -1.060 V | 10000000 | $\vdots$ |
| 129 | -1.0039 V | -1.0240 V | 01111111 | 0 |
| 128 | -1.0118 V | -1.0320 V | 01111110 | 0 |
| $\vdots$ | $\vdots$ | -2.040 V | 00000001 | $\vdots$ |
| 001 | -1.9921 V | -2.0000 V |  | 0000000 |
| 000 |  |  | 0 |  |

Figure 1. Output Coding


Figure 2. Timing Diagram


Figure 3. Output, Enable/Disable Timing

| $\overline{O E 1}$ | OE2 | $D_{0}-D_{7}$ | OVFL |
| :---: | :---: | :--- | :--- |
| 0 | 1 | Valid | Valid |
| 1 | 1 | High $Z$ | Valid |
| $X$ | 0 | High $Z$ | High $Z$ |



Figure 4. Output Load 1

Table 1. Function Control

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | Measured to $\mathrm{D}_{\mathrm{GND}}$ | -0.5 to +7.0 | V |
| $V_{E E}$ | Measured to $A_{\text {GND }}$ | -0.5 to -7.0 | V |
| $\mathrm{A}_{\text {GND }}$ | Measured to $\mathrm{D}_{\text {GND }}$ | -0.5 to +0.5 | V |
| INPUT VOLTAGE |  |  |  |
| CONV, $\overline{O E 1}, \mathrm{OE} 2$ | Measured to $\mathrm{D}_{\mathrm{GND}}$ | -0.5 to $V_{c c}+0.5$ | V |
| $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}$ | Measured to $\mathrm{A}_{\text {GND }}$ | $V_{C C}$ to $V_{E E}$ | V |
| $V_{\text {RT }}$ | Measured to $V_{R B}$ | -4.0 to +4.0 | V |
| OUTPUT |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to $\mathrm{D}_{\text {GND }}$ | -0.5 to $V_{C C}+0.5$ | $V$ |
| Applied Current ${ }^{(2,3,4)}$ - | Externally forced | -3.0 to +6.0 | mA |
| Short Circuit Duration | Single output High to $\mathrm{D}_{\text {GND }}$ | 1.0 | S |
| TEMPERATURE |  |  |  |
| Operating, Ambient | Military | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Military | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | TEMPERATURE RANGE |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COMMERCIAL |  |  | MILITARY |  |  |  |
|  |  |  | MIN. | NOM. | max. | MIN. | NOM. | MAX. |  |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |
| $V_{\text {cc }}$ | Positive Power Supply |  | 4.75 | 5.0 | 5.25 | 4.5 | 5.0 | 5.5 | V |
| $V_{\text {EE }}$ | Negative Power Supply |  | -4.75 | -5.2 | -5.5 | -4.5 | -5.2 | -5.5 | V |
| $\mathrm{V}_{\text {AGND }}$ | Analog Ground Voltage (ref $\mathrm{D}_{\mathrm{GND}}$ ) |  | -0.1 | 0 | +0.1 | -0.1 | 0 | +0.1 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Positive Supply Current | $V_{C C}=$ Max., Static ${ }^{(1)}$ | - | 50 | 70 | - | 60 | 80 | mA |
| $\mathrm{I}_{\text {EE }}$ | Negative Supply Current | $\mathrm{V}_{\text {EE }}=$ Max., Static (1) | - | -15 | -25 | - | -15 | -25 | mA |
| DIGITAL INPUTS (CONV, NMINV, NLINV) |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{12}$ | Input Voltage, Logic LOW ${ }^{(4)}$ |  | -0.5 | - | 0.8 | -0.5 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage, Logic HIGH ${ }^{(4)}$ |  | 2.0 | - | $\mathrm{V}_{\mathrm{cc}}+.1$ | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}+.1$ | V |
| $\mathrm{I}_{\text {IL }}$ | Input Current, Logic LOW | $\mathrm{V}_{C C}=\mathrm{Max} ., \mathrm{V}_{\mathrm{LL}}=0.5 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}$ | Input Current, Logic HIGH | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{1 H}=2.4 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }_{1}$ | Input Current, Max. Input Voltage | $V_{C C}=$ Max., $V_{1}=V_{C C}$ | - | - | 50 | - | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Digital Input Capacitance ${ }^{(4)}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1 \mathrm{MHz}$ | - | - | 15 | - | - | 15 | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |  |  |
| 1 OL | Output Current, Logic LOW | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{0}=0.4 \mathrm{~V}$ | - | - | 4.0 | - | - | 4.0 | mA |
| $\mathrm{IOH}^{\text {r }}$ | Output Current, Logic HIGH | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | -2 | - | - | -2 | mA |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output High Z Current ${ }^{(4)}$ | $V_{C C}=$ Max. | - | 5 | - | - | 5 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, Logic HIGH | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=$ Max. | 2.4 | - | - | 2.4 | - | - | V |
| V o. | Output Voltage, Logic Low | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{LL}}=\mathrm{Max}$. | - | - | 0.5 | - | - | 0.5 | V |
| los | Output Short Circuit Current | $V_{C C}=$ Max. ${ }^{(2)}$ | - | - | -50 | - | - | -50 | mA |
| REFERENCE |  |  |  |  |  |  |  |  |  |
| $V_{\text {RT }}$ | Most Positive Reference Voltage ${ }^{(3)}$ |  | -0.1 | 0 | +0.1 | -0.1 | 0 | +0.1 | V |
| $\mathrm{V}_{\mathrm{BB}}$ | Most Negative Reference Voltage (3) | - | -1.9 | -2.0 | -2.1 | -1.9 | -2.0 | -2.1 | V |
| $\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\mathrm{RB}}$ | Reference Voltage Range |  | 1.8 | 2.0 | 2.2 | 1.8 | 2.0 | 2.2 | $v$ |
| $\mathrm{I}_{\text {REF }}$ | Reference Current ( $\mathrm{R}_{\mathrm{T}}$ to $\mathrm{R}_{\mathrm{B}}$ ) | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom. | - | 5 | 9 | - | 6 | 10 | mA |
| $\mathrm{R}_{\text {REF }}$ | Reference Resistance ( $\mathrm{R}_{\mathrm{T}}$ to $\mathrm{R}_{\mathrm{B}}$ ) | $V_{\text {RT }}, V_{\text {RB }}=$ Nom. | 250 | 400 | - | 220 | 330 | - | Ohm |
| ANALOG INPUT |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | $\mathrm{V}_{\mathrm{RB}}$ | - | $\mathrm{V}_{\mathrm{RT}}$ | $\mathrm{V}_{\text {RB }}$ | - | $\mathrm{V}_{\text {RT }}$ | V |
| $\mathrm{R}_{\text {IN }}$ | Equiv. Input Resistance (4) | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RB}}$ | 100 | - | - | 100 | - | - | KOhm |
| $\mathrm{Cl}_{\text {IN }}$ | Equiv. Input Capacitance ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{R B}$ | - | - | 50 | - | - | 50 | pF |
| $I_{C B}$ | Input Const. Bias Current | $\mathrm{V}_{\mathrm{EE}}=$ Max. | - | - | 10 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\text {A }}$ | Ambient Temperature, Still Air |  | 0 | - | 70 | - | - | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Case Temperature | $\cdots \cdots$ | - | - | - | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Worst case, all digital inputs and outputs LOW.
2. Output HIGH, one pin to ground, one second duration.
3. $V_{R T}$ must be more positive than $V_{R B}$ and the voltage reference must be within the specified range. Although the device is specified and tested with the reference equal to $O \mathrm{~V}$ and -2 V , the part will operate with $\mathrm{V}_{\mathrm{RT}}$ up to +2.1 V . Likewise, the reference range may vary from 1.2 V to 2.6 V .
4. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C58 x 20 ( 20 MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | TEMPERATURE RANGE |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COMMERCIAL |  |  | MILITARY |  |  |  |
|  |  |  |  | MIN. | TYP. | max. | MIN. | TYP. | MAX. |  |
| $\mathrm{F}_{\text {S }}$ | Conversion Rate | $\mathrm{V}_{C C}=$ Min.. $\mathrm{V}_{\mathrm{EE}}=$ | Min. | 20 | 30 | - | 20 | 30 | - | MSPS |
| $\mathrm{t}_{\text {PWL }}$ | CONV, Pulse Width Low ${ }^{(4)}$ |  |  | 18 | - | 100,000 | 18 | - | 100,000 | ns |
| $\mathrm{t}_{\text {PWH }}$ | CONV, Pulse Width HIGH ${ }^{(4)}$ |  |  | 22 | - | 20,000 | 22 | - | 20,000 | ns |
| $\mathrm{t}_{\text {STO }}$ | Sampling Time Offset | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}=$ |  | 0 | - | 10 | 0 | - | 15 | ns |
| $E_{\text {AP }}$ | Aperture Error ${ }^{(5)}$ |  |  | - | - | 60 | - | - | 60 | ps |
| $t_{\text {d }}$ | Digital Output Delay | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}$ | n., Load 1 | - | - | 30 | - | - | 35 | ns |
| tho | Digital Output Hold Time | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}=$ | Min., Load 1. | 5 | - | - | 5 | - | - | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Output Disable Time from High ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}$ | Min., Load 1 | - | 5 | 10 | - | 5 | 10 | ns |
| tiz | Output Disable Time from Low ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}=$ | Min., Load 1 | - | 5 | 10 | - | 5 | 10 | ns |
| $\mathrm{t}_{\mathrm{zH}}$ | Output Enable Time to High ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}=$ | Min., Load 1 | - | 12 | 18 | - | 12 | - | ns |
| $\mathrm{t}_{\mathrm{z}}$ | Output Enable Time to Low ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}=$ | Sin., Load 1 | - | 12 | 18 | - | 12 | 18 | ns |
| $\mathrm{E}_{\mathrm{L}}$ | Linearity Error, Integral | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom. | $1 / 2 \mathrm{LSB}{ }^{(2)}$ | - | - | 0.2 | - | - | 0.2 | \%FS |
|  |  |  | 3/4 LSB ${ }^{(2)}$ | - | - | 0.3 | - | - | 0.3 | \%FS. |
| $\mathrm{E}_{\mathrm{LD}}$ | Linearity Error, Differential | $V_{\text {RT }}, V_{\text {RB }}=$ Nom. |  | - | - | 0.2 | - | - | 0.2 | \%FS |
| CS | Code Size (1) |  |  | 25 | 100 | 175 | 25 | 100 | 175 | \%Nom |
| $\mathrm{E}_{\text {OT }}$ | Offset Error, Top | $\mathrm{V}_{\text {IN }}=$ midpoint code 255 |  | - | 10 | 20 | - | 10 | 20 | mV |
| $\mathrm{E}_{\mathrm{OB}}$ | Offset Error, Bottom | $\mathrm{V}_{\text {IN }}=$ midpoint code 0 |  | - | -10 | -20 | - | -10 | -20 | mV |
| $\mathrm{E}_{0}$ | Offset Error, OVFL ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RT}}$ |  | -6 | 0 | 6 | -6 | 0 | 6 | mV |
| $\mathrm{T}_{\text {co }}$ | Offset Error, Temperature Coefficient ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RB}}$ |  | - | - | $\pm 20$ | - | - | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$. |
| BW | Bandwidth, Full Power Input |  |  | 7 | 12 | - | 5 | 10 | - | MHz |
| $\mathrm{T}_{\mathrm{T}}$ | Transient Response, Full Scale ${ }^{(5)}$ |  |  | - | - | 20 | - | - | 20 | nS |
| SNR | Signal to Noise Ratio | 20 MSPS Conversion Rate. 10 MHz Bandwidth |  |  |  |  |  |  |  |  |
|  | Peak Signal/RMS Noise | 1.248 MHz Input <br> 2.438 MHz Input |  | $\begin{array}{r} 54 \\ 53 \\ \hline \end{array}$ | $\begin{aligned} & 56 \\ & 56 \end{aligned}$ | - | $\begin{aligned} & 53 \\ & 52 \\ & \hline \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | RMS Signal/RMS Noise | 1.248 MHz Input <br> 2.438 MHz Input |  | $\begin{aligned} & 45 \\ & 44 \\ & \hline \end{aligned}$ | $\begin{aligned} & 47 \\ & 47 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 44 \\ 43 \\ \hline \end{array}$ | $\begin{aligned} & 46 \\ & 46 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 10 MHz White Noise Bandwidth 4 Sigma Loading 1.248 MHz Slot <br> 20 MSPS Conversion Rate |  | 36.5 | 39 | - | 36.5 | 39 | - | dB |
| DP | Differential Phase Error | $\mathrm{F}_{\mathrm{S}}=4 \times$ NTSC |  | - | . 5 | 1 | - | . 5 | 1 | Degree |
| DG | Differential Gain Error | $\mathrm{F}_{\mathrm{S}}=4 \times$ NTSC |  | - | 1 | 2 | - | 1 | 2 | \% |

## NOTES:

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. A OmV offiset means 1 LSB above the 255 th code threshold.
4. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
5. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C58 x 30 ( 30 MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | TEMPERATURE RANGE |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COMMERCIAL |  |  | MILITARY |  |  |  |
|  |  |  |  | MIN. | TYP. | maX. | MIN. | TYP. | MAX. |  |
| $\mathrm{F}_{\text {S }}$ | Conversion Rate | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{EE}}=$ |  | 30 | 40 | - | 30 | 40 | - | MSPS |
| ${ }^{\text {t }}{ }_{\text {PWL }}$ | CONV, Pulse Width Low ${ }^{(4)}$ |  |  | 14 | - | 100,000 | 14 | - | 100,000 | ns |
| $\mathrm{t}_{\text {PWH }}$ | CONV, Pulse Width HIGH ${ }^{(4)}$ |  |  | 14 | - | 20,000 | 14 | - | 20,000 | ns |
| $\mathrm{t}_{\text {STO }}$ | Sampling Time Offset | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\text {EE }}=$ |  | 0 | - | 10 | 0 | - | 15 | ns |
| $\mathrm{E}_{\text {AP }}$ | Aperture Error ${ }^{(5)}$ |  |  | - | - | 60 | - | - | 60 | ps |
| $t_{D}$ | Digital Output Delay | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}=$ | Min., Load 1 | - | - | 25 | - | - | 28 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Digital Output Hold Time | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}=$ | Min., Load 1 | 5 | - | - | 5 | - | - | ns |
| $t_{\text {Hz }}$ | Output Disable Time from High ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}=$ | Min., Load 1 | - | 5 | - | - | 5 | - | ns |
| tLz | Output Disable Time from Low ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {EE }}=$ | Min., Load 1 | - | 5 | - | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable Time to High ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}=$ | Min., Load 1 | - | 12 | -- | - | 12 | - | ns |
| $\mathrm{t}_{\mathrm{zL}}$ | Output Enable Time to Low ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}$ | n., Load 1 | - | 12 | - | - | 12 | - | ns |
|  |  |  | 3/4 LSB ${ }^{(2)}$ | - | - | 0.3 | - | - | 0.3 | \%FS |
| $\mathrm{ELI}^{\text {L }}$ | Linearity Error, Integral | $V_{\text {RT }}, V_{R B}=N$ | 1 LSB (2) | - | - | 0.4 | - | - | 0.4 | \%FS |
| $E_{\text {LD }}$ | Linearity Error, Differential | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom. |  | - | - | 0.2 | - | - | 0.2 | \%FS |
| CS | Code Size (1) |  |  | 25 | 100 | 175 | 25 | 100 | 175 | \%Nom |
| $\mathrm{E}_{\text {OT }}$ | Offset Error, Top | $\mathrm{V}_{1 \mathrm{I}}=$ midpoint cod |  | - | 10 | 45 | - | 45 | 20 | mV |
| $\mathrm{E}_{\mathrm{OB}}$ | Offset Error, Bottom | $\mathrm{V}_{\mathrm{IN}}=$ midpoint cod |  | - | -10 | -30 | - | -30 | -20 | mV |
| $\mathrm{E}_{00}$ | Offset Error, OVFL ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RT}}$ |  | -6 | 0 | 6 | -6 | 0 | 6 | mV |
| $\mathrm{T}_{\mathrm{CO}}$ | Offset Error, Temperature Coefficient ${ }^{(5)}$ | $V_{\text {IN }}=V_{\text {RB }}$ |  | - | - | $\pm 20$ | - | - | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| BW | Bandwidth, Full Power Input |  |  | 10 | 13 | - | 8 | 10 | - | MHz |
| $T_{\text {TR }}$ | Transient Response, Full Scale ${ }^{(5)}$ |  |  | - | - | 20 | - | - | 20 | nS |
| SNR | Signal to Noise Ratio | 30 MSPS Conversion Rate, <br> 15 MHz Bandwidth |  |  |  |  |  |  |  |  |
|  | Peak Signal/RMS Noise | 5 MHz Input 10 MHz Input |  | $\begin{aligned} & 50 \\ & 49 \end{aligned}$ | $\begin{aligned} & 53 \\ & 52 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 49 \\ & 48 \end{aligned}$ | $\begin{aligned} & 53 \\ & 52 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} \mathrm{dB} \\ \mathrm{~dB} \\ \hline \end{array}$ |
|  | RMS Signal/RMS Noise | 5 MHz Input 10 MHz Input |  | $\begin{aligned} & 41 \\ & 40 \end{aligned}$ | $\begin{aligned} & 44 \\ & 43 \end{aligned}$ | $\overline{-}$ | $\begin{aligned} & 40 \\ & 39 \end{aligned}$ | $\begin{aligned} & 44 \\ & 43 \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 15 MHz White Noise Bandwidth 4 Sigma Loading 5 MHz Slot 30 MSPS Conversion Rate |  | - | - | - | - | - | - | dB |
| DP | Differential Phase Error | $\mathrm{F}_{\mathrm{S}}=4 \times$ NTSC |  | - | . 5 | 1 | - | . 5 | 1 | Degree |
| DG | Differential Gain Error | $\mathrm{F}_{\text {S }}=4 \times$ NTSC |  | - | 1 | 2 | - | 1 | 2 | \% |

## NOTES:

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. A OmV offset means 1 LSB above the 255th code threshold.
4. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
5. This parameter is guaranteed but not tested in production.

## CALIBRATION

The calibration of the IDT75C58 involves the setting of the 1st and 255th comparator thresholds to the desired voltages. This is done by varying the top and bottom voltages on the reference resistor chain, $V_{R T}$ and $V_{R B}$, to compensate for any internal offsets. Assuming a nominal 0 V to -2 V reference range, apply $-0.0039 \mathrm{~V}(1 / 2$ LSB from OV) to the analog input, continuously strobe the device and adjust $V_{R T}$ until the OVFL output toggles between 0 and 1. To adjust the first comparator, apply -1.996 V ( $1 / 2 \mathrm{LSB}$ from -2 V ) to the analog input and adjust $V_{\text {RB }}$ until the converter output toggles between the codes 0 and 1.

The offset errors are caused by the parasitic resistance between the package pins and the actual resistor chain on-chip and are shown as R1 and R2 in the Functional Block Diagram. The offset errors, $\mathrm{E}_{\mathrm{Or}}$ and $\mathrm{E}_{0 \mathrm{~B}}$, are specified in the AC Electrical Characteristics and indicate the degree of adjustment needed.

The previously described calibration scheme requires that both ends of the reference resistor chain be adjustable, i.e. be driven by operational amplifiers. A simpler method is to connect the top of the resistor chain, $\mathrm{R}_{\mathrm{T}}$, to analog ground or OV and to adjust this end of the range with the input buffer offset control. The offset error at the bottom of the resistor chain results in a slight gain error which can be compensated for by varying the voltage applied to $\mathrm{R}_{\mathrm{B}}$. This is a preferred method for gain adjustment since it is not in the input signal path. See Figure 5 for a detailed circuit diagram of this method.

## TYPICAL INTERFACE

Figure 5 shows a typical application example for the IDT75C58. The analog input amplifier is a bipolar wideband operational amplifier whose low impedance output directly drives the A/D Converter. The input buffer amplifier is configured with a gain of minus two which will convert a standard video input signal ( $1 \mathrm{Vp-p}$ ) to the recommended 2 V converter input range. Both $\mathrm{V}_{\mathrm{IN}}$ pins are connected together as close to the package as possible and the input buffer feedback loop is closed at this point. Bipolar inputs, as well as the calibration of the reference top, are accomplished using the offset control. A band-gap reference is used to provide a stable voltage for both the offset and gain control. A variable capacitor in the input buffer feedback loop allows optimization of either the step or frequency response and may be replaced by a fixed value in the final version of the printed circuit board.

To ensure operation to the rated specifications, proper decoupling is needed. The bypass capacitors should be located close to the chip with the shortest lead length possible. Massive ground planes are recommended. If separate digital and ground planes are used, they should be connected together at one point close to the IDT75C58.

The bottom reference voltage, $\mathrm{V}_{\mathrm{RB}}$, is supplied by an inverting amplifier buffered by a PNP transistor. The transistor provides a low impedance source and is necessary to provide the current flowing through the resistor chain. The bottom reference voltage may be adjusted to cancel the gain error introduced by the offset voltage, $E_{o b}$, as discussed in the calibration section.


Figure 5. Application Example


Figure 6. Mid-Point Adjust


Figure 7. Simplified 9-Bit Application

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
Plastic Dip
CERDIP ( 600 mil )
LCC ( 450 mil square)
Small Outline IC

MHz
MHz
Standard Power, 1/2 LSB Integral Linearity
Standard Power, 3/4 LSB Intregral Linearity Standard Power, 1 LSB Integral Linearity

Flash A/D Converter

## FEATURES:

- Complete Analog to Digital Converter System
- No External Buffer Amplifier or S/H Required
- 20 MHz Sampling Rate
- 10 MHz Full Power Analog Input Bandwidth
- Pin Strappable Unipolar or Bipolar Input Ranges
- External Offset and Gain Adjust
- TTL Compatible, Three State Outputs
- Overflow Output Flag
- $\pm 5 \mathrm{~V}$ Power Supply Operation
- 1000 mW Maximum Power Dissipation
- 24-pin, 600 mil Wide Plastic Module Construction


## DESCRIPTION:

The IDT75MB58 is a complete, 20MSPS (Mega Samples per Second) Analog to Digital Converter subsystem. This module combines all of the components needed to digitize video speed analog signals ( 10 MHz full-scale analog input bandwidth) into 8 -bit digital words.

The IDT75MB58 module consists of a buffer amplifier, reference voltage generator and a 20MSPS Flash ADC all housed in surfacemount packages mounted on an FR4 plastic substrate. Combining all analog functions with the Flash ADC significantly reduces board space requirements as well as design costs.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

| $v_{\mathrm{IN}} \sqrt{1}$ | 24 | BUFFER OUT |
| :---: | :---: | :---: |
| AGND 2 | 23 | OfFSET ADJ |
| $V_{C C}(+5.0 \mathrm{~V})[3$ | 22 | GAIN ADJ |
| OE2 4 | 21 | REF 2 |
| OE1 5 | 20 | REF 1 |
| OVFL 6 | 19 | RB |
| D7 (MSB) 7 | 18 | $V_{\text {EEA }}(-5.0 \mathrm{~V})$ |
| D6[8 | 17 | IB ADJ |
| D5 0 | 16 | DGND |
| D4 10 | 15 | CONV |
| D3 11 | 14 | D0 (LSB) |
| D2 12 | 13 | D1 |

24-PIN DIP (TOP VIEW)

## DESCRIPTION

The IDT75MB58 is a complete, 20MSPS (Mega Samples per Second) Analog to Digital Converter subsystem. This module combines all of the components needed to digitize video speed analog signals ( 10 MHz full-scale analog input bandwidth) into 8 -bit digital words.

The IDT75MB58 module consists of a buffer amplifier, reference voltage generator and a 20MSPS Flash ADC all housed in surfacemount packages mounted on an FR4 plastic substrate. Combining all analog functions with the Flash ADC significantly reduces board space requirements as well as design costs.

## GENERAL INFORMATION

The IDT75MB58 consists of three functional blocks: The input buffer amplifier, the reference voltage generator and the Flash Analog to Digital Converter.

For more information about the Flash ADC and the input buffer amplifier, refer to the IDT75C58 and Harris HA2539 data sheets.

## THEORY OF OPERATION

The input buffer amplifier has been designed to provide flat response up to ${ }^{\sim} 10 \mathrm{MHz}$ full scale frequency. The input impedance is set at $\sim 1 \mathrm{~K}$ Ohms with an input range of $O \mathrm{~V}$ to +1 V . The output of the amplifier is available, through a $500 \Omega$ isolation resistor, as a test point or for application circuits.

An internal 1.22 V bandgap voltage reference is available to derive the -2.00 V for the Flash ADC's reference bottom (RB) input. The actual voltage input to the RB generator may be supplied externally to REF2, pin 21, but is usually strapped to the internal reference REF1, Pin 20.

The conversion range of the IDT75MB58 is set by the voltages
applied to the top and bottom of the reference resistor ladder of the Flash ADC, $\mathrm{R}_{\mathrm{t}}$ and $\mathrm{R}_{\mathrm{B}}$. $\mathrm{R}_{\mathrm{t}}$ is internally connected to analog ground setting the top of the conversion range. $\mathrm{R}_{\mathrm{B}}$ is connected to the reference generator as described above. The gain of the module is adjusted by varying $V_{\text {RB }}$.

A conversion is initiated on every rising edge of CLK. At this time a sample is taken of the buffered analog input signal. The 255 comparator outputs are latched and converted to binary code on the falling edge of CLK. Output data is presented, after a delay time, on the next rising edge of CLK. The easiest way to register the output data is on the third rising edge of CLK. The chip specifications guarantee a hold time for easy interface to an external register.

## POWER

The IDT75C58 requires two power supply voltages, $V_{c c}$ and $\mathrm{V}_{\mathrm{EE}}$. Typically, $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$. Two separate ground pins are provided, AGND and DGND, however, they are internally connected. It is recommended that a one ground system be maintained and both AGND and DGND be connected together under the device. If a two ground system is used, the analog ground should be connected to AGND and the digital ground to DGND.

## REFERENCE

The IDT75MB58 contains all circuitry needed to generate the negative reference voltage for the Flash ADC. A bandgap reference voltage, 1.22 V , is available on REF1, pin 20 . This voltage is usually strapped to the reference voltage generator input REF2, pin 21. The actual voltage applied to the Flash ADC is availableon RB, pin 19 , isolated by a $500 \Omega$ resistance and is typically -2.00 V .

## ANALOG INPUT

The analog input of the IDT75MB58 drives a buffer amplifier, configured with a gain of -2 , which drives the Flash ADC. Typically, the analog input can accept either a unipolar 0 to +1 V or bipolar $\pm 0.5 \mathrm{~V}$ input range. Other input ranges may be accommodated by attenuating the input signal as shown below. The equations to determine R1 and R2 are:


Input Attenuator

$$
\begin{aligned}
& \text { R2 }=\frac{1}{\frac{V_{R}}{Z_{I N}}-\frac{1}{1000}} \\
& R 1=\quad Z I N-\frac{1000 R 2}{R 2+1000}
\end{aligned}
$$

Where $V_{R}$ is the desired input voltage range, $Z_{I N}$ is the desired input impedance and $1000 \pm 1 \%$ is the constant input resistance of the module.

Bipolar operation is obtained by leaving OFFSET ADJ, pin 23 open. Conversely, unipolar operation is possible with pin 23 connected to AGND. The OFFSET ADJ pin is also used to set the accuracy of the system. Please refer to the calibration section for more details.

The actual voltage applied to the Flash ADC is made available at BUFFER OUT, pin 24, through a $500 \Omega$ isolation resistor.

## CONTROL

Two function control pins, $\overline{O E 1}$ and OE2 control the outputs with the function shown in Table 1. These inputs determine the HI-Z status of the data outputs and OVFL.

## IB ADJ

An analog control IB Adj, pin 17, controls the bias current in the comparators. Normally, this pin is connected to analog ground. To reduce the quiescent current, a "power-down" mode, IB ADJ may .. be connected to $\mathrm{V}_{\mathrm{EE}}$. For somewhat better analog performance at higher input frequencies, IB ADJ may be connected to a voltage between AGND and Vcc.

## CONVERT

The IDT75MB58 begins a conversion with every rising edge of the convert signal, CONV. The analog input signal is sampled on the rising edge of CONV, while the outputs of the comparators are encoded on the falling edge. The next rising edge latches the encoder output which is presented on the output pins.

The input sample is taken within 15ns of the rising edge of CONV. This is called tsto or the Sampling Time Offset. This delay varies by a few nanoseconds from part to part and as a function of temperature, but the short term uncertainty or jitter is less than 60ps. If the maximum CONV pulse width HIGH time ( $\mathrm{t}_{\mathrm{pwH}}$ ) is exceeded, the accuracy of the input sample may be impaired. The maximum CONV pulse width LOW time (tpwL) may be exceeded,
but the digital output data for the sample taken by the previous rising edge of CONV will be meaningless. It is recommended that CONV be held LOW during longer periods of inactivity.

The digital output data is presented at $\mathrm{t}_{\mathrm{D}}$, the Digital Output Delay Time, after the next rising edge of CONV. Previous output data is held for the $t_{\text {Ho }}$ (Output Hold Time) after the rising edge of CONV to allow for non-critical timing in the external circuitry. This means that the data for sample N is acquired while the converter is taking sample $N+2$.

## CALIBRATION

The IDT75MB58 provides controls for adjusting the gain and offset of the system. OFFSET ADJ, pin 23, varies the DClevel of the input buffer amplifier. When this pin is left open, a -0.5 V offset is introduced into the buffer amplifier allowing a $\pm 0.5 \mathrm{~V}$ bipolar input signal to correctly drive the Flash ADC (translating the signal to a OV to -2 V range). When the OFFSET ADJ pin is connected to AGND, no offset is introduced, accomodating a OV to 1 V unipolar input signal. The OFFSET ADJ pin can also be used to adjust the DC accuracy of the Flash Modules. Two methods for trimming unipolar offset are shown in Figure 1. The simpler method, shown in Fig. 1a), depends on the absolute resistor stability over temperature. A more elegant approach, shown in b) reduces self-heating and dissipates less power.

Offset trim for Bipolar input signals is simpler and is shown in Fig. 2. The range of adjustment is $\pm 75 \mathrm{mV}$ or approximately 19 LSB . GAIN ADJ, pin 22, varies the voltage applied to the reference resistor ladder of the Flash ADC, effectively varying the gain of the system. Note that larger gain decreases may be obtained by padding the analog input. A typical circuit for gain adjustment is shown in Figure 3 while a more stable circuit is shown in Figure 4.

A)

B)

Figure 1. Unipolar Offset Adjust Circuit


Figure 2. Bipolar Offset Adjust Circuit


Figure 3. Gain Adjust Circuit


Figure 4. Gain Adjust Circuit ( $\pm 10 \%$ )

| STEP | RANGE |  | OUTPUT | OVFL |
| :---: | :---: | :---: | :---: | :---: |
| CODE CENTERS | $\begin{aligned} & \text { BIPOLAR } \\ & \pm 0.5 \mathrm{~V} \text { FS } \\ & 3.90 \mathrm{mV} / \mathrm{Step} \end{aligned}$ | $\begin{aligned} & \text { UNIPOLAR } \\ & 0 \text { TO + IV FS } \\ & 3.90 \mathrm{mV} / \text { Step } \end{aligned}$ |  |  |
| 256 | -0.5000V | 0.0000 V | 11111111 | 1 |
| 255 | -0.4961V | 0.0039 V | 11111111 | 0 |
| 254 | -0.4922V | 0.0078 V | 11111110 | 0 |
| 129 | -0.0039V | 0.4961 V | 10000000 | 0 |
| 128 | 0.0000 V | 0.5000 V | 01111111 | 0 |
| 127 | 0.0039 V | 0.5039 V | 01111110 | 0 |
| 001 | 0.4961 V | 0.9961 V | 00000001 | 0 |
| 000 | 0.5000 V | 1.0000 V | 00000000 | 0 |

Figure 5. Output Coding


Figure 6. Timing Diagram


Figure 7. Output, Enable/Disable Timing

| $\overline{\text { OE1 }}$ | OE2 | $D_{0}-D_{7}$ | OVFL |
| :---: | :---: | :--- | :--- |
| 0 | 1 | Valid | Valid |
| 1 | 1 | High $Z$ | Valid |
| $\times$ | 0 | High $Z$ | High $Z$ |

Table 1. Function Control

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | Value | UNIT |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Measured to $A_{\text {GND }}$ | -0.5 to +7.0 | V |
| $V_{\text {EE }}$ | Measured to $\mathrm{A}_{\text {GND }}$ | +0.5 to -7.0 | V |
| INPUT VOLTAGE |  |  |  |
| CONV, $\overline{\mathrm{OE} 1}, \mathrm{OE} 2$ | Measured to $\mathrm{D}_{\text {GND }}$ | -0.5 to $\mathrm{Vcc}+0.5$ | V |
| $\mathrm{V}_{\text {IN }}$, REF2 | Measured to $A_{G N D}$ | $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$ | $\checkmark$ |
| OUTPUT |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to $\mathrm{D}_{\text {GND }}$ | -0.5 to $V_{\mathrm{cc}}+0.5$ | $\checkmark$ |
| Applied Current ${ }^{(2,3,4)}$ | Externally forced | -3.0 to +6.0 | mA |
| Short Circuit Duration | Single output High to $\mathrm{D}_{\text {GND }}$ | 1.0 | S |
| TEMPERATURE |  |  |  |
| Operating, Ambient | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | TEMPERATURE RANGE |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COMMERCIAL |  |  |  |
|  |  |  | MIN. | NOM. | MAX. |  |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Positive Power Supply |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Power Supply |  | -4.75 | -5.0 | -5.5 | V. |
| lcc | Positive Supply Current | $V_{C C}=$ Max., Static ${ }^{(1)}$ | - | - | 110 | mA |
| $\mathrm{I}_{\text {EE }}$ | Negative Supply Current | $\mathrm{V}_{\mathrm{EE}}=$ Max., Static (1) | - | - | -70 | mA |
| DIGITAL INPUTS (CONV, $\overline{\text { OE1 }}$, OE2) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{LL}}$ | Input Voltage, Logic LOW ${ }^{(3)}$ |  | -0.5 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Voltage, Logic $\mathrm{HIGH}^{(3)}$ |  | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}+.1$ | V |
| $\mathrm{I}_{\text {IL }}$ | Input Current, Logic LOW | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Current, Logic HIGH | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {, }}$, $\mathrm{V}_{\text {H }}=2.4 \mathrm{~V}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Input Current, Max. Input Voltage | $V_{C C}=$ Max., $V_{1}=V_{C C}$ | - | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Digital Input Capacitance ${ }^{(3)}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1 \mathrm{MHz}$ | - | - | 15 | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |
| lol | Output Current, Logic LOW | $\mathrm{V}_{C C}=$ Min., $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | 4.0 | mA |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current, Logic HIGH | $\mathrm{V}_{C C}=\mathrm{Min} ., \mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | -2 | mA |
| 1 loz | Output High Z Current ${ }^{(3)}$ | $V_{C C}=$ Max. | - | 5 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage, Logic HIGH | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{I}_{\text {OH }}=$ Max. | 2.4 | - | - | $V$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage, Logic Low | $V_{C C}=$ Min., $\mathrm{l}_{\mathrm{OL}}=\mathrm{Max}$. | - | - | 0.5 | V |
| REFERENCE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF } 1}$ | Internal Reference Voltage |  | 1.22 | 1.235 | 1.25 | V |
| $\mathrm{I}_{\text {REF } 1}$ | Reference Source Current |  | - | - | 2.0 | mA |
| $\mathrm{V}_{\mathrm{RB}}$ | RB Voltage Range |  | -1.8 | -2.0 | -2.2 | V |
| ANALOG INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | OFFSET ADJ Pin Open | -0.5 |  | +0.5 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance ${ }^{(3)}$ |  | 985 | 1000 | 1015 | KOhm |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}=$ Nom., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RB}}$ |  |  | 5 | pF |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature, Still Air |  | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Worst case, all digital inputs and outputs LOW.
2. Output HIGH, one pin to ground, one second duration.
3. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS

Specifications over the DC Electrical range unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | TEMPERATURE RANGE |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COMMERCIAL |  |  |  |
|  |  |  | MIN. | TYP. | MAX. |  |
| $\mathrm{F}_{\text {S }}$ | Conversion Rate | $\mathrm{V}_{C C}=\mathrm{Min} ., \mathrm{V}_{\mathrm{EE}}=\mathrm{Min}$. | 20 | 30 | - | MSPS |
| $\mathrm{t}_{\text {PWL }}$ | CONV, Pulse Width Low ${ }^{(4)}$ |  | 18 | - | 100,000 | ns |
| $\mathrm{t}_{\text {PWH }}$ | CONV, Pulse Width HIGH ${ }^{(4)}$ |  | 22 | - | 20,000 | ns |
| $\mathrm{t}_{\text {STO }}$ | Sampling Time Offset | $\mathrm{V}_{C C}=\mathrm{Min} ., \mathrm{V}_{\mathrm{EE}}=\mathrm{Min}$. | -5 | - | 15 | ns |
| $\mathrm{E}_{\text {AP }}$ | Aperture Error ${ }^{(5)}$ |  | - | - | 60 | ps |
| $t_{0}$ | Digital Output Delay | $V_{C C}=$ Min., $V_{E E}=$ Min., Load 1 | - | - | 30 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Digital Output Hold Time | $V_{C C}=$ Min., $V_{\text {EE }}=$ Min., Load 1 | 5 | - | - | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output Disable Time from High ${ }^{(5)}$ | $V_{C C}=$ Min., $V_{E E}=$ Min., Load 1 | - | 5 | 10 |  |
| tız | Output Disable Time from Low ${ }^{(5)}$ | $V_{C C}=$ Min., $V_{E E}=$ Min., Load 1 | - | 5 | 10 | ns |
| $\mathrm{t}_{\mathrm{ZH}}$ | Output Enable Time to High ${ }^{(5)}$ | $V_{C C}=$ Min., $V_{E E}=$ Min., Load 1 | - | 12 | 18 | ns |
| $\mathrm{t}_{\mathrm{zL}}$ | Output Enable Time to Low ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{EE}}=$ Min., Load 1 | - | 12 | 18 | ns |
| $\mathrm{E}_{\mathrm{LI}}$ | Linearity Error, Integral | $\mathrm{V}_{\mathrm{RB}}=$ Nom. | - | 0.2 | - | \%FS |
| $\mathrm{E}_{\text {Lo }}$ | Linearity Error, Differential | $\mathrm{V}_{\mathrm{RB}}=$ Nom. | - | 0.2 |  | \%FS |
| CS | Code Size ${ }^{(1)}$ |  | 25 | 100 | 175 | \%Nom |
| $\mathrm{E}_{\text {OSB }}$ | Offset Error, Bipolar, Unadjusted |  | -75 | - | +75 | mV |
| $\mathrm{E}_{\text {OSU }}$ | Offset Error, Unipolar, Unadjusted |  | -60 | - | +60 | mV |
| $\mathrm{E}_{0}$ | Offset Error, OVFL ${ }^{(3)}$ | $V_{\text {IN }}=V_{\text {RT }}$ | -6 | 0 | 6 | mV |
| BW | Bandwidth, Full Power Input |  | 10 | 12 | - | MHz |
| $\mathrm{E}_{\mathrm{G}}$ | Gain Error, Unadjusted |  | -8 | - | +8 | \%FS |
| SNR | Signal to Noise Ratio | 20 MSPS Conversion Rate, 10 MHz Bandwidth |  |  |  |  |
|  | RMS Signal/RMS Noise | 2.5 MHz Input 5 MHz Input | $\begin{aligned} & 44 \\ & 43 \end{aligned}$ | $\begin{aligned} & 47 \\ & 47 \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 10 MHz White Noise Bandwidth 4 Sigma Loading 1.248 MHz Slot 20 MSPS Conversion Rate | 36.5 | 39 | - | dB |
| DP | Differential Phase Error | $\mathrm{F}_{\mathrm{S}}=4 \times \mathrm{NTSC}$ | - | . 5 | 1 | Degree |
| DG | Differential Gain Error | $\mathrm{F}_{\mathrm{S}}=4 \times$ NTSC | - | 1 | 2 | \% |

## NOTES:

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. A 0 mV offset means 1 LSB above the 255 th code threshold.
4. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
5. This parameter is guaranteed but not tested in production.

## ORDERING INFORMATION



## Product Seloctor and Cross Feference Guides

## Technology/Gapabilities

Qualiy and Rellability
Static RAMs
Whmpor Ravis
FFO Memories
Dighai Signal Processing (DSP)
Bit-sice Microprocessor Devices (MHCROSLICETM) and EDC
Peduced Instuction Set Computer (PlSC) Processors
Logic Devices
Data Conversion
ECL Products

Subsystems Modules
Application and Technical Notes
Package Dagram Oummes

## INTRODUCTION TO THE ECL PRODUCTS GROUP

The ECL Product Group is one of the newest product groups to be created at Integrated Device Technology, Inc. The charter of the group is to develop a leadership BiCMOS technology, create ECLcompatible products which drive and showcase that technology, and understand the needs of ECL users with the aim of creating products which more completely provide systems solutions.

The products offered by the ECL Products Group provide the designer of high-speed emitter-coupled logic (ECL) systems with a lower-power alternative to older bipolar ECL technologies. IDT BiCMOS ECL memory products allow the designer to achieve performance levels close to bipolar equivalents, yet with less engineering time and resources devoted to heat dissipation and thermal design. These products are ideal for cache, control-store, or main memory applications in mini-supercomputer and highend workstation, or pattern generation and data capture in test equipment.

This revolution in performance-density is achieved by IDT through the development of a technology which combines highspeed CMOS with limited use of bipolar structures. Called BiCEMOS ${ }^{\text {TM }}$, the technology provides greater performance in memory components by speeding up word-line drivers, sense amplifiers, and input-output buffers. Bipolar structures on-chip also allow the option of ECL-compatible interfaces.

To build components with ECL interfaces in the past required $100 \%$ bipolar circuit designs. Full bipolar designs were limited in density, however, by the high power dissipation of the chip: the level of integration available to the designer of ECL systems has thus been necessarily low when compared to CMOS. But in the past, designers looking for performance sacrificed density and solved power dissipation engineering problems in order to use bipolar ECL Components. Today, BiCMOS provides the highdensity and low cost of CMOS to ECL designers.

Integrated Device Technology has begun its family of BiCMOS ECL components with the most density-intensive elements: memory. Because memories benefit in speed from bipolar word-line drivers as mentioned above, larger (longer word-line) memories benefit most from BiCMOS. Thus, IDT has begun building BiCMOS ECL SRAMs at the 64 K -bit density, and will offer products with ever greater levels of integration. These density enhancements will include 256K-bit memories and beyond, as well as
memories including on-chip logic to improve their use in computer architectures.

The speed of memories, measured as access time, is also improved with the development of BiCMOS . Bipolar structures speed up internal elements of already fast CMOS memories. Because it is based on, and integrated into, standard IDT CMOS, BiCMOS will directly receive the benefits of enhancements made in future CMOS technology generations. Speed improvements will be achieved for both BiCMOS TTL and BiCMOS ECL memories, but the ECL output buffer is a clear speed leader over TTL, implying that ECL memories will in general out-perform TTL. In a system, ECL logic elements out-perform TTL by as much as a factor of three; IDT feels that ECL will win renewed interest as an interconnect standard for high-performance systems now that BiCMOS allows CMOS densities at ECL speeds.

Military applications will also benefit from BiCMOS ECL components. The low-power dissipation of BiCMOS allows ECL SRAMs to be offered as fuly MIL-STD-883 compliant over the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. The high density and low power will be ideal for high data rate applications such as RADAR, satellite communication, and graphics.

The lower power dissipation of BiCMOS ECL components makes the job of designing with ECL much easier than with bipolar ECL. System reliability goals are much easier to achieve because these components create less heat in a system. Heat dissipation techniques needed for system cooling benefit from a better starting point, reducing the amount of time and resources needed to prove a design. Power supply requirements are of course reduced. New packaging options are realized, such as plastic DIP and surfacemount packages.

Integrated Device Technology believes that BiCMOS will be a major technology for the coming years, and is dedicated to be the leader. To do this we have created memory products to drive the technology down the learning curve to provide our customers cost-effective high-performance. We offer standard and leadership ECL products implemented in high-performance BiCMOS. We intend to work closely with our customers to create new standard products which bring more of the advantages of BiCMOS speed, integration, and lower power to ECL systems.

## TABLE OF CONTENTS

CONTENTS PAGE
ECL Products
IDT 10490IDT 10490MIDT 100490IDT 10494IDT 10494M
IDT 100494
IDT 10496LL
IDT 100496LL
IDT 10496RL
IDT 100496RL
IDT 10497
IDT 100497
IDT 10498
IDT 100498
IDT 10504
IDT 100504
IDT 10506LL
IDT 100506LL
IDT 10506RL
IDT 100506RL
IDT 10507
IDT 100507
IDT 10508
IDT 100508
High-Speed BiCMOS ECL Static RAM 64K ( $64 \mathrm{~K} \times 1$-Bit) ..... S12-1
High-Speed BiCMOS ECL Static RAM 64K (64K x 1-Bit) MIL-STD-883 Compliant ..... S12-6
64K ( $64 \mathrm{~K} \times 1$ ) BiCMOS SRAM with ECL I/O ..... S12-11
High-Speed BiCMOS ECL Static RAM ( 64 K ( $16 \mathrm{~K} \times 4$-Bit) ..... S12-16
High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) MIL-STD-883 Compliant ..... S12-21
High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) ..... S12-26
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K x 4-Bit) STRAM ..... S12-31
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K $\times 4$-Bit) ..... S12-38
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K $\times 4$ 4-Bit) STRAM ..... S12-45
High-Speed BiCMOS ECL Self-Timed Static RAM 64K (16K $\times 4$ 4-Bit) STRAM ..... S12-51
High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) with Synchronous Write ..... S12-57
High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) with Synchronous Write ..... S12-57
High-Speed BiCMOS ECL Static RAM 64K (16K $\times 4$-Bit) with Conditional Write ..... S12-63
High-Speed BiCMOS ECL Static RAM 64K (16K x 4-Bit) with Conditional Write ..... S12-63
High-Speed BiCMOS ECL Static RAM (256K (64K x 4-Bit) ..... S12-70
High-Speed BiCMOS ECL Static RAM (256K ( $64 \mathrm{~K} \times 4$-Bit) ..... S12-70
High-Speed BiCMOS ECL Self-Timed Static RAM 256K ( $64 \mathrm{~K} \times 4$-Bit) ..... S12-72
High-Speed BiCMOS ECL Self-Timed Static RAM 256K (64K x 4-Bit) ..... S12-72
High-Speed BiCMOS ECL Self-Timed Static RAM 256K (16K x 4-Bit) ..... S12-74
High-Speed BiCMOS ECL Self-Timed Static RAM 256K (16K x 4-Bit) ..... S12-74
High-Speed BiCMOS ECL Static RAM 256K (16K $\times 4$-Bit) with Synchronous Write ..... S12-76
High-Speed BiCMOS ECL Static RAM 256K (16K x 4-Bit) with Synchronous Write ..... S12-76
High-Speed BiCMOS ECL Static RAM 256K (64K x 4-Bit) with Conditional Write ..... S12-78
High-Speed BiCMOS ECL Static RAM $256 \mathrm{~K}(64 \mathrm{~K} \times 4$-Bit) with Conditional Write ..... S12-78


## FEATURES:

- 65,536-words x 1-bit organization
- Low power dissipation: 420 mW (typ.)
- Fully compatible with 10 K logic level
- Address access time: 8/10/12/15/20ns (max.)
- Write pulse width: 6 ns (min.)
- Separate data input and output
- JEDEC standard high-density 22-pin CERDIP


## DESCRIPTION:

The IDT10490 is a 10 K compatible 65,536 -bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static RAM organized as $64 \mathrm{~K} \times 1$.

The IDT10490 is available with address access times as fast as 8 ns with a typical power consumption of only 420 mW . This product offers the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for very high-speed applications, the IDT10490 is fully compatible with standard ECL 10K logic levels and offers extremely fast access times. The address access time of 8 ns and write pulse width of 6 ns assure that operations of this BiCEMOS part will be as fast as those available with less dense parts requiring external address decoding.

The IDT10490 is fabricated using IDT's high-performance, high-reliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OuT }}$ | DC Output Current (Output High) | -50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | - | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 6 | pF |

TRUTH TABLE ${ }^{(1)}$

| $\overline{\text { CS }}$ | WE | DATAOUT | FUNCTION |
| :--- | :---: | :---: | :--- |
| H | X | L | Deselected |
| L | H | RAM Data | Read |
| L | L | L | Write |

NOTE:

1. $H=$ High, $L=$ Low, $X=$ Don't Care

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{E E}=-5.2 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ for DIP, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT | $\mathrm{T}_{\mathrm{A}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | $\begin{array}{r} -1000 \\ -960 \\ -900 \\ \hline \end{array}$ | -855 | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 75^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | - | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\mathrm{OHC}}$ | Output Threshold HIGH Voltage | $V_{\text {IN }}=V_{\text {IHE }}$ or $\mathrm{V}_{\text {ILA }}$ |  | $\begin{aligned} & \hline-1020 \\ & -980 \\ & -920 \\ & \hline \end{aligned}$ | - | - | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| VoLC | Output Threshold LOW Voltage | $V_{\text {IN }}=V_{\text {IHB }}$ or $V_{\text {ILA }}$ |  | - | - | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $V_{1 H}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | - | $\begin{aligned} & -840 \\ & -810 \\ & -720 \end{aligned}$ | mV | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 75^{\circ} \mathrm{C} \end{aligned}$ |
| VIL | Input LOW Voltage | Guaranteed Input Voitage High/Low for All Inputs |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | - | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current | $V_{\text {IN }}=V_{\text {IHA }}$ | $\overline{\mathrm{CS}}$ | - | - | 220 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | - | - | 110 |  |  |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {LLB }}$ | CS | 0.5 | - | 170 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | -50 | - | 90 |  |  |
| $\mathrm{I}_{\mathrm{EE}}$ | Supply Current | All inputs and outputs open |  | -140 | -80 | - | mA |  |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading

## LOAD CONDITION



INPUT PULSE

$t_{R}=t_{F}=2.0 n s$ typ.

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT10490S8 MIN. MAX. | IDT10490S10 MIN. MAX. |  | IDT10490S12 <br> MIN. MAX. |  | IDT10490S15 <br> MIN. MAX. |  | $\begin{aligned} & \text { IDT10490S20 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time | - | \% | - | 5 | - | 5 | - | 10 | - | 10 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - | - \% | - | 5 | - | 5 | - | 10 | - | 10 | ns |
| $t_{\text {AA }}$ | Address Access Time | - | -\% ${ }^{\text {\% }}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Data Hold from Address Change | - | 3 | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. 1


TIMING WAVEFORM OF READ CYCLE NO. 2


RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | IDT10490 <br> TYP. |  | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time | - | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0\right.$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT10490S8 MIN. MAX. | IDT10490S10 MIN. MAX. | IDT10490S12 MIN. MAX. | IDT10490S15 MIN. MAX. | IDT10490S20 <br> MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{w}}$ | Write Pulse Width | $\mathrm{t}_{\text {WSA }}=$ minimum | 6 | 8 | 10 | 10 | 15 | ns |
| $t_{\text {WSD }}$ | Data Set-up Time | - | 0 \% \% | 0 | 0 | 2 | 3 | ns |
| $t_{\text {WSD2 }}{ }^{(1)}$ | Data Set-up to WE High | - | 5 \% \% | 5 | 5 | 5 | 7 | ns |
| $\mathrm{t}_{\text {WHD }}$ | Data Hold Time | - | $2 \%$ \% | 2 | 2 | 3 | 4 | ns |
| $t_{\text {WSA }}$ | Address Set-up Time | $\mathrm{t}_{\mathrm{w}}=$ minimum | \% \% - | 0 | 0 | 2 | 3 | ns |
| $t_{\text {WHA }}$ | Address Hold Time | - | \% - | 2 | 2 | 3 | 4 | ns |
| ${ }^{\text {w wscs }}$ | Chip Select Set-up Time | - | \%. | 0 | 0 | 2 | 3 | ns |
| $t_{\text {whes }}$ | Chip Select Hold Time | - | \%) \% | 2 | 2 | 3 | 4 | ns |
| $t_{\text {ws }}$ | Write Disable Time | - | \% | - 5 | 5 | 10 | 10 | ns |
| $t_{\text {Wh }}{ }^{(2)}$ | Write Recovery Time | - | - | 12 | - 14 | 18 | - 23 | ns |

NOTES:

1. $t_{\text {WSD }}$ is specified with respect to the falling edge of $\overline{W E}$ for compatibility with bipolar part specifications but this device actually only requires $t_{\text {WSD2 }}$ with respect to rising edge of WE.
2. $t_{W R}=t_{W H A}+t_{A A}$ and thus can include a full access time if addresses change while Chip Select is still low.

## TIMING WAVEFORM OF WRITE CYCLE



## ORDERING INFORMATION



## DESCRIPTION:

The IDT10490 is a 10 K compatible 65,536 -bit high-speed BiCEMOS'" ECL static RAM organized as $64 \mathrm{~K} \times 1$. It is manufactured, assembled, and tested by Integrated Device Technology, Inc. in full compliance with MIL-STD-883, and operates over the full temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

The IDT10490 is available with address access times as fast as 15 ns with a typical power consumption of only 420 mW . This product offers the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to achieve a high-performance ECL system with dramatically lower power dissipation than bipolar equivalents, reducing power supply and cooling requirements.

Designed for very high-speed applications, the IDT10490 is fully compatible with standard ECL 10K logic levels and offers extremely fast access times. Applications include cache, control store, buffer, and main memory uses. The high density allows fewer address-decode delays, providing better system speed over smaller ECL memories.


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BiAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OuT }}$ | DC Output Current (Output High) | -50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | - | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 6 | pF |

TRUTH TABLE ${ }^{(1)}$

| $\overline{\text { CS }}$ | WE | DATA $_{\text {out }}$ | FUNCTION |
| :---: | :---: | :---: | :--- |
| H | X | L | Deselected |
| L | H | RAM Data | Read |
| L | L | L | Write |

## NOTE:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{E E}=-5.2 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ for DIP, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT | $\mathrm{T}_{\mathrm{A}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | $\begin{array}{r} -1070 \\ -960 \\ -860 \\ \hline \end{array}$ | -855 | $\begin{array}{r} -860 \\ -810 \\ -600 \\ \hline \end{array}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ |  | $\begin{array}{r} -1900 \\ -1850 \\ -1800 \\ \hline \end{array}$ | - | $\begin{aligned} & -1690 \\ & -1650 \\ & -1570 \end{aligned}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OHC }}$ | Output Threshold HIGH Voltage | $V_{I N}=V_{I H B}$ or $V^{\text {ILA }}$ |  | $\begin{aligned} & \hline-1090 \\ & -980 \\ & -830 \\ & \hline \end{aligned}$ | - | - | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ |
| VoLe | Output Threshold LOW Voltage | $V_{\text {IN }}=V_{\text {IHB }}$ or $V_{1 L A}$ |  | - - | - | $\begin{aligned} & -1670 \\ & -1630 \\ & -1550 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1213 \\ & -1105 \\ & -1005 \end{aligned}$ | - | $\begin{aligned} & -860 \\ & -810 \\ & -600 \end{aligned}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {ll }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1900 \\ & -1850 \\ & -1800 \end{aligned}$ | - | $\begin{aligned} & -1515 \\ & -1475 \\ & -1395 \end{aligned}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{1 \text { HA }}$ | CS | - | - | 220 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | - | - | 110 |  |  |
| ILL | Input LOW Current | $V_{1 N}=V_{12 B}$ | $\overline{\text { CS }}$ | 0.5 | - | 170 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | -50 | - | 90 |  |  |
| $\mathrm{I}_{\text {EE }}$ | Supply Current | All inputs and outputs open |  | -140 | -80 | - | mA |  |

## NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION



## INPUT PULSE


$t_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.0 \mathrm{~ns}$ typ.
*Includes probe and jig capacitance.

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=-55$ to $+125^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | $5$ |  | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | - | 5 | - | 5 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - | - | 5 | - | 5 | ns |
| $t_{\text {AA }}$ | Address Access Time | - | - | 15 | - | 20 | ns |
| ${ }^{\text {tor }}$ | Data Hold from Address Change | - | 3.5 | - | 3.5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. 1


TIMING WAVEFORM OF READ CYCLE NO. 2


RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | IDT10490 TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time | - | - | 2 | - | ns |
| $t_{F}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $\left(V_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=-55\right.$ to $+125^{\circ} \mathrm{C}$, air flow exceeding $\left.2 \mathrm{~m} / \mathrm{sec}\right)$

| SYMBOL | PARAMETER | TEST CONDITION | IDT10490S15 |  | IDT10490S20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
|  |  |  | , |  |  |  |  |
| $t_{w}$ | Write Pulse Wiath | $t_{\text {WSA }}=$ minimum | 10 | - | 13 | - | ns |
| $t_{\text {WSD }}$ | Data Set-up Time | - | 2 | - | 3 | - | ns |
| $t_{\text {WSD2 }}$ | Data Set-up to WE high | - | 5 | - | 7 | - | ns |
| $t_{\text {WHD }}$ | Data Hold Time | $t_{w}=$ minimum | 3 | - | 4 | - | ns |
| $t_{\text {WSA }}$ | Address Set-up Time |  | 2 | - | 3 | - | ns |
| $t_{\text {WHA }}$ | Address Hold Time | - | 3 | - | 4 | - | ns |
| $t_{\text {wSCS }}$ | Chip Select Set-up Time | - | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WHCS }}$ | Chip Select Hold Time | , - | 3 | - | 4 | - | ns |
| $t_{\text {wS }}$ | Write Disable Time | - | - | 10 | - | 10 | ns |
| $t_{W R}{ }^{(1)}$ | Write Recovery Time | - | - | 18 | - | 23 | ns |

## NOTE:

1. $\mathrm{t}_{\text {WSD }}$ is specified with respect to the falling edge of $\overline{W E}$ for compatibility with bipolar part specifications, but this device actually only requires $\mathrm{t}_{\text {wSD2 }}$ with respect to rising edge of WE.
2. $t_{W R}$ is defined as the time to reflect newly written data on the Data Outputs $\left(Q_{0}\right.$ to $\left.Q_{3}\right)$ when no new Address transition occurs.

## TIMING WAVEFORM OF WRITE CYCLE



## ORDERING INFORMATION



Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

CERDIP

Speed in Nanoseconds
Standard Power
64 K ( $64 \mathrm{~K} \times 1$-Bit) BiCMOS ECL. Static RAM

## DESCRIPTION:

The IDT100490 is a 100 K compatible 65,536 -bit high-speed BiCEMOS ${ }^{\text {™ }}$ ECL static RAM organized as $64 \mathrm{~K} \times 1$.

The IDT100490 is available with address access times as fast as 8 ns with a typical power consumption of only 320 mW . This product offers the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for very high-speed applications, the IDT100490 is fully compatible with standard ECL 100K logic levels and offers extremely fast access times. The address access time of 8 ns and write pulse width of 6 ns assure that operations of this BiCEMOS part will be as fast as those available with less dense parts requiring external address decoding.

The IDT100490 is fabricated using IDT's high-performance, high-reliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {term }}$ | Terminal Voltage with Respect to GND |  | +0.5 to -7.0 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature |  | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TBAA | Temperature Under Bias |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | Hermetic <br> Plastic | $\frac{-65 \text { to }+150}{-55 \text { to }+125}$ | ${ }^{\circ} \mathrm{C}$ |
| $P_{\text {T }}$ | Power Dissipation |  | 1.0 | W |
| lout | DC Output Current (Output High) |  | -50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | - | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 6 | pF |

TRUTH TABLE ${ }^{\text {(1) }}$

| CS | WE | DATA $_{\text {OUT }}$ | FUNCTION |
| :---: | :---: | :---: | :--- |
| H | X | L | Deselected |
| L | H | RAM Data | Read |
| L | L | L | Write |

NOTE:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{RL}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{\text {IN }}=V_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Threshold HIGH Voltage | $\mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | -1035 | - | - | mV |
| $\mathrm{V}_{\text {OLC }}$ | Output Threshold LOW Voltage | $\mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {IAA }}$ |  | - | - | -1610 | mV |
| $V_{\text {H }}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | -1165 | - | -880 | mV |
| $V_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | -1810 | - | -1475 | mV |
| $I_{\text {i }}$ | Input HIGH Current | $V_{\text {IN }}=V_{\text {IHA }}$ | $\overline{\text { CS }}$ | - | - | 220 | $\mu \mathrm{A}$ |
|  |  |  | Others | - | - | 110 |  |
| $\mathrm{I}_{\mathrm{L}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {LLB }}$ | CS | 0.5 | - | 170 | $\mu \mathrm{A}$ |
|  |  |  | Others | -50 | - | - |  |
| Iee | Supply Current | All inputs and outputs open |  | -120 | -70 | - | mA |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION

Test Circuit

## INPUT PULSE



AC ELECTRICAL CHARACTERISTICS ( $\mathrm{N}_{\mathrm{EE}}=-4.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT100490S8 MIN. MAX. | IDT1 MIN. | $\begin{aligned} & 30 S 10 \\ & \text { MAX. } \end{aligned}$ | IDT1 MIN. | $90 \mathrm{~S} 12$ <br> MAX. | IDT1 MIN. | $\begin{aligned} & \text { OS15 } \\ & \text { MAX. } \end{aligned}$ | IDT1 MIN. | $\begin{aligned} & \text { OS20 } \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | \% | - | 5 | - | 5 | - | 10 | - | 10 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - | \% | - | 5 | - | 5 | - | 10 | - | 10 | ns |
| $t_{A A}$ | Address Access Time | - | - 8 | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| ${ }^{\text {toH }}$ | Data Hold from Address Change | - | 3:\% - | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. 1


TIMING WAVEFORM OF READ CYCLE NO. 2


RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | IDT100490 |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| TYP. | MIN. | MAX. | UNIT |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time | - | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{EE}}=-4.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT100490S8 MIN. MAX. | IDT100 MIN. | $\begin{array}{r} 90 \mathrm{~S} 10 \\ \text { MAX. } \end{array}$ | IDT100 MIN. | $\begin{aligned} & 90 \mathrm{~S} 12 \\ & \text { MAX. } \end{aligned}$ | IDT10 MIN. | $\begin{aligned} & 90 \mathrm{~S} 15 \\ & \text { MAX. } \end{aligned}$ | IDT10 MIN. | $\begin{aligned} & 10 \mathrm{~S} 20 \\ & \mathrm{MAX} . \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {w }}$ | Write Pulse Width | $\mathrm{t}_{\text {WSA }}=$ minimum | 6 \%... | 8 | - | 10 | - | 10 | - | 15 | - | ns |
| $t_{\text {WSS }}{ }^{(1)}$ | Data Set-up Time | - |  | 0 | - | 0 | - | 2 | - | 3 | - | ns |
| $t_{\text {wSD2 }}$ | Data Set-up to WE High | - | $5^{\text {\% \% \% }}$ - | 5 | - | 5 | - | 5 | - | 7 | - | ns |
| $t_{\text {WHD }}$ | Data Hold Time | - | 2\% \% \% - | 2 | - | 2 | - | 3 | - | 4 | - | ns |
| ${ }^{\text {W WSA }}$ | Address Set-up Time | $\mathrm{t}_{\mathrm{w}}=$ minimum | M... - | 0 | - | 0 | - | 2 | - | 3 | - | ns |
| ${ }^{\text {W WHA }}$ | Address Hold Time | - | \% - | 2 | - | 2 | - | 3 | - | 4 | - | ns |
| $t_{\text {wscs }}$ | Chip Select Set-up Time | - | \%. | 0 | - | 0 | - | 2 | - | 3 | - | ns |
| $t_{\text {WHCS }}$ | Chip Select Hold Time. | - | \%. $\times$ - | 2 | - | 2 | - | 3 | - | 4 | - | ns |
| $\mathrm{t}_{\text {ws }}$ | Write Disable Time | - | \% | - | 5 | - | 5 | - | 10 | - | 10 | ns |
| $\mathrm{t}_{\text {WR }}{ }^{(2)}$ | Write Recovery Time | - | \% - | - | 12 | - | 14 | - | 18 | - | 23 | ns |

## NOTE:

1. $t_{\text {WSD }}$ is specified with respect to the falling edge of $W E$ for compatibility with bipolar part specifications, but this device actually only requires $t_{\text {wSD2 }}$ with respect to rising edge of WE.
2. $t_{W R}=t_{W H A}+t_{A A}$ and thus can include a full access time if addresses change while Chip Select is still low.

TIMING WAVEFORM OF WRITE CYCLE


## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
Plastic DIP
CERDIP
Small Outline Plastic J-Bend
$\}$ Speed in Nanoseconds
Standard Power
$64 \mathrm{~K}(64 \mathrm{~K} \times 1$-Bit) BiCMOS ECL Static RAM

## DESCRIPTION:

The IDT10494 is a 65,536 -bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memory organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-10K levels.

Available with address access times as fast as 8 ns , this device exhibits a typical power consumption of only 600 mW . It offers the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for very high-speed applications, the IDT10494 offers open emitter outputs and separate data input and output, as well as extremely fast access times. The address access time of 8 ns assures that operation of this BiCEMOS part will be as fast as with less dense parts requiring external address decoding.

The devices are fabricated using IDT's high-performance, highreliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

LOGIC SYMBOL


## FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current (Output High) | -50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | - | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 6 | pF |

TRUTH TABLE ${ }^{(1)}$

| $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | DATA OUT | FUNCTION |
| :---: | :---: | :---: | :--- |
| $H$ | X | L | Deselected |
| L | $H$ | RAM Data | Read |
| L | L | L | Write |

NOTE:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ for DIP, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT | $T_{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | -855 | $\begin{array}{r} -840 \\ -810 \\ -720 \\ \hline \end{array}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHA}}$ or $\mathrm{V}_{\mathrm{ILB}}$ |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | - | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OHC }}$ | Output Threshold HIGH Voltage | $V_{\text {IN }}=V_{\text {IHB }}$ or $V_{\text {ILA }}$ |  | $\begin{aligned} & -1020 \\ & -980 \\ & -920 \end{aligned}$ | - | - | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OLC }}$ | Output Threshold LOW Voltage | $V_{\mathbb{I N}}=\mathrm{V}_{\mathbb{H} B}$ or $\mathrm{V}_{1 / \mathrm{A}}$ |  | - | - | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{V}_{\mathrm{iH}}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | - | $\begin{array}{r} -840 \\ -810 \\ -720 \end{array}$ | mV | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 75^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {lL }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHA}}$ | CS | - | - | 220 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | - | - | 110 |  |  |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ | $\overline{\mathrm{CS}}$ | 0.5 | - | 170 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | -50 | - | 90 |  |  |
| $\mathrm{l}_{\text {EE }}$ | Supply Current | All inputs and outputs open |  | -160 | -110 | - | mA |  |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION



## INPUT PULSE


$t_{R}=t_{F}=2.0 n s t y p$.

AC ELECTRICAL CHARACTERISTICS $\mathrm{N}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | $\begin{aligned} & \text { IDT10494S8 } \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT10494S10 } \\ & \text { MIN. MAX. } \end{aligned}$ | IDT10494S15 MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time | - | \% | 5 | 5 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - | \%, | 5 | 5 | ns |
| $t_{\text {AA }}$ | Address Access Time | - | , \% 8 | 10 | 12 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Data Hold from Address Change | - | 3 - | 3.5 - | 3.5 | ns |

READ CYCLE GATED BY CHIP SELECT


READ CYCLE GATED BY ADDRESS


RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | IDT10494 <br> TYP. |  |  | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time | - | - | 2 | - | ns |  |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | - | - | 2 | - | ns |  |

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | $\begin{aligned} & \text { IDT10494S8 } \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT10494S10 } \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT10494S15 } \\ & \text { MIN. MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |
| $t_{w}$ | Write Pulse Width | $t_{\text {WSA }}=$ minimum | 6 \% | 8 - | 10 | ns |
| ${ }^{\text {W }}$ WSD | Data Set-up Time | - | 0 \% \% | 0 - | 2 | ns |
| $t_{\text {WSD2 }}{ }^{(1)}$ | Data Set-up Time to WE High | - | 5 \% - | 5 | 5 | ns |
| $t_{\text {WHD }}$ | Data Hold Time | - | 2 \% - | 2 | 3 | ns |
| ${ }^{\text {W WSA }}$ | Address Set-up Time | $t_{w}=$ minimum | \% - | 0 | 2 | ns |
| ${ }^{\text {twha }}$ | Address Hold Time | - | - | 2 | 3 - | ns |
| ${ }^{\text {twscs }}$ | Chip Select Set-up Time | - | \% | 0 | 2 | ns |
| $\mathrm{t}_{\text {WHCS }}$ | Chip Select Hold Time | - | \% \% - - | 2 | 3 | ns |
| $t_{\text {wS }}$ | Write Disable Time | - | \% | 5 | 5 | ns |
| ${ }^{\text {WR }}{ }^{(1)}$ | Write Recovery Time | - | \% - - | - 5 | 5 | ns |

## NOTES:

1. $t_{\text {WSD }}$ is specified with respect to the falling edge of $\overline{W E}$ for compatibility with bipolar part specifications, but this device actually only requires $t_{\text {WSD2 }}$ with respect to rising edge of WE.
2. $t_{W R}$ is defined as the time to reflect the newly written data on the Data Outputs ( $Q$ to $Q$ ) when no new Address transition occurs.

TIMING WAVEFORM OF WRITE CYCLE


## PIN CONFIGURATION



## ORDERING INFORMATION




## FEATURES:

- 16,384-word x 4-bit organization
- Low power dissipation: 600mW (typ.)
- Fully compatible with ECL-10K logic levels
- Address access time: 15/20ns (max.)
- Write pulse width: 10 ns (min.)
- Open emitter output for ease of memory expansion
- Separate data input and output
- JEDEC standard 28-pin DIP
- MIL-STD-883 compliant
- Operation over the full temperature range $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## DESCRIPTION:

The IDT10494 is a 10K compatible 65,536-bit high-speed BiCEMOS ${ }^{\text {w }}$ ECL static RAM organized as $16 \mathrm{~K} \times 4$. It is manufactured, assembled, and tested by Integrated Device Technology, Inc. in full compliance with MIL-STD-883, and operates over the full temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

The IDT10494 is available with address access times as fast as 15 ns with a typical power consumption of only 600 mW . This product offers the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This aliows the designer to achieve a high-performance ECL system with dramatically lower power dissipation than bipolar equivalents, reducing power supply and cooling requirements.

Designed for very high-speed applications, the IDT10494 is fully compatible with standard ECL-10K logic levels and offers extremely fast access times. Applications include cache, control store, buffer, and main memory uses. The high density allows fewer address-decode delays, providing better system speed over smaller ECL memories.

## LOGIC SYMBOL



FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $T_{\text {A }}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| IOUT | DC Output Current (Output High) | -50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is astress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | CONDITIONS | TYP. | UNIT |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 6 | pF |

TRUTH TABLE ${ }^{(1)}$

| CS | WE | DATAOUT | FUNCTION |
| :---: | :---: | :---: | :--- |
| H | X | L | Deselected |
| L | H | RAM Data | Read |
| L | L | L | Write |

NOTE:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care

DC ELECTRICAL CHARACTERISTICS
$V_{E E}=-5.2 \mathrm{~V}, \mathrm{RL}=50 \Omega$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ for DIP, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT | $\mathrm{T}_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ |  | $\begin{aligned} & -1070 \\ & -960 \\ & -860 \\ & \hline \end{aligned}$ | -855 | $\begin{array}{r} -860 \\ -810 \\ -600 \\ \hline \end{array}$ | mV |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ |  | $\begin{aligned} & -1900 \\ & -1850 \\ & -1800 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & -1690 \\ & -1650 \\ & -1570 \end{aligned}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OHC }}$ | Output Threshold HIGH Voltage | $V_{1 N}=V_{1 H B}$ or $V_{\text {ILA }}$ |  | $\begin{aligned} & -1090 \\ & -980 \\ & -830 \end{aligned}$ | - | - | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $V_{\text {OLC }}$ | Output Threshold LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | - | - | $\begin{aligned} & -1670 \\ & -1630 \\ & -1550 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $V_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1215 \\ & -1105 \\ & -1005 \end{aligned}$ | - | $\begin{array}{r} -860 \\ -810 \\ -600 \\ \hline \end{array}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $V_{\text {lL }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1900 \\ & -1850 \\ & -1800 \end{aligned}$ | - | $\begin{aligned} & -1515 \\ & -1475 \\ & -1395 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $I_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ | CS | - | - | 220 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | - | - | 110 |  |  |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {LIB }}$ | CS | 0.5 | - | 170 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | -50 | - | 90 |  |  |
| lee | Supply Current | All inputs and outputs open |  | -160 | -110 | - | mA |  |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION



## INPUT PULSE



AC ELECTRICAL CHARACTERISTICS $N_{\text {EE }}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=-55$ to $+125^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT10494S15 |  | IDT10494S20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
|  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | - | 5 | - | 5 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - | - | 5 | - | 5 | ns |
| $t_{A A}$ | Address Access Time | - | - | 15 | - | 20 | ns |
| ${ }^{\text {toH }}$ | Data Hold from Address Change | - | TBD | - | TBD | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. 1


TIMING WAVEFORM OF READ CYCLE NO. 2


## RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | IDT10494 TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {R }}$ | Output Rise Time | - | - | 2 | - | ns |
| $t_{\text {F }}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT10494S15 |  | IDT10494S20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| ${ }^{\text {w }}$ w | Write Pulse Width | $\mathrm{t}_{\text {WSA }}=$ minimum | 10 | - | 13 | - | ns |
| $\mathrm{t}_{\text {WSD }}$ | Data Set-up Time | - | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WSD2 }}$ | Data Set-up to WE high | - | TBD | - | TBD | - | ns |
| $t_{\text {WHD }}$ | Data Hold Time | $t_{w}=$ rninimum | 3 | - | 4 | - | ns |
| ${ }^{\text {WSA }}$ | Address Set-up Time |  | 2 | - | 3 | - | ns |
| $t_{\text {WHA }}$ | Address Hold Time | - | 3 | - | 4 | - | ns |
| ${ }^{\text {twses }}$ | Chip Select Set-up Time | - | 2 | - | 3 | - | ns |
| $t_{\text {WHCS }}$ | Chip Select Hold Time | - | 3 | - | 4 | - | ns |
| $\mathrm{t}_{\text {ws }}$ | Write Disable Time | - | - | 5 | - | 5 | ns |
| $t_{\text {WR }}{ }^{(1)}$ | Write Recovery Time | - | - | 5 | - | 5 | ns |

NOTE:

1. $t_{\text {WSD }}$ is specified with respet to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires $t_{\text {WSD2 }}$ with respect to rising edge of WE.
2. $t_{\text {wR }}$ is defined as the time to reflect newly written data on the Data Outputs $\left(Q_{0}\right.$ to $\left.Q_{3}\right)$ when no new Address transition occurs.

TIMING WAVEFORM OF WRITE CYCLE


## PIN CONFIGURATION



ORDERING INFORMATION


Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Sidebraze DIP
Speed in Nanoseconds
Standard Power
64K (16K $\times 4$-Bit) BiCMOS ECL Static RAM
12

## PRELIMINARY IDT 100494

## FEATURES:

- 16,384-words x 4-bit organization
- Address access time: 8/10/15ns (max.)
- Low power dissipation: 500 mW (typ.)
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT100494 is a 65,536 -bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memory organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-100K levels

Avallable with address access times as fast as 8 ns , this device exhibits a typical power consumption of only 600 mW . It offers the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for very high-speed applications, the IDT100494 offers open emitter outputs and seperate data input and output, as well as extremely fast access times. The address access time of 8 ns assures that operation of this BiCEMOS part will be as fast as with less dense parts requiring external address decoding.

The devices are fabricated using IDT's high-performance, highreliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

LOGIC SYMBOL


FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {term }}$ | Terminal Voltage with Respect to GND |  | +0.5 to -7.0 | $\checkmark$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature |  | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {Sta }}$ | Storage <br> Temperature | Hermetic <br> Plastic | $\frac{-65 \text { to }+150}{-55 \text { to }+125}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation |  | 1.0 | W |
| lout | DC Output Current (Output High) |  | -50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 1=1.0 \mathrm{MHz}$ )

| SYMBOL $^{*}$ | PARAMETER $^{(1)}$ | DIP |  | SOJ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MAX. | TYP. | MAX. |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 6 | - | TBD | - |
| C $_{\text {OUT }}$ | Output Capacitance | 6 | - | TBD | - |

## TRUTH TABLE ${ }^{\text {(1) }}$

| $\overline{\text { CS }}$ | WE | DATA $_{\text {out }}$ | FUNCTION |
| :---: | :---: | :---: | :--- |
| H | X | L | Deselected |
| L | H | RAM Data | Read |
| L | L | L | Write |

NOTE:

1. $\mathrm{H}=\mathrm{High}, \mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care

DC ELECTRICAL CHARACTERISTICS
$\left(V_{E E}=-4.5 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Threshold HIGH Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | -1035 | - | - | mV |
| $\mathrm{V}_{\text {OL }}$ | Output Threshold LOW Voltage | $\mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {IA }}$ |  | - | - | -1610 | mV |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | -1165 | - | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voitage | Guaranteed Input Voltage High/Low for All Inputs |  | -1810 | - | -1475 | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ | $\overline{\text { CS }}$ | - | - | 220 | $\mu \mathrm{A}$ |
|  |  |  | Others | - | - | 110 |  |
| IL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {ILB }}$ | $\overline{\mathrm{CS}}$ | 0.5 | - | 170 | $\mu \mathrm{A}$ |
|  |  |  | Others | -50 | - | - |  |
| lee | Supply Current | All inputs and outputs open |  | -140 | -110 | - | mA |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION

Test Circuit

## INPUT PULSE



AC ELECTRICAL CHARACTERISTICS $N_{\text {EE }}=-4.5 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+85^{\circ} \mathrm{C}$, ar flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT100494S8 | $\begin{aligned} & \text { IDT100494S10 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { IDT100494S15 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | $\cdots$ |  | - | 5 | - | 5 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - |  | - | 5 | - | 5 | ns |
| $t_{\text {A }}$ | Address Access Time | - | \% \% \% \% 8 | - | 10 | - | 15 | ns |
| ${ }_{\mathrm{OH}}$ | Data Hold from Address Change | - | 3 \% - - | 3.5 | - | 3.5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. 1


TIMING WAVEFORM OF READ CYCLE NO. 2


RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | IDT100494 TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {R }}$ | Output Rise Time | - | - | 2 | - | ns |
| $t_{\text {F }}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-4.5 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ ).

| SYMBOL | PARAMETER | TEST CONDITION | IDT100494S8 | IDT1 MIN. | $\begin{aligned} & 94 \text { S10 } \\ & \text { MAX. } \end{aligned}$ | IDT1 MIN. | 4S15 <br> MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $t_{w}$ | Write Pulse Width | $\mathrm{t}_{\text {WSA }}=$ minimum | $6 \%$ \% | 8 | - | 10 | - | ns |
| $\mathrm{t}_{\text {WSD }}$ | Data Set-up Time | - | 0\% \% \% | 0 | - | 2 | - | ns |
| $\mathrm{t}_{\text {WSD2 }}{ }^{(1)}$ | Data Set-up to WE High | - | \$. \% \% | 5. | - | 5 | - | ns |
| $\mathrm{t}_{\text {WHD }}$ | Data Hold Time | $t_{w}=$ minimum | 2. \% \% | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WSA }}$ | Address Set-up Time |  | , \% | 0 | - | 2 | - | ns |
| $t_{\text {WHA }}$ | Address Hold Time | - | \% \% \% \% | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {wscs }}$ | Chip Select Set-up Time | - | \% \% \% | 0 | - | 2 | - | ns |
| $\mathrm{t}_{\text {Whes }}$ | Chip Select Hold Time | - | \% ${ }_{\text {\% }}$ | 2 | - | 3 | - | ns |
| $t_{\text {ws }}$ | Write Disable Time | - | \%. | - | 5 | - | 5 | ns |
| $t_{\text {WR }}{ }^{(2)}$ | Write Recovery Time | - | . ${ }^{\text {a }}$ | - | 5 | - | 5 | ns |

## NOTE:

1. ${ }_{\text {WSD }}$ is specified with respect to the falling edge of $\overline{W E}$ for compatibility with bipolar part specifications, but this device actually only requires $t_{\text {WSD2 }}$ with respect to rising edge of WE.
2. ${ }_{\text {wR }}$ is defined as the time to reflect newly written data on the Data Outputs ( $Q_{0}$ to $Q_{3}$ ) when no new Address transition occurs.

## TIMING WAVEFORM OF WRITE CYCLE



## PIN CONFIGURATION




## ORDERING INFORMATION



Commercial $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Sidebraze DIP Small Outline Plastic J-Bend
\} Speed in Nanoseconds

Standard Power

64K (16K $\times 4$-Bit) BiCMOS ECL Static RAM


Integrated Device Technology.Inc.

HIGH-SPEED BiCMOS ECL SELF-TIMED STATIC RAM 64 K (16K x 4-BIT) STRAM

PRELIMINARY
IDT 10496LL

## FEATURES:

- 16,384-words x 4-bit organization
- Self-Timed, with latches on inputs and outputs
- Cycle time $13 / 15 n s$
- Address access time: 10/12ns (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT10496LL is a 65,536 -bit high-speed BiCEMOS ${ }^{\text {M }}$ ECL static random access memory organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL 10K levels. This device has on-board self-timed circuitry to relax control timing, providing easier design and improved system level cycle times.

Clocked latches on inputs and outputs, and the self-timed write operation, provide enhanced system performance over conventional RAMs by removing the need to control any write pulse width, and relaxes timing of write enable (WE). Combined with address access times as fast as 12ns, the IDT10496LL allows cycle times as fast as 15 ns .
The IDT10496LL is fabricated using IDT's high-performance, high-reliability BiCEMOS technology. It offers the advantage of low-power operation without sacrificing speed by integrating a dense, high-speed CMOS static RAM and logic with internal level conversion. Power supply and cooling requirements are reduced, while the fast access time assures that operation of BiCEMOS parts will be as fast as with less dense parts requiring extemal address decoding.

## FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STO }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| louT | DC Output Current (Output High) | -50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(1)}$ | TYP. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance except CLK | 4 | - | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance CLK | 6 | - | pF |
| $\mathrm{C}_{\text {OUT }}$ | I/O Capacitance | 6 | - | pF |

TRUTH TABLE ${ }^{(1)}$

| CS | WE | CLK | DATA $_{\text {OUT }}{ }^{(2)}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{H}$ | X | 乙 | L | Deselected |
| L | H | $\boxed{ } \quad$ | RAM Data | Read |
| L | L | V | WRITE Data | Write |

NOTES:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care
2. DATA our changes when CLK returns high.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ for DIP, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT | $\mathrm{T}_{\mathrm{A}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHA}}$ or $\mathrm{V}_{\mathrm{ILB}}$ |  | $\begin{aligned} & -1000 \\ & -960 \\ & -900 \end{aligned}$ | -855 | $\begin{array}{r} -840 \\ -810 \\ -720 \end{array}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OL }}$ | Output LOW Voltage | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILE }}$ |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | - | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OHC }}$ | Output Threshold HIGH Voltage | $V_{I N}=V_{\text {IHB }}$ or $V^{\text {IIA }}$ |  | $\begin{aligned} & \hline-1020 \\ & -980 \\ & -920 \\ & \hline \end{aligned}$ | - | - | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OLC }}$ | Output Threshold LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHB}}$ or $\mathrm{V}_{\text {ILA }}$ |  | - | - | $\begin{aligned} & -1645 \\ & -1630 \\ & -1605 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | - | $\begin{array}{r} -840 \\ -810 \\ -720 \end{array}$ | mV | $\begin{aligned} & 0^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 75^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {LI }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | - | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $I_{1 H}$ | Input HIGH Current | $V_{\text {IN }}=V_{\text {IHA }}$ | CS | - | - | 220 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | - | - | 110 |  |  |
| IL | Input LOW Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ILB }}$ | CS | 0.5 | - | 170 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | -50 | - | 90 |  |  |
| $\mathrm{IEE}^{\text {E }}$ | Supply Current | All inputs and outputs open |  | -200 | -150 | - | mA |  |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION



## INPUT PULSE


$t_{R}=t_{F}=2.0 n s t y p$.

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | MAX. | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & 15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE GATED BY ADDRESS ${ }^{(2)}$ |  |  |  |  |  |  |  |
| $t_{\text {cre }}$ | Cycle Time | - | 13 | \% - | 15 | - | ns |
| $\mathrm{t}_{\text {AA }}{ }^{(3)}$ | Address Access Time | - | - | \% ${ }_{\text {\% }}$ \% | - | 12 | ns |
| $t_{\text {wL }}$ | Clock Low Pulse Width | - | 3 | \%. | 3 | - | ns |
| $t_{\text {wh }}$ | Clock High Pulse Width | - | 10 | \% - | 12 | - | ns |
| $t_{\text {SA }}$ | Set-up Time for Address | - | \%. | - | 1 | - | ns |
| $\mathrm{t}_{\text {HA }}$ | Hold Time for Address | - | \% \% \% \% | - | 2 | - | ns |
| $t_{\text {DH }}$ | Data Out Hold from Clock High | - | $\bigcirc$ | - | 0 | - | ns |
|  | Data Out Ready from Clock High | - | 0 | 4 | 0 | 4 | ns |

## NOTES

1. Input and Output reference level is $50 \%$ point of waveform.
2. Read Cycle is gated by address when $t_{S A}<t_{W L}$ so that the access begins at the setting of the address.
3. Access time is the larger of $t_{A A}$ or $t_{S A}+t_{D R}$.
4. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{S A}>t_{A A}(\max )-t_{D R}(\max )$.

## READ CYCLE GATED BY ADDRESS



RISE/FALL TIME

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | MIN. | $\begin{gathered} \text { IDT10496 } \\ \text { TYP. } \end{gathered}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{R}$ | Output Rise Time | - | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$, ar flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )


NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Read Cycle is gated by Chip Select when $t_{S C S}<t_{W L}$ so that the access begins as the falling edge of Chip Select.
3. Access time is the larger of $t_{A C S}$ or $t_{S C S}+t_{D R}$.
4. $t_{D R}$ (max) is specified when all other gating conditions have been satisfied, specifically when $t_{S c s}>t_{A C S}(\max )-t_{D R}(\max )$.

## READ CYCLE GATED BY CHIP SELECT



AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )


NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Read Cycle is gated by Clock when $t_{\text {SA }}<t_{W L}$ so that the access begins as the falling edge of Clock.
3. Access time is the larger of $t_{\text {ACLK }}$ or $t_{W L}+t_{D R}$.
4. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{W L}>t_{A C L K}-t_{D R}$ (max).

READ CYCLE GATED BY CLOCK


AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | MIN. | 10496LL13 <br> MAX. | MIN. | $\begin{aligned} & 15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE ${ }^{(2)}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {cre }}$ | Cycle Time | - | 13 | - | 15 | - | ns |
| $t_{\text {AW }}{ }^{(3)}$ | Write Access Time | - | - | . 5 | - | 5 | ns |
| $\mathrm{t}_{\text {ADI }}(4)$ | Write Data Access Time | - | - | \% | - | 5 | ns |
| ${ }^{\text {WL }}$ | Clock Low Pulse Width | - | 3 | \% \% ${ }_{\text {\% }}$, | 3 | - | ns |
| ${ }^{\text {twH }}$ | Clock High Pulse Width | - | 10 | \% \% \% \% \% - | 12 | - | ns |
| tscs | Set-up Time for Chip Select | - | 1 | **** | 1 | - | ns |
| $\mathrm{t}_{\text {SWE }}$ | Set-up Time for Write Enable | - | 1. | - | 1 | - | ns |
| $t_{\text {SA }}$ | Set-up Time for Address | - | 1\%\% | \% - | 1 | - | ns |
| ${ }^{\text {t }}$ SD | Set-up Time for Data In | - | \% ${ }^{\circ}$, ${ }^{\text {a }}$, | - | 1 | - | ns |
| $t_{\text {HCS }}$ | Hold Time for Chip Select | - | 2\% | - | 2 | - | ns |
| $t_{\text {HWE }}$ | Hold Time for Write Enable | - | 2 | - | 2 | - | ns |
| $t_{\text {HA }}$ | Hold Time for Address | - | 2 | - | 2 | - | ns |
| $t_{\text {HD }}$ | Hold Time for Data In | - | 2 | - | 2 | - | ns |

## NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Data Hold $t_{D H}$ and Data Ready $t_{D R}$ are the same as for Read Cycle.
3. Access time is the larger of $t_{A W}$ or $t_{S W E}+t_{D R}$.
4. Access time is the larger of $t_{A D I}$ or $t_{S D}+t_{D R}$.
5. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{S D}>t_{A D I}(\max )-t_{D R}(\max )$ and $t_{S W E}>t_{A W}(\max )-$ $t_{D R}$ (max).

## WRITE CYCLE



## CLOCK INPUT

The clock input circuit in the IDT10496LL has been designed to accomodate both single-ended and differential mode operation. Differential mode exhibits better rejection of common-mode noise and is obtained by driving both true and complement CLK lines
with a differential driver, as shown in Figure (a). Single-ended operation is achieved as either falling-edge-active or rising edgeactive, as shown in Figures (b) and (c), respectively.

(a) Differential Mode

(b) Falling-Edge-Active Single-Ended Mode

(c) Rising-Edge-Active Single-Ended Mode

## LOGIC SYMBOL



PIN CONFIGURATION


## FEATURES:

- 16,384-words x 4-bit organization
- Self-Timed, with latches on inputs and outputs
- Cycle time $13 / 15 n$ s
- Address access time: 10/12ns (max.)
- Low power dissipation: 700mW (typ.)
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT 100496 LL is a 65,536 -bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memory organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-100K levels. This device has on-board self-timed circuitry to relax control timing, providing easier design and improved system level cycle times.

Clocked latches on inputs and outputs, and the self-timed write operation, provide enhanced system performance over conventional RAMs by removing the need to control any write pulse width, and relaxes timing of write enable (WE). Combined with address access times as fast as 12ns, the IDT100496LL allows cycle times as fast as 15 ns .

The IDT100496LL is fabricated using IDT's high-performance, high-reliability BiCEMOS technology. It offers the advantage of low-power operation without sacrificing speed by integrating a dense, high-speed CMOS static RAM and logic with internal level conversion. Power supply and cooling requirements are reduced, while the fast access time assures that operation of BiCEMOS parts will be as fast as with less dense parts requiring external address decoding.

## FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{l}_{\text {OUT }}$ | DC Output Current (Output High) | -50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL $^{\prime \prime}$ | PARAMETER |  |  |  |
| :--- | :--- | :---: | :---: | :---: |
| ${ }^{(1)}$ | TYP. | MAX. | UNIT |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance except CLK | 4 | - | pF |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance CLK | 6 | - | pF |
| $\mathrm{C}_{\text {OUT }}$ | I/O Capacitance | 6 | - | pF |

## TRUTH TABLE ${ }^{(1)}$

| CS | WE | CLK | DATA OUT ${ }^{(2)}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| H | X | V | L | Deselected |
| L | H | $\checkmark$ | RAM Data | Read |
| L | L | L | WRITE Data | Write |

## NOTES:

1. $\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{X}=$ Don't Care
2. DATA ${ }_{\text {OUt }}$ changes when CLK returns high.

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{E E}=-4.5 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHA}}$ or $\mathrm{V}_{\mathrm{LLB}}$ |  | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voitage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Threshold HIGH Voltage | $\mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | -1035 | - | - | mV |
| $V_{\text {OLC }}$ | Output Threshold LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHB}}$ or $\mathrm{V}_{\mathrm{ILA}}$ |  | - | - | -1610 | mV |
| $\mathrm{V}_{1+}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | -1165 | - | -880 | mV |
| $V_{\text {iL }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | -1810 | - | -1475 | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $V_{\text {IN }}=V_{\text {IHA }}$ | CS | - | - | 220 | $\mu \mathrm{A}$ |
|  |  |  | Others | - | - | 110 |  |
| ILI | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {ILB }}$ | CS | 0.5 | - | 170 | $\mu \mathrm{A}$ |
|  |  |  | Others | -50 | - | - |  |
| $\mathrm{I}_{\text {EE }}$ | Supply Current | All inputs and outputs open |  | -180 | -110 | - | mA |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION

Test Circuit


## INPUT PULSE


$t_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.0 \mathrm{~ns}$ typ.

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-4.5 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | $\begin{aligned} & \text { IDT100496LL13 } \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ | $\begin{array}{r} \text { ID } \\ \text { MIN. } \end{array}$ | $\begin{aligned} & 15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE GATED BY ADDRESS ${ }^{(2)}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Cycle Time | - | 13 - - | 15 | - | ns |
| $t_{\text {A }}{ }^{(3)}$ | Address Access Time | - | - . \% \% ${ }^{\text {a }} 10$ | - | 12 | ns |
| $\mathrm{t}_{\mathrm{w} \text {. }}$ | Clock Low Pulse Width | - | 3 \% \% - | 3 | - | ns |
| $t_{\text {WH }}$ | Clock High Pulse Width | - | 10. \% | 12 | - | ns . |
| ${ }^{\text {t }}$ SA | Setup Time for Address | - | W, \% | 1 | - | ns |
| $t_{\text {HA }}$ | Hold Time for Address | - | \% ${ }^{\text {2 }}$ \% | 2 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Out Hold from Clock High | - | 0 | 0 | - | ns |
| $\mathrm{t}_{\text {DR }}(3,4)$ | Data Out Ready from Clock High | - | $0 \quad 4$ | 0 | 4 | ns |

## NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Read Cycle is gated by Address when $t_{S A}<t_{w L}$ so that the access begins at the setting of Address.
3. Access time is the larger of $t_{A A}$ or $t_{A S}+t_{D R}$.
4. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{S A}>t_{A A}(\max )-t_{D R}(\max )$.

## READ CYCLE GATED BY ADDRESS



RISE/FALL TIME

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | IDT100496 <br> TYP. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time | - | 2 | MAX. | UNIT |  |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | - | - | - | ns |  |

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-4.5 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | IDT100496LL13 <br> MIN. <br> MAX. | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | 15 <br> MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE GATED BY CHIP SELECT ${ }^{(2)}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {cyc }}$ | Cycle Time | - | 13 \% - | 15 | - | ns |
| $\mathrm{t}_{\text {ACS }}{ }^{(3)}$ | Chip Select Access Time | - | - \% \% ${ }^{*}$ \% | - | 5 | ns |
| $t_{\text {WL }}$ | Clock Low Pulse Width | - | 3 \% \% \% , \% | 3 | - | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock High Pulse Width | - | 10 \% - ${ }^{\text {\% }}$ - | 12 | - | ns |
| ${ }^{\text {tscs }}$ | Setup Time for Chip Select | - | 1\% \% \% , - | 1 | - | ns |
| $\mathrm{t}_{\mathrm{HCS}}$ | Hold Time for Chip Select | - | \% 2.2 | 2 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Out Hold from Clock High | - | \% 0 | 0 | - | ns |
| $t_{\mathrm{DR}^{(3,4)}}$ | Data Out Ready from Clock High | - | 0 | 0 | 4 | ns |

NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Read Cycle is gated by Address when $t_{\text {ses }}<t_{w L}$ so that the access begins at the falling edge of Chip Select.
3. Access time is the larger of $t_{A C S}$ or $t_{S c s}+t_{D R}$.
4. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{s C S}>t_{A C S}(\max )-t_{D R}(\max )$.

## READ CYCLE GATED BY CHIP SELECT



AC ELECTRICAL CHARACTERISTICS $N_{E E}=-4.5 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & 15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE GATED BY CLOCK ${ }^{(2)}$ |  |  |  |  |  |  |  |
| $t_{\text {crc }}$ | Cycle Time | - | 13 | \%. - | 15 | - | ns |
| $t_{\text {ACLK }}{ }^{(3)}$ | Clocked Access Time | - | - | \% \% 10 | - | 12 | ns |
| $t_{\text {WL }}$ | Clock Low Pulse Width | - | 3 | . ${ }^{*}$ - | 3 | - | ns |
| $t_{\text {WH }}$ | Clock High Pulse Width | - | 10 | - | 12 | - | ns |
| $t_{\text {DH }}$ | Data Out Hold from Clock High | - | O, | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DR}}(3,4)$ | Data Out Ready from Clock High | - .. | 0 | 4 | 0 | 4 | ns |

NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Read Cycle is gated by Address when $\mathrm{t}_{\mathrm{SA}}<\mathrm{t}_{\mathrm{WL}}$. so that the access begins at the falling edge of Clock.
3. Access time is the larger of $t_{A C L K}$ or $t_{W L}+t_{D R}$.
4. $t_{D R}$ (max) is specified when all other gating conditions have been satisfied, specifically when $t_{W L}>t_{A C L K}(\max )-t_{D R}$ (max).

## READ CYCLE GATED BY CLOCK



AC ELECTRICAL CHARACTERISTICS $N_{E E}=-4.5 \mathrm{~V} \pm 5 \%, T_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & 00496 \mathrm{LL13} \\ & \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDI } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & -15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE ${ }^{(2)}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{cyc}}$ | Cycle Time | - | 13 | - | 15 | - | ns |
| $t_{\text {AW }}{ }^{(3)}$ | Write Access Time | - | - | \% 5 | - | 5 | ns |
| $t_{\text {ADI }}{ }^{(4)}$ | Write Data Access Time | - | - | \% ${ }^{\text {\% }}$, | - | 5 | ns |
| $t_{\text {WL }}$ | Clock Low Pulse Width | - | 3 | , \% \% - | 3 | - | ns |
| twh | Clock High Pulse Width | - | 10 | §. ${ }_{\text {a }}$ - | 12 | - | ns |
| tscs | Set-up Time for Chip Select | - | 1 | , \% - | 1 | - | ns |
| $\mathrm{t}_{\text {SWE }}$ | Set-up Time for Write Enable | - | 1. | - | 1 | - | ns |
| ${ }^{\text {t }}$ S | Set-up Time for Address | - | 1. | - | 1 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Set-up Time for Data in | - | 1.1 | - | 1 | - | ns |
| $\mathrm{t}_{\mathrm{HCS}}$ | Hold Time for Chip Select | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {HWE }}$ | Hold Time for Write Enable | - | 2 | - | 2 | - | ns |
| $t_{\text {HA }}$ | Hold Time for Address | - | 2 | - | 2 | - | ns |
| $t_{\text {HD }}$ | Hold Time for Data In | - | 2 | - | 2 | - | ns |

## NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Data Hold $t_{D H}$ and Data Ready $t_{D R}$ are the same as for Read Cycle.
3. Access time is the larger of $t_{A W}$ or $t_{S W E}+t_{D R}$.
4. Access time is the larger of $t_{A D I}$ or $t_{S D}+t_{D R}$.
5. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{S D}>t_{A D I}(\max )-t_{D R}(\max )$ and $t_{S W E}>t_{A W}(\max )-t_{D R}(\max )$.

## WRITE CYCLE



## CLOCK INPUT

The clock input circuit in the IDT100496LL has been designed to accomodate both single-ended and differential mode operation. Differential mode exhibits better rejection of common-mode noise and is obtained by driving both true and complement CLK lines
with a differential driver, as shown in Figure (a). Single-ended operation is achieved as either falling-edge-active or rising edgeactive, as shown in Figures (b) and (c), respectively.

(a) Differential Mode

(b) Falling-Edge-Active Single-Ended Mode

(c) Rising-Edge-Active Single-Ended Mode

## LOGIC SYMBOL



PIN CONFIGURATION


TOP VIEW
(400mil) HIGH-SPEED BiCMOS ECL SELF-TIMED STATIC RAM 64K (16K x 4-BIT) STRAM

## PRELIMINARY INFORMATION IDT 10496RL

## FEATURES:

- 16,384-words x 4-bit organization
- Self-Timed, with registers on inputs and latches on outputs
- Cycle time $13 / 15 \mathrm{~ns}$
- Address access time: 10/12ns (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT 10496 RL is a 65,536 -bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memory organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL 10 K levels. This device has on-board self-timed circuitry to relax control timing, providing easier design and improved system level cycle times.
Clocked registers on inputs and latches on outputs, and the selftimed write operation, provide enhanced system performance over conventional RAMs by removing the need to control any write pulse width, and relaxes timing of write enable (WE). Combined with address access times as fast as 12ns, the IDT10496RL allows cycle times as fast as 15 ns .
The IDT10496RL is fabricated using IDT's high-performance, high-reliability BiCEMOS technology. It offers the advantage of low-power operation without sacrificing speed by integrating a dense, high-speed CMOS static RAM and logic with internal level conversion. Power supply and cooling requirements are reduced, while the fast access time assures that operation of BiCEMOS parts will be as fast as with less dense parts requiring external address decoding.

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS ${ }^{\text {(1) }}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 1.0 | W |
| lout | DC Output Current (Output High) | -50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is astress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TYP. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance except CLK | 4 | - | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance CLK | 6 | - | pF |
| $\mathrm{C}_{\text {OUT }}$ | I/O Capacitance | 6 | - | pF |

TRUTH TABLE ${ }^{(1)}$

| $\overline{\mathrm{CS}}$ | $\overline{\text { WE }}$ | CLK | DATA $_{\text {out }}{ }^{(2)}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| H | X | $\boldsymbol{r}$ | L | Deselected |
| L | H | $\boldsymbol{r}$ | RAM Data | Read |
| L | L | $\boldsymbol{r}$ | WRITE Data | Write |

## NOTES:

1. $H=$ High, $L=$ Low, $X=$ Don't Care
2. DATA $A_{\text {out }}$ changes when CLK returns high.

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{\text {EE }}=-5.2 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+75^{\circ} \mathrm{C}$ for DIP, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT | $\mathrm{T}_{\mathrm{A}} / \mathrm{T}_{\mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | $\begin{gathered} -1000 \\ -960 \\ -900 \end{gathered}$ | -855 | $\begin{array}{r} -840 \\ -810 \\ -720 \\ \hline \end{array}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ or $\mathrm{V}_{\text {ILB }}$ |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \end{aligned}$ | - | $\begin{aligned} & -1665 \\ & -1650 \\ & -1625 \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Threshold HIGH Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHB}}$ or $\mathrm{V}_{\mathrm{LLA}}$ |  | $\begin{aligned} & \hline-1020 \\ & -980 \\ & -920 \\ & \hline \end{aligned}$ | - | - | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {OLC }}$ | Output Threshold LOW Voltage | $\mathrm{V}_{\mathrm{N}}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | - | - | $\begin{aligned} & \hline-1645 \\ & -1630 \\ & -1605 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| $V_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1145 \\ & -1105 \\ & -1045 \end{aligned}$ | - | $\begin{array}{r} -840 \\ -810 \\ -720 \end{array}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $V_{\text {lL }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | $\begin{aligned} & -1870 \\ & -1850 \\ & -1830 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & -1490 \\ & -1475 \\ & -1450 \\ & \hline \end{aligned}$ | mV | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C} \\ 75^{\circ} \mathrm{C} \end{array}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IHA }}$ | $\overline{\mathrm{CS}}$ | - | - | 220 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | - | - | 110 |  |  |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {ILB }}$ | $\overline{\text { CS }}$ | 0.5 | - | 170 | $\mu \mathrm{A}$ |  |
|  |  |  | Others | -50 | - | 90 |  |  |
| $\mathrm{I}_{\text {EE }}$ | Supply Current | All inputs and outputs open |  | -200 | -150 | - | mA |  |

NOTE:

1. Typical parameters are specified at $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION



## INPUT PULSE


*Includes probe and jig capacitance.

AC ELECTRICAL CHARACTERISTICS $N_{E E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )


## NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Access time is the larger of $t_{A C C}$ or $t_{W H}+t_{D R}$.

## READ CYCLE



AC ELECTRICAL CHARACTERISTICS $N_{\text {EE }}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | IDT10496RLI3 MIN. | MIN. | $\begin{aligned} & 15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |
| ${ }^{\text {chec }}$ | Cycle Time | - | 13 | 15 | - | ns |
| $t_{\text {WL }}$ | Clock Low Pulse Width | -. | 5 \% ${ }^{\text {\% }}$, \% | 5 | - | ns |
| $t_{\text {WH }}$ | Clock High Pulse Width | - | 7.5 \% $\lll \ll$ | 7.5 | - | ns |
| $\mathrm{t}_{\text {scs }}$ | Set-up Time for Chip Select | - | 1 \% \% \% \% ${ }^{\text {\% }}$ - | 1 | - | ns |
| $t_{\text {SWE }}$ | Set-up Time for Write Enable | - | 1 , \% , \% | 1 | - | ns |
| $t_{\text {SA }}$ | Set-up Time for Address | - | 1 \% ${ }^{\text {\% }}$ - | 1 | - | ns |
| $t_{\text {SD }}$ | Set-up Time for Data In | - | \% 1 , \% \% | 1 | - | ns |
| $\mathrm{t}_{\text {HCS }}$ | Hold Time for Chip Select | - | , 2, \% | 2 | - | ns |
| $t_{\text {HWE }}$ | Hold Time for Write Enable | - | \%\%2. | 2 | - | ns |
| ${ }_{\text {tha }}$ | Hold Time for Address | - | \% 2 | 2 | - | ns |
| $t_{\text {HD }}$ | Hold Time for Data In | - | 2 | 2 | - | ns |

NOTE:

1. Input and Output reference level is $50 \%$ point of waveform.

WRITE CYCLE


RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | MIN. |  |  | IDT10496RL |  | MY. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{R}$ | Output Rise Time | - | - | 2 | - | $n$ |  |  |  |  |
| $t_{F}$ | Output Fall Time | - | - | 2 | - | $n \mathrm{~ns}$ |  |  |  |  |

## CLOCK INPUT

The clock input circuit in the IDT10496RL has been designed to accomodate both single-ended and differential mode operation. Differential mode exhibits better rejection of common-mode noise and is obtained by driving both true and complement CLK lines
with a differential driver, as shown in Figure (a). Single-ended operation is achieved as either falling-edge-active or rising edgeactive, as shown in Figures (b) and (c), respectively.

(a) Differential Mode

(b) Falling-Edge-Active Single-Ended Mode

(c) Rising-Edge-Active Single-Ended Mode

LOGIC SYMBOL


PIN CONFIGURATION


## ORDERING INFORMATION



## DESCRIPTION:

The IDT 100496 RL is a 65,536 -bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memory organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-100K levels. This device has on-board self-timed circuitry to relax control timing, providing easier design and improved system level cycle times.

Clocked registers on inputs and latches on outputs, and the selftimed write operation, provide enhanced system performance over conventional RAMs by removing the need to control any write pulse width, and relaxes timing of write enable (WE). Combined with address access times as fast as 12ns, the IDT100496RL allows cycle times as fast as 15 ns .

The IDT100496RL is fabricated using IDT's high-performance, high-reliability BICEMOS technology. It offers the advantage of low-power operation without sacrificing speed by integrating a dense, high-speed CMOS static RAM and logic with internal level conversion. Power supply and cooling requirements are reduced, while the fast access time assures that operation of BiCEMOS parts will be as fast as with less dense parts requiring external address decoding.

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | +0.5 to -7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| lout | DC Output Current (Output High) | -50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is astress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL $^{\text {PARAMETER }}$ | (1) | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance except CLK | 4 | - | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance CLK | 6 | - | pF |
| $\mathrm{C}_{\text {OUT }}$ | I/O Capacitance | 6 | - | pF |

TRUTH TABLE ${ }^{(1)}$

| $\overline{\mathrm{CS}}$ | $\overline{\text { WE }}$ | CLK | DATA $_{\text {out }}{ }^{(2)}$ | FUNCTION |
| :--- | :---: | :---: | :---: | :--- |
| H | X | $\boldsymbol{r}$ | L | Deselected |
| L | H | $\boldsymbol{r}$ | RAM Data | Read |
| L | L | $\boldsymbol{r}$ | WRITE Data | Write |

## NOTES:

1. $H=$ High, $L=$ Low, $X=$ Don't Care
2. DATA Out changes when CLK returns high.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{EE}}=-4.5 \mathrm{~V}, \mathrm{RL}=50 \Omega\right.$ to $-2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. (B) | TYP. ${ }^{(1)}$ | MAX. (A) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{\text {IN }}=V_{\text {IHA }}$ or $V_{\text {ILB }}$ |  | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IHA}}$ or $\mathrm{V}_{\mathrm{ILB}}$ |  | -1810 | -1715 | -1620 | mV |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output Threshold HIGH Voltage | $V_{\mathbb{I N}}=V_{\text {IHB }}$ or $V_{\text {ILA }}$ |  | -1035 | - | - | mV |
| $\mathrm{V}_{\mathrm{OLC}}$ | Output Threshold LOW Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IHB }}$ or $\mathrm{V}_{\text {ILA }}$ |  | - | - | -1610 | mV |
| $V_{1 H}$ | Input HIGH Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | -1165 | - | -880 | mV |
| $V_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Voltage High/Low for All Inputs |  | -1810 | - | -1475 | mV |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current | $\mathrm{V}_{\mathbb{N}}=\mathrm{V}_{1 H A}$ | $\overline{\mathrm{CS}}$ | - | - | 220 |  |
|  |  |  | Others | - | - | 110 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $V_{\mathbb{I N}}=V_{\text {ILB }}$ | $\overline{\mathrm{CS}}$ | 0.5 | - | 170 | $\mu \mathrm{A}$ |
|  |  |  | Others | -50 | - | : - |  |
| $\mathrm{I}_{\text {EE }}$ | Supply Current | All inputs and outputs open |  | -180 | -150 | - | mA |

NOTE:

1. Typical parameters are specified at $V_{E E}=-4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and maximum loading.

## LOAD CONDITION

Test Circuit


AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{E E}=-4.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | T100496RL13 MAX. | $\begin{aligned} & \text { ID } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & -15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE GATED BY ADDRESS ${ }^{(2)}$ |  |  |  |  |  |  |  |
| $t_{\text {cre }}$ | Cycle Time | - | 13 | - | 15 | - | ns |
| $\mathrm{tacc}^{(3)}$ | Access Time from Clock High | - | - | 10 | - | 12 | ns |
| $\mathrm{t}_{\mathrm{wL}}$ | Clock Low Pulse Width | - | 5 | , | 5 | - | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock High Pulse Width | - | 7.5 | \% ${ }_{\text {\% }}$ | 7.5 | - | ns |
| ${ }_{\text {t }}$ ces | Set-up Time for Chip Select | - | 1 | \% \% \% - | 1 | - | ns |
| $\mathrm{t}_{\text {SWE }}$ | Set-up Time for Write Enable | - | 1 | \%. \% - | 1 | - | ns |
| $\mathrm{t}_{\text {SA }}$ | Set-up Time for Address | - | 1 | * - | 1 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Set-up Time for Data In | - |  | , - | 1 | - | ns |
| $t_{\text {HCS }}$ | Hold Time for Chip Select | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {HWE }}$ | Hold Time for Write Enable | - | 2 | - | 2 | - | ns |
| $t_{\text {HA }}$ | Hold Time for Address | - | 2 | - | 2 | - | ns |
| $t_{\text {HD }}$ | Hold Time for Data In | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Clock Low | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DR}}{ }^{(3)}$ | Data Ready from Clock Low | - | 0 | 4 | 0 | 4 | ns |

NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Set-up and Hold Times are the same as for Write Cycle.
3. Access time is the larger of $t_{A C C}$ or $t_{W H}+t_{D H}$.

READ CYCLE


AC ELECTRICAL CHARACTERISTICS $V_{\text {EE }}=-4.5 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+85^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )


NOTE:

1. Input and Output reference level is $50 \%$ point of waveform.

WRITE CYCLE


RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | IDT100496RL TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{R}$ | Output Rise Time | - | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | - | - | 2 | - | ns |

## CLOCK INPUT

The clock input circuit in the IDT100496RL has been designed to accomodate both single-ended and differential mode operation. Differential mode exhibits better rejection of common-mode noise and is obtained by driving both true and complement CLK lines
with a differential driver, as shown in Figure (a). Single-ended operation is achieved as either falling-edge-active or rising edgeactive, as shown in Figures (b) and (c), respectively.

(a) Differential Mode

(b) Falling-Edge-Active Single-Ended Mode

(c) Rising-Edge-Active Single-Ended Mode

## LOGIC SYMBOL



PIN CONFIGURATION


## ORDERING INFORMATION



|  | HIGH-SPEED BiCMOS ECL STATIC RAM 64K (16K x 4-BIT) WITH | ADVANCE INFORMANION IDT 10497 IDT 100497 |
| :---: | :---: | :---: |

## FEATURES:

- 16,384-words x 4 -bit organization
- Address access time: 12/15ns (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Internal Circuitry Allows Synchronous Write Operation
- Tight Input Data Set-Up and Hold Timing
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT10497 and IDT100497 are 65,536 -bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memory organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL 10 K levels and ECL 100 K , respectively.

Available with address access times as fast as 12 ns , these devices exhibit a typical power consumption of only 800 mW . They offer the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for synchronous applications, the IDT10497 and IDT100497 include Data Capture Logic which allows very tight specifications for Input Data Set-Up and Hold with respect to the trailing edge of $\overline{W E}$. This allows relaxed timing or a pipeline stage in the datapath. An output latch with enable allows control of output hold time. Note that when OLE is tied low, the IDT10497 functions exactly as an IDT10494 asynchronous SRAM.

The devices are fabricated using IDT's high-performance, highreliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

LOGIC SYMBOL


FUNCTIONAL BLOCK DIAGRAM


AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | $\begin{aligned} & 12 \\ & 12 \\ & \text { MAX. } \end{aligned}$ | $\begin{array}{r} 10 \\ \text { ID } \\ \text { MIN. } \end{array}$ | $\begin{aligned} & 15 \\ & 15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE, ASYNCHRONOUS MODE ${ }^{(1)}$ |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | - | 5 | - | 5 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - | - | 5 | - | 5 | ns |
| $t_{\text {AA }}$ | Address Access Time | - | - | 12 | - | 15 | ns |
| ${ }^{\text {tor }}$ | Data Hold from Address Change | - | TBD | - | TBD | - | ns |

NOTE:

1. Asynchronous mode when Output Latch Enable (OLE) is held low.

## ASYNCHRONOUS ${ }^{(1)}$ READ CYCLE GATED BY CHIP SELECT



## ASYNCHRONOUS ${ }^{(1)}$ READ CYCLE GATED BY ADDRESS

## ADDRESS



RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | $\begin{gathered} \text { IDT10497 } \\ \text { IDT100497 } \\ \text { TYP. } \\ \hline \end{gathered}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{R}$ | Output Rise Time | - | - | 2 | - | ns |
| $t_{\text {F }}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION |  |  |  | 5 <br> 15 <br> MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNCHRONOUS READ CYCLE GATED BY ADDRESS |  |  |  |  |  |  |  |
| $t_{A A}{ }^{(2)}$ | Address Access Time | - | - | 12 | - | 15 | ns |
| tolel | Latch Enable Low Pulse Width | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OLEH }}{ }^{(3)}$ | Latch Enable High Pulse Width | - | 6 | - | 7.5 | - | ns |
| $\mathrm{t}_{\text {ASO}}{ }^{(3)}$ | Address Set-up to OLE Low | - | 9 | - | 12 | - | ns |
| $\mathrm{t}_{\mathrm{AHO}}{ }^{(3)}$ | Address Hold to OLE High | - | -3 | - | -3 | - | ns |
| $\mathrm{t}_{\text {DH }}$ | Data Out Hold from OLE Low | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DR}}{ }^{(2)}$ | Data Out Ready from OLE Low | - | 0 | 3 | 0 | 3 | ns |

NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Access time is the larger of $t_{A A}$ or $t_{A S O}+t_{D R}$.
3. $t_{\text {ASO }}$ must equal $t_{\text {OLEH }}-t_{\text {AHO }}$.
4. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{A S O}>t_{A A}(\max )$ and $t_{C S O}>t_{A C S}(\max )$ and $t_{W S A}+t_{W}+t_{W R}>t_{A A}$ (max).

## SYNCHRONOUS READ CYCLE GATED BY ADDRESS



WE


## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION |  | $\begin{aligned} & 2 \\ & 12 \\ & \text { MAX. } \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 15 \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASYNCHRONOUS ${ }^{(1)}$ WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{\text {w }}$ | Write Pulse Width | $t_{\text {WSA }}=$ minimum | 10 | - | 12 | - | ns |
| $t_{\text {WSD }}$ | Data Set-up Time | - | 1 | - | 2 | - | ns |
| $t_{\text {WHD }}$ | Data Hold Time | - | 2 | - | 3 | - | ns |
| $t_{\text {WSA }}$ | Address Set-up Time | $t_{w}=$ minimum | 1 | - | 2 | - | ns |
| $t_{\text {WHA }}$ | Address Hold Time | - | 2 | - | 3 | - | ns |
| $t_{\text {wScs }}$ | Chip Select Set-up Time | - | 0 | - | 0 | - | ns |
| $t_{\text {WHCS }}$ | Chip Select Hold Time | - | 2 | - | 3 | - | ns |
| $t_{\text {ws }}$ | Write Disable Time | - | - | 5 | - | 5 | ns |
| $t_{\text {WR }}{ }^{(2)}$ | Write Recovery Time | - | - | 5 | - | 5 | ns |

NOTES:

1. Asynchronous mode when Output Latch Enable ( $\overline{O L E}$ ) is held low.
2. $t_{W R}$ is defined as the time to reflect the newly written data on the Data Outputs $\left(Q_{0}\right.$ to $\left.Q_{3}\right)$ when no new Address transition occurs.

## ASYNCHRONOUS WRITE CYCLE



AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT10497S12 IDT100497S12 |  | IDT10497S15 IDT100497S15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNCHRONOUS WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{w}$ | Write Pulse Width | $\mathrm{t}_{\text {WSA }}=$ minimum | 10 | - | 12 | - | ns |
| $\mathrm{t}_{\text {WSD }}$ | Data Set-up Time | - | 1 | - | 2 | - | ns |
| $\mathrm{t}_{\text {WHD }}$ | Data Hold Time | - | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WSA }}$ | Address Set-up Time | $\mathrm{t}_{\mathrm{w}}=$ minimum | 1 | - | 2 | - | ns |
| $\mathrm{t}_{\text {WHA }}$ | Address Hold Time | - | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {wscs }}$ | Chip Select Set-up Time | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WHCS }}$ | Chip Select Hold Time | - | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {ws }}$ | Write Disable Time | - | - | 5 | - | 5 | ns |
| $\mathrm{t}_{\text {WR }}(1)$ | Write Recovery Time | - | - | 5 | - | 5 | ns |
| ${ }^{\text {t }}{ }_{\text {dH }}$ | Data Out Hold from OLE Low | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DR}}{ }^{(2)}$ | Data Out Ready from OLE Low | - | 0 | 3 | 0 | 3 | ns |

## NOTE:

1. $t_{W R}$ is defined as the time to reflect the newly written data on the Data Outputs $\left(Q_{0}\right.$ to $\left.Q_{3}\right)$ when no new Address transition occurs.
2. $t_{D R}$ (max) is specified when all other gating conditions have been satisfied, specifically when $t_{A S O}>t_{A A}(\max )$ and $t_{C S O}>t_{A C S}(\max )$ and $t_{W S A}+t_{W}+t_{W R}>t_{A A}(\max )$.

## SYNCHRONOUS WRITE CYCLE



## PIN CONFIGURATION

| $\mathrm{D}_{0} \square 1$ | 28 | $\square \overline{C S}$ |
| :---: | :---: | :---: |
| $\mathrm{D}_{1} \mathrm{C}_{2}$ | ${ }^{27}$ | $\square$ WE |
| $\mathrm{D}_{2} \mathrm{H}^{3}$ | 26 | $\square$ OLE |
| $\mathrm{D}_{3} \mathrm{H}^{4}$ | 25 | $\square \mathrm{A}_{13}$ |
| $Q_{0} \square^{5}$ | 24 | $\square A_{12}$ |
| $Q_{1} \square^{6}$ | ${ }^{23}$ | $\square A_{11}$ |
| $v_{C C} \square^{7}$ | C28-2 ${ }^{22}$ | $\square A_{10}$ |
| $\mathrm{V}_{\mathrm{CC}} \square^{8}$ | C28-2 21 | $\square V_{E E}$ |
| $\mathrm{Q}_{2} \square^{\circ}$ | 20 | $\mathrm{A}_{9}$ |
| $\mathrm{Q}_{3} \square_{10}$ | 19 | $\square A_{8}$ |
| $A_{0}-11$ | 18 | $\square A_{7}$ |
| $A_{1} \square_{12}$ | 17 | $A_{6}$ |
| $\mathrm{A}_{2} \square^{13}$ | 16 | $\mathrm{A}_{5}$ |
| $A_{3} \square 14$ | 15 | ] $A_{4}$ |
|  | DIP TOP VIEW (400mil) |  |

## FEATURES:

- 16,384-words x 4-bit organization
- Address access time: 12/15ns (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Internal Circuitry Allows Conditional Write Operation
- Tight Input Data Set-Up and Hold Timing
- $\overline{\mathrm{CE}}$ allows very late termination of Write function
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT10498 and IDT100498 are 65,536-bit high-speed BiCEMOS ${ }^{\text {TM }}$. ECL static random access memories organized as $16 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-10K and ECL-100K, respectively.

Available with address access times as fast as $12 n s$, these devices exhibit a typical power consumption of only 800 mW . They offer the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for cache applications, the IDT10498 and IDT100498 include Data Capture Logic which allows very tight specifications for Input Data Set-Up and Hold with respect to the trailing edge of $\overline{W E}$. This allows relaxed timing or a pipeline stage in the datapath. An output latch with enable allows control of output hold time. Note that when OLE is tied low, the device functions exactly as an IDT10494 asynchronous SRAM. Additionally, the IDT10498 and IDT100498 incorporate logic to terminate the Write Operation very late in the cycle by removing $\overline{\mathrm{CE}}$, providing more time for cachehit decision logic.

The devices are fabricated using IDT's high-performance, highreliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

LOGIC SYMBOL


## FUNCTIONAL BLOCK DIAGRAM



## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | 2 12 MAX. |  | $15$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE, ASYNCHRONOUS MODE ${ }^{(1)}$ |  |  |  |  |  |  |  |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | - | 5 | - | 5 | ns |
| $t_{\text {RCS }}$ | Chip Select Recovery Time | - | - | 5 | - | 5 | ns |
| $t_{\text {AA }}$ | Address Access Time | - | - | 12 | - | 15 | ns |
| ${ }^{\text {toh }}$ | Data Hold from Address change | - - | TBD | - | TBD | - | ns |

## NOTE:

1. Asynchronous mode when Output Latch Enable (OLE) is held low.

## ASYNCHRONOUS ${ }^{(1)}$ READ CYCLE GATED BY CHIP SELECT



## ASYNCHRONOUS ${ }^{(1)}$ READ CYCLE GATED BY ADDRESS



RISE/FALL TIME

| SYMBOL | PARAMETER | TEST CONDITION |  IDT10498  <br> MIN. IDT100498  <br> TYP   |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}}$ | Output Rise Time | - | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Output Fall Time | - | - | 2 | - | ns |

AC ELECTRICAL CHARACTERISTICS $\left(V_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0\right.$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | TEST CONDITION | IDT10498S12 <br> IDT100498S12 |  | IDT10498S15 <br> IDT100498S15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| SYNCHRONOUS READ CYCLE GATED BY ADDRESS |  |  |  |  |  |  |  |
| $t_{A A}{ }^{(2)}$ | Address Access Time | - | - | 12 | - | 15 | ns |
| ${ }^{\text {OLELEL}}$ | Latch Enable Low Pulse Width | - . | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OLEH }}{ }^{(3)}$ | Latch Enable High Pulse Width | - | 6 | - | 7.5 | - | ns |
| $\mathrm{t}_{\text {ASO }}{ }^{(3)}$ | Address Set-up to OLE Low | - | 9 | - | 12 | - | ns |
| $\mathrm{t}_{\text {AHO }}{ }^{(3)}$ | Address Hold to OLE High | - | -3 | - | -3 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Out Hold from OLE Low | - | 0 | - | 0 | - | ns |
| $t_{\text {DR }}(2,4)$ | Data Out Ready from OLE Low | - | 0 | 3 | 0 | 3 | ns |

## NOTES:

1. Input and Output reference level is $50 \%$ point of waveform.
2. Access time is the larger of $t_{A A}$ or $t_{A S O}+t_{D R}$.
3. $t_{A S O}$ must equal $t_{\text {OLEH }}{ }^{-t_{A H O}}$.
4. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{A S O}>t_{A A}(\max )$ and $t_{W S C S}>t_{A C S}(\max )$ and rising edge of WE preceeds falling edge of $O E$ such that $t_{W R}$ (max) preceeds $t_{D R}$ (max).

## SYNCHRONOUS READ CYCLE GATED BY ADDRESS



WE



AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | IDT10498S12 IDT100498S12 |  | IDT10498S15 IDT100498S15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MAX. |  | MAX. |  |
| ASYNCHRONOUS ${ }^{(1)}$ WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{\text {w }}$ | Write Pulse Width | $t_{\text {WSA }}=$ minimum | 10 | - | 12 | - | ns |
| ${ }^{\text {w }}$ WSD | Data Set-up Time | - | 1 | - | 2 | - | ns |
| $t_{\text {WHD }}$ | Data Hold Time | - | 2 | - | 3 | - | ns |
| $t_{\text {WSA }}$ | Address Set-up Time | $t_{w}=$ minimum | 1 | - | 2 | - | ns |
| $\mathrm{t}_{\text {WHA }}$ | Address Hold Time | - | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {wscs }}$ | Chip Select Set-up Time | - | 1 | - | 2 | - | ns |
| $t_{\text {WHCS }}$ | Chip Select Hold Time | - | 2 | - | 3 | - | ns |
| $t_{\text {ws }}$ | Write Disable Time | - | - | 5 | - | 5 | ns |
| $t_{\text {WP }}{ }^{(2)}$ | Write Recovery Time | - | - | 5 | - | 5 | ns |

NOTES:

1. Asynchronous mode when Output Latch Enable ( $\overline{\mathrm{OLE}}$ ) is held low.
2. $t_{W R}$ is defined as the time to reflect the newly written data on the Data Outputs ( $Q_{0}$ to $Q_{3}$ ) when no new Address transition occurs.


AC ELECTRICAL CHARACTERISTICS $N_{E E}=-5.2 \mathrm{~V} \pm 5 \%, T_{A}=0$ to $+75^{\circ} \mathrm{C}$, air flow exceeding $2 \mathrm{~m} / \mathrm{sec}$ )

| SYMBOL | PARAMETER | TEST CONDITION | IDT10498S12 IDT100498S12 |  | IDT10498S15IDT100498S15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNCHRONOUS WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{w}$ | Write Pulse Width | $t_{\text {WSA }}=$ minimum | 10 | - | 12 | - | ns |
| $\mathrm{t}_{\text {WSD }}$ | Data Set-up Time | - | 1 | - | 2 | - | ns |
| ${ }^{\text {WHDD }}$ | Data Hold Time | - | 2 | - | 3 | - | ns |
| ${ }^{\text {wSA }}$ | Address Set-up Time | $\mathrm{t}_{\mathrm{w}}=$ minimum | 1 | - | 2 | - | ns |
| ${ }^{\text {W }}$ WHA | Address Hold Time | - | 2 | - | 3 | - | ns |
| $\mathrm{t}_{\text {ws }}$ | Write Disable Time | - | - | 5 | - | 5 | ns |
| $\mathrm{t}_{\text {WR }}(1)$ | Write Recovery Time | - | - | 5 | - | 5 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Out Hold from OLE Low | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DR}}(2)$ | Data Out Ready from OLE Low | - | 0 | 3 | 0 | 3 | ns |

## NOTES

1. $t_{\text {ASo }}$ is defined as the time to reflect the newly written data on the Data Outputs $\left(Q_{0}\right.$ to $\left.Q_{3}\right)$ when no new Address transition occurs.
2. $t_{D R}(\max )$ is specified when all other gating conditions have been satisfied, specifically when $t_{A S O}>t_{A A}(\max )$ and $t_{W S C S}>t_{A C S}(\max )$ and rising edge of $W E$ preceeds falling edge of $O E$ such that $t_{W R}$ (max.) preceeds $t_{D R}$ (max).

## SYNCHRONOUS WRITE CYCLE

$\overline{C S}$


AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | IDT10498S12 <br> IDT100498S12 <br> MIN. | IDT10498S15 <br> IDT100498S15 <br> MIN. | UNAX. |
| :---: | :---: | :---: | :---: | :---: | :---: |

NOTE:

1. The Write Cycle is terminated, and no data written to the memory, when $\overline{C S}$ is unasserted $t_{\text {wrcs }}$ before the rising edge of WE.

SYNCHRONOUS WRITE CYCLE, TERMINATED WRITE


## PIN CONFIGURATION



## FEATURES:

- 65,536-words x 4-bit organization
- Address access time: 12/15ns (max.)
- Low power dissipation: 600 mW (typ.)
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages
- Military version fully compliant to MIL-STD-883, class B.


## DESCRIPTION:

The IDT10504 and IDT100504 are 262,144-bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memories organized as $64 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-10K and ECL-100K levels, respectively.

Available with address access times as fast as 12 ns , this device exhibits a typical power consumption of only 600 mW . It offers the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for very high-speed applications, the IDT10504 and IDT100504 offer open emitter outputs and separate data input and output, as well as extremely fast access times. The address access time of 12 ns assures that operation of this BiCEMOS part will be as fast as with less dense parts requiring external address decoding.

The devices are fabricated using IDT's high-performance, highreliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

## LOGIC SYMBOL



FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



## ADVANCE <br> INFORMATION IDT 10506LL IDT 100506LL

## FEATURES:

- 65,536-words x 4-bit organization
- Self-Timed, with latches on inputs and outputs
- Cycle time 15/18 ns
- Address access time: $12 / 15 \mathrm{~ns}$ (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT10506LL and IDT100506LL are 262,144-bit high-speed BiCEMOS ${ }^{\text {™ }}$ ECL static random access memory organized as $64 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-10K and ECL-100K levels, respectively. These devices have on-board selftimed circuitry to relax control timing, providing easier design and improved system level cycle times.

Clocked latches on inputs and outputs, and the self-timed write operation, provide enhanced system performance over conventional RAMs by removing the need to control any write pulse width, and relaxes timing of write enable (WE). Combined with address access times as fast as 12 ns , these devices allow cycle times as fast as 15 ns .

The IDT10506LL and IDT100506LL are fabricated using IDT's high-performance, high-reliability BiCEMOS technology. They offer the advantage of low-power operation without sacrificing speed by integrating a dense, high-speed CMOS static RAM and logic with internal level conversion. Power supply and cooling requirements are reduced, while the fast access time assures that operation of BICEMOS parts will be as fast as with less dense parts requiring external address decoding.

## FUNCTIONAL BLOCK DIAGRAM



BiCEMOS is a trademark of Integrated Device Technology, Inc.

LOGIC SYMBOL


PIN CONFIGURATION


DIP TOP VIEW (400mil)

## FEATURES:

- 65,536-words x 4-bit organization
- Self-Timed, with registers on inputs and latches on outputs
- Cycle time $15 / 18 \mathrm{~ns}$
- Address access time: $12 / 15$ ns (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT10506RL and IDT100506 are 262,144-bit high-speed BiCEMOS ${ }^{\text {M }}$ ECL static random access memory organized as $64 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-10K and ECL-100K levels, respectively. These devices have on-board selftimed circuitry to relax control timing, providing easier design and improved system level cycle times.

Clocked registers on inputs and latches on outputs, and the selftimed write operation, provide enhanced system performance over conventional RAMs by removing the need to control any write pulse width, and relaxes timing of write enable (WE). Combined with address access times as fast as 12 ns , these devices allow cycle times as fast as 15 ns.

The IDT10506RL and IDT100506 are fabricated using IDT's high-performance, high-reliability BiCEMOS technology. They offer the advantage of low-power operation without sacrificing speed by integrating a dense, high-speed CMOS static RAM and logic with internal level conversion. Power supply and cooling requirements are reduced, while the fast access time assures that operation of BICEMOS parts will be as fast as with less dense parts requiring external address decoding.

## FUNCTIONAL BLOCK DIAGRAM



BiCEMOS is a trademark of Integrated Device Technology, Inc.

LOGIC SYMBOL


PIN CONFIGURATION


DIP
TOP VIEW (400mil)

|  | HIGH-SPEED BiCMOS <br> ECL STATIC RAM <br> 256K ( $64 \mathrm{~K} \times 4$-BIT) <br> WITH SYNCHRONOUS WRITE | ADVANCE IDT 10507 IDT 100507 |
| :---: | :---: | :---: |

## FEATURES:

- 65,535-words x 4-bit organization
- Address access time: $12 / 15 \mathrm{~ns}$ (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Internal Circuitry Allows Synchronous Write Operation
- Tight Input Data Set-Up and Hold Timing
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT10507 and IDT100507 are 262,144-bit high-speed BiCEMOS ${ }^{\text {™ }}$ ECL static random access memories organized as $64 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-10K and ECL-100K, respectively.

Available with address access times as fast as 12 ns , these devices exhibit a typical power consumption of only 800 mW . They offer the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.
Designed for synchronous applications, the IDT10507 and IDT100507 include Data Capture Logic which allows very tight specifications for Input Data Set-Up and Hold with respect to the trailing edge of WE. This allows relaxed timing or a pipeline stage in the datapath. An output latch with enable allows control of output hold time. Note that when OLE is tied low, the IDT10507 functions exactly as an IDT10504 assynchronous SRAM.

The devices are fabricated using IDT's high-performance, high-reliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

## LOGIC SYMBOL



FUNCTIONAL BLOCK DIAGRAM


BiCEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION


DIP TOP VIEW (400mil)

|  | HIGH-SPEED BiCMOS | ADVANCE |
| :---: | :--- | ---: |
| ECL STATIC RAM | INFORMATION |  |
| Integrated Device Technology.Inc. | IDT 10508 |  |
| 256K (64K x 4-BIT) | IDT 100508 |  |
| WITH CONDITIONAL WRITE |  |  |

## FEATURES:

- 65,535-words x 4-bit organization
- Address access time: 12/15ns (max.)
- Low power dissipation: 800 mW (typ.)
- Fully compatible with ECL logic levels
- Internal Circuitry Allows Synchronous Write Operation
- Tight Input Data Set-Up and Hold Timing
- JEDEC standard through-hole and surface mount packages


## DESCRIPTION:

The IDT10508 and IDT100508 are 262,144-bit high-speed BiCEMOS ${ }^{\text {TM }}$ ECL static random access memories organized as $64 \mathrm{~K} \times 4$, with inputs and outputs fully compatible with ECL-10K and ECL-100K, respectively.

Available with address access times as fast as $12 n s$, these devices exhibit a typical power consumption of only 800 mW . They offer the advantages of low-power operation, without sacrificing speed, by integrating a dense high-speed CMOS static RAM with internal level conversion. This allows the designer to reduce package count in an ECL system without increasing either power dissipation or access time.

Designed for cache applications, the IDT10508 and IDT100508 include Data Capture Logic which allows very tight specifications for Input Data Set-Up and Hold with respect to the trailing edge of WE. This allows relaxed timing or a pipeline stage in the datapath. An output latch with enable allows control of output hold time. Note that when OLE is tied low, the IDT10507 functions exactly as an IDT10504 asynchronous SRAM. The devices also incorporate logic to terminate the Write Operation very late in the cycle by removing $\overline{\mathrm{CE}}$, providing more time for cache-hit decision logic.

The devices are fabricated using IDT's high-performance, highreliability BiCEMOS technology. Operating power dissipation is extremely low compared with most ECL-compatible bipolar devices, lowering power supply and cooling requirements.

LOGIC SYMBOL


## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION


Product Selector and Cross Reforence cuides
Technology/Capabilites
Quality and Rellabilty
Static PAMS
Mulliport Mame
Firo memories
Digital Signai Processing (DSP)
Blushice microprocessor Devices (MHROSLICE'M) and EDC
Reduced Instruthon Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems Modules
Application and Techmical Notes
Package Diagram Ouilines

## SUBSYSTEM PRODUCTS INTRODUCTION

A unique combination of resources and experience sets the Subsystems Division apart from its competitors. IDT's advanced technology, multiple manufacturing plants and the backing of sister divisions allow us to offer a diverse range of module products quickly and cost-effectively. In addition, our capabilities are flexible enough to include standard and custom modules, as well as a complete, self-contained, U.S.-based military device assembly and module operation.

IDT's subsystems provide a modular approach which allows designers to meet several important criteria needed in a modern electronics system. These features include:

## High Performance

High Reliability
High Density
Low Power
Quick Design Time
Ease of Manufacture
Competitive Cost

High-performance CMOS products in surface mounted packages are combined with thermally matched substrates to produce very dense and highly reliable modules. Conventional pins are then attached to these modules so that they can be plugged into a circuit board in a conventional through-hole manner.

This process allows production of a Megabit static RAM in a standard size dual in-line package several years before the available technology can produce a comparable monolithic device. In addition, an application specific product can be manufactured that could not be easily or cost-effectively produced as a monolithic device. These ASIC products can include error detection, parity, address latching or buffering and wide words (x16 and x32).

Complete memory systems, such as megabyte-size highspeed caches or writable control stores, can also be produced on a single plug-in module. Systems can now be designed with the major memory portions supplied as a single fully-tested high density component. This approach gives customers access to surface mount technology without the need to invest in special design, manufacturing and testing facilities.

## TABLE OF CONTENTS

CONTENTS
PAGE
Subsystems Modules
IDT 7M134
IDT 7M135
IDT 7M137
IDT 7M144
IDT 7M145
IDT 7M203
IDT 7M204
IDT 7M205
IDT 7M206
IDT 7M624
IDT 7M656
IDT 7M812
IDT 7M912
IDT 7M824
IDT 7M820
IDT 7M821
IDT 7M822
IDT 7M823
IDT 7M825
IDT 7M826
IDT 7M827
IDT 7M828
IDT 7M856
DT 7M4016
IDT 7M4017
IDT 7M6001
IDT 7M6032
IDT 7M6052
IDT 7MB624IDT 7MB2001S
IDT 7MB2002
IDT 7MB4009
IDT 7MB6036
IDT 7MB6039
DT 7MB6040IDT 7MB6042IDT 7MB6043IDT 7MB6044IDT 7MB6049
IDT 7MB6051
IDT 7MC156IDT 7MC4001IDT 7MC4005IDT 7MC4018
IDT 7MC4032
IDT 7MP156
IDT 7MP456
IDT 7MP564
IDT 7MP4008L
IDT 7MP6025
IDT 8M612
IDT 8M624
IDT 8M628
IDT 8M656
IDT 8M824
64K (8K x 8) Dual-Port RAM ..... 13-125
128K ( $16 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 13-125
256K (32K x 8) Dual-Port RAM ..... 13-135
64K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 13-142
128K (16K x 8) Dual-Port RAM ..... 13-142
CMOS Parallel In-Out FIFO Module $2 \mathrm{~K} \times 9$-Bit \& $4 \mathrm{~K} \times 9$-Bit ..... 13-146
CMOS Parallel In-Out FIFO Module $2 \mathrm{~K} \times 9$-Bit $\& 4 \mathrm{~K} \times 9$-Bit ..... 13-146
8K x 9 FIFO ..... 13-157
16K x 9 FIFO ..... 13-157
1 Megabit (64K x 16) CMOS SRAM ..... S13-1
256 K ( $16 \mathrm{~K} \times 16$ ) CMOS SRAM ..... S13-8
512K ( $64 \mathrm{~K} \times 8$ ) CMOS SRAM ..... S13-17
512K (64K x 9) CMOS SRAM ..... S13-17
1 Megabit ( $128 \mathrm{~K} \times 8$ ) Registered and Buffered SRAM Subsystem Family ..... 13-168
128K x 8 SRAM w/Latched Address, Latched Data In, Latched Data Out ..... 13-172
128K x 8 SRAM w/Latched Address, Registered Data In, Registered Data Out ..... 13-175
128K $\times 8$ SRAM w/Latched Address, Registered Data In, Latched Data Out ..... 13-178
128K $\times 8$ SRAM w/Latched Address, Latched Data In, Registered Data Out ..... 13-181
128K $\times 8$ SRAM w/Registered Address, Registered Data In, Registered Data Out ..... 13-184
128K $\times 8$ SRAM w/Registered Address, Registered Data In, Latched Data Out ..... 13-187
128K $\times 8$ SRAM w/Registered Address, Latched Data In, Registered Data Out ..... 13-190
128K $\times 8$ SRAM w/Registered Address, Latched Data In, Latched Data Out ..... 13-193
256K (32K x 8-Bit) CMOS Static RAM ..... 13-63
4 Megabit (256K x 16) CMOS SRAM ..... S13-23
2 Megabit ( $64 \mathrm{~K} \times 32$ ) CMOS SRAM ..... S13-29
Dual, Multiplexed 16K x 20 SRAM ..... S13-35
16K $\times 32$ High-Speed Writable Control Store w/SPC ${ }^{\text {m }}$ ..... S13-41
$4 \mathrm{~K} \times 80$ Writable Control Store Static RAM Module With On-Board Sequencer ..... S13-55
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic DIP) ..... 13-1
$8 \mathrm{~K} \times 36$ FIFO Module ..... S13-76
36 to 9 BIFIFO ..... S13-85
2 (16K x 16) CMOS Static RAM FR-4 Dip Module ..... S13-92
128K $\times 16$ Shared Port RAM ..... S13-98
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU ..... S13-105
Dual (16K x 64) Data/Instruction Cache Module For General CPUs ..... S13-111
$8 \mathrm{~K} \times 112$ High-Speed Writable Control Store w/SPC ${ }^{\text {m }}$ ..... S13-117
Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU ..... S13-131
Dual (4K x 64) Data/Instruction Cache Module for IDT79R3000 CPU ..... S13-133
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) (S14-6) ..... S13-135
Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) ..... S13-138
$256 \mathrm{~K} \times 1$ CMOS SRAM (Ceramic SIP) ..... S13-140
1 Megabit (1024K x 1) CMOS SRAM w/Separate I/O (Ceramic SIP) ..... S13-146
256K (16K x 6) CMOS Static RAM Ceramic Dual SIP Module ..... S13-152
$64 \mathrm{~K} \times 6$ CMOS Static RAM Ceramic SIP Module ..... S13-158
512K (16K x 32) CMOS SRAM (Ceramic Dual SIP) ..... S13-164
256K (256K x 1) CMOS SRAM (Plastic SIP) ..... S13-171
256K (64K x 4) CMOS SRAM (Plastic SIP) ..... S13-177
80K ( $16 \mathrm{~K} \times 5$ ) CMOS SRAM (Plastic SIP) ..... 13-29
1 Megabit (128K x 8) CMOS SRAM (Plastic SIP) ..... S13-183
512K ( $64 \mathrm{~K} \times 8$ ) Synchronous SRAM (Plastic SIP) ..... S13-189
512K (32K x 16) CMOS SRAM ..... 13-92
1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM ..... 13-92
128 K ( $8 \mathrm{~K} \times 16$ ) CMOS SRAM ..... 13-99
256K (16K x 16) CMOS SRAM ..... 13-99
1 Megabit ( $128 \mathrm{~K} \times 8$ ) CMOS SRAM ..... 13-107

## TABLE OF CONTENTS (CON'T.)

| CONTENTS |  | PAGE |
| :---: | :---: | :---: |
| Subsystems Modules |  |  |
| IDT 8M856 | 256K (32K x 8) Low-Power CMOS SRAM | 13-113 |
| IDT 8MP612 | 512K (32K $\times 16$ ) CMOS SRAM (Plastic SIP) | 13-74 |
| IDT 8MP624 | 1 Megabit ( $64 \mathrm{~K} \times 16$ ) CMOS SRAM (Plastic SIP) | 13-74 |
| IDT 8MP656 | 256K (16K $\times 16$ ) CMOS SRAM (Plastic SIP) | S13-195 |
| IDT 8MP628 | 128K (8K $\times 16$ ) CMOS SRAM (Plastic SIP) | S13-195 |
| IDT 8MP824 | 1 Megabit (128K x 8) CMOS SRAM (Plastic SIP) | 13-86 |

$[13$

## FEATURES:

- High-density 1024 K -bit CMOS static RAM module
- Customer-configured to $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$
- Fast access times
- Military: 35ns (max.)
- Commercial: 25ns (max.)
- Low power consumption
- Active: 4.8 W (typ. in $64 \mathrm{~K} \times 16$ organization)
- Standby: 1.6 mW (typ.)
- Utilizes 16 IDT7187 high-performance $64 \mathrm{~K} \times 1$ CMOS static RAMs produced with IDT's advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in 40-pin, 900 mil center sidebraze DIP, achieving very high memory density
- Pin-compatible with IDT7M656 (256K RAM module)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Dual GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters


## PIN CONFIGURATION



PIN NAMES

| $A_{0-16}$ | Address |
| :--- | :--- |
| $D_{0-15}$ | Data Input/Output |
| $\overline{C S}$ | Chip Select |
| $\overline{W E}$ | Write Enable |
| $V_{C c}$ | Power |
| GND | Ground |

## DESCRIPTION:

The IDT7M624 is a 1024 K -bit high-speed CMOS static RAM constructed on a multi-layered ceramic substrate using 16 IDT718764K $\times 1$ static RAMs in leadless chip carriers. Making four chip select lines available (one for each group of 4 RAMs) allows the user to configure the memory into a $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times$ 4 organization. In addition, extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's high-performance, highreliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64 K static RAMs available.

The IDT7M624 is available with access times as fast as 25ns commercial and 35 ns military temperature range, with maximum operating power consumption of only 12.3 W (significantly less if organized $128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$ ). The module also offers a standby power mode of 5.7 W (max.) and a full standby mode of 1.7 W (max.).

The IDT7M624 is offered in a 40-pin, 900 mil center sidebraze DIP to take advantage of the compact IDT7187s in leadless chip carriers.

All inputs and outputs of the IDT7M624 are TTL-compatible and operate from a single 5V supply. (NOTE: Both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access times for ease of use.

All IDT military module semiconductor components are compliant with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## NOTES:

1. Both GND pins need to be grounded for proper operation.
2. For module dimensions, please refer to module drawing M7 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent darmage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{I L}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7M624S |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. ${ }^{(1)}$ | MAX ${ }^{(3)}$ | MAX ${ }^{(4)}$ |  |
| ILII | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 20 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {LO }}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}_{\mathrm{xx}}=\mathrm{V}_{\text {iH }}, V_{\text {Out }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{C}}$ | - | - | 20 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {cex18 }}$ | Operating Current in X16 mode | $\overline{C S}{ }_{\text {XX }}=V_{L L}$, Output Open, $V_{C C}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}_{\text {MAX }}$ | - | 960 | 1950 | 2240 | mA |
| ICCx | Operating Current in $\mathrm{X8}$ mode | $\overline{C S}_{\text {xx }}=\mathrm{V}_{1}$, Output. Open, Min. Duty Cycle $=100 \%$ | - | 720 | 1380 | 1640 | mA |
| $\mathrm{I}_{\mathrm{CCx}} 4$ | Operating Current in X4 mode | $\overline{C S}_{\text {xx }}=V_{\text {l }}$, Output Open, Min. Duty Cycle $=100 \%$ | - | 600 | 1100 | 1340 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{C S}^{\text {xx }} \geq \mathrm{V}_{1 H}$ (TTL Level), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Output Open | - | 480 | 820 | 1040 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{C S}{ }_{x x} \geq V_{C C}-0.2 \mathrm{~V}, \\ & V_{\mathbb{I}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \text { (CMOS Level) } \\ & \hline \end{aligned}$ | - | 0.32 | $320{ }^{(2)}$ | 320 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 0.5 | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 0.4 | 04 | V |
| $\mathrm{VOH}^{\text {H }}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OL}}=-4 \mathrm{~mA}, \mathrm{Vcc}=4.5 \mathrm{~V}$ | 2.4 | - | - | $\stackrel{1}{ }$ | V |

## NOTES:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$.
2. $I_{\mathrm{SB} 1}$ max. at commercial temperature $=240 \mathrm{~mA}$.
3. $t_{A A}=30,35,45,55,65 \mathrm{~ns}$
4. $t_{A A}=25 \mathrm{~ns}$

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$ and $t_{o w}$ )

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | 7M624S25 COM'L. ONLY MIN. MAX. | COM' <br> MIN. | $\begin{aligned} & 4 \mathrm{~S} 30 \\ & \text { ONLY } \end{aligned}$ MAX. |  | $\begin{gathered} 4 \mathrm{~S} 35 \\ \text { MAX. } \end{gathered}$ |  | $\begin{aligned} & 4 \mathrm{~S} 45 \\ & \text { MAX. } \end{aligned}$ |  | $\begin{aligned} & 4 \mathrm{~S} 55 \\ & \text { MAX. } \end{aligned}$ |  | $\begin{gathered} \mathrm{S} 65 \\ \mathrm{MAX} . \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 \% $\%-$ | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | ns |
| $t_{\text {A }}$ | Address Access Time | - \%25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 65 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - ${ }^{\text {a }} 25$ | - | 30 | - | 35 | - | 45 | - | 55 | - | 65 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Lz}}$ | Chip Selection to Output in Low Z | 5 \% - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Chip Deselection to Output in High Z | - $\quad 20$ | - | 25 | - | 30 | - | 30 | - | 30 | - | 30 | ns |
| $t_{\text {pu }}$ | Chip Selection to Power Up Time | 0\% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Selection to Power Down Time | - $\times 25$ | - | 30 | - | 35 | - | 35 | - | 35 | - | 35 | ns |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | 7M624S25 COM'L. ONLY MIN. MAX. | 7M62 <br> MIN. | $\begin{aligned} & 4 \mathrm{~S} 30 \\ & \text { ONLY } \\ & \text { MAX. } \end{aligned}$ | 7M62 | $\begin{gathered} 4 \mathrm{~S} 35 \\ \text { MAX. } \end{gathered}$ |  | $\begin{gathered} 4 \mathrm{~S} 45 \\ \text { MAX. } \end{gathered}$ | 7M62 <br> MIN. | 4555 <br> MAX. | 7M62 <br> MIN. | $\begin{gathered} 4 \mathrm{~S} 65 \\ \text { MAX. } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | $25 \%$ | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | ns |
| $\mathrm{t}_{\mathrm{Cw}}$ | Chip Selection to End of Write | 22 \% | 25 | - | 30 | - | 40 | - | 50 | - | 55 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 22 \% | 25 | - | 30 | - | 40 | - | 50 | - | 55 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 2 \% | 3 | - | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| $t_{\text {wR }}$ | Write Recovery Time | 0\%\% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }_{\text {d }}$ w | Data Valid to End of Write | 15. $\times$ - | 20 | - | 20 | - | 25 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 5\%\% - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {Wz }}$ | Write Enable to Output in High Z | 0\% | 0 | 25 | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 35 | ns |
| $\mathrm{t}_{\text {ow }}$ | Output Active from End of Write | 5\% - - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


## NOTES:

1. WE is high for READ cycle.
2. $\overline{C S}_{\mathrm{XX}}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{S}}_{\mathrm{xx}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2 . This parameter is sampled, not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3, \eta}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{wA}}$ ) of a low $\overline{\mathrm{CS}}$ and a low $\overline{W E}$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $\overline{\mathrm{CS}}$ or WE going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}_{\mathbf{x x}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | X | High Z | Standby |
| Read | L | H | DATAout | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | TEST | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 130 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 35 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## IDT7M624

64K x 16 CONFIGURATION


NOTE:
All chip selects tied together since, in a by 16 configuration, all chips are either on or off.

IDT7M624
128K x 8 CONFIGURATION


NOTE:
The chip selects are tied together in groups of two. The decoder uses the new higher order address pin $\left(\mathrm{A}_{16}\right)$ to determine which of the two banks of memory are enabled.

## IDT7M624

256K x 4 CONFIGURATION


NOTE:
Each chip is now controlled by the two higher order address pins $\mathrm{A}_{16}$ and $\mathrm{A}_{17}$.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Semiconductor Components Compliant to MIL-STD-883, Class B

Sidebraze DIP
Commercial Only Commercial Only Speed in Nanoseconds

1 Megabit (1024K-Bit)

## FEATURES:

- High-density 256 K -bit CMOS static RAM module
- Customer-configured to $16 \mathrm{~K} \times 16,32 \mathrm{Kx8}$ or $64 \mathrm{~K} \times 4$
- Fast access times
- Military: 20ns
- Commercial: 15ns
- Low power consumption
- Active: 3.2 mW (typ.) (in 16K x 16 organization)
- Standby: 0.16mW (typ.)
- Utilizes 16 IDT6167s high-performance $16 \mathrm{~K} \times 1$ CMOS static RAMs produced with IDT's advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in 40-pin, 900 mil center sidebraze DIP, achieving very high memory density
- Single 5V ( $\pm 10 \%$ ) power supply
- Dual Vcc and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Module available with semiconductor components compliant to MIL-STD-883, Class B.


## DESCRIPTION:

The IDT7M656 is a 256K-bit high-speed CMOS static RAM constructed on a multilayered ceramic substrate using 16 IDT6167 (16Kx1) static RAMs in leadless chip carriers. Making 4 chip select lines available (one for each group of 4 RAMs) allows the user to configure the memory into a $16 \mathrm{~K} \times 16,32 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 4$ organization. In addition, extremely high speeds are achievable by the use of IDT6167s fabricated in IDT's high-performance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides some of the fastest 16 K static RAMs available.

The IDT7M656 is available with access times as fast as 15 ns commercial and 20 ns military temperature range, with maximum operating power consumption of only 7.9 W (significantly less if organized 32 Kx 8 or $64 \mathrm{~K} \times 4$ ). The RAM module also offers a maximum standby power mode of 3.0 W and a maximum full standby mode of 176 mW .

The IDT7M656 is offered in a high-density 40-pin, 900 mil center sidebraze DIP to take full advantage of the compact IDT6167s in leadless chip carriers.

All inputs and outputs of the IDT7M656 are TTL-compatible and operate from a single 5 V supply. (NOTE: Both Vcc pins need to be connected to the 5 V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



## DIP TOP VIEW

1. For module dimensions, please refer to module drawing M6 in the packaging section.

## FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

| $A_{x x}$ | Addresses | $D_{x x}$ | DATA $_{\text {IN/OUT }}$ |
| :--- | :--- | :--- | :--- |
| $\overline{C S}_{x x}$ | Chip Selects | $V_{C C}$ | Power |
| $\overline{W E}_{x x}$ | Write Enable | GND | Ground |

CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | .${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{L}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS $N_{C C}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7M656L |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. ${ }^{(1)}$ | MAX ${ }^{(3)}$ | MAX ${ }^{(4)}$ |  |
| 1 LL | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 20 | 20 | $\mu \mathrm{A}$ |
| ILOI | Output Leakage Current | $\overline{C S}=V_{\text {IH }}, V_{\text {OUT }}=O V$ to $V_{C C}$ | - | - | 20 | 20 | $\mu \mathrm{A}$ |
| $l_{\text {ccx16 }}$ | Operating Current in X16 mode | $\overline{C S}_{\text {xx }}=\mathrm{V}_{\mathrm{LL}}$, Output Open, $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}_{\text {MAX }}$ | - | 640 | 1280 | 1920 | mA |
| $\mathrm{I}_{\text {ccx }}$ | Operating Current in X 8 mode | $\overline{C S}_{x x}=\mathrm{V}_{\mathrm{LL}}$, Output Open, $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}_{\text {MAX }}$ | - | 420 | 840 | 1360 | mA |
| $\mathrm{lccx}_{4}$ | Operating Current in $\times 4$ Mode | $\widetilde{C S}_{\text {xx }}=\mathrm{V}_{\text {lL }}$, Output Open, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | - | 310 | 620 | 1080 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{C S}_{\text {xx }} \geq \mathrm{V}_{c c}$ (TTL Level). $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$, Output Open | - | 200 | 400 | 800 | mA |
| $\mathrm{l}_{\text {S81 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}}_{\mathrm{Xx}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}(\mathrm{CMOS} \text { Level } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 0.032 | $15^{(2)}$ | 160 | mA |
| $\mathrm{V}_{\mathrm{OL}}$. | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | V |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $\mathrm{I}_{\mathrm{SB} 1}$ max. at commercial temperature $=5.0 \mathrm{~mA}$
3. $t_{A A}=25,35,55,65 \mathrm{~ns}$
4. $\mathrm{t}_{\mathrm{AA}}=15,20 \mathrm{~ns}$

## TRUTH TABLE

| MODE | $\overline{\text { CS }}$ | WE | OUTPUT | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | DATA ouT | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 200 | pF |
| $\mathrm{C}_{\text {OUT }}{ }^{(2)}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 60 | pF |

## NOTE:

1. This parameter is determined by device characterization, but is not 100\% tested.
2. For each output, $16 \mathrm{~K} \times 16$ mode.

AC TEST CONDITIONS


Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$ and $t_{\text {OW }}$ )

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS $N_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7M656L15 (COM'L. ONLY) MIN. MAX. | IDT7M6 <br> MIN. | 56L20 <br> MAX. | IDT7M <br> MIN. | 56L25 <br> MAX. | IDT7M <br> MIN. | 56L35 <br> MAX. | IDT7M <br> MIN. | 56L55 <br> MAX. | IDT7M MIN. | 56L65 <br> MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 15 - | 3 | - | 25 | - | 35 | - | 55 | - | 65 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - 15 | \%i, \% | 20 | - | 25 | - | 35 | - | 55 | - | 65 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - 15 | - | 20 | - | 25 | - | 35 | - | 55 | - | 65 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address Change | 3 - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{L Z}$ | Chip Selection to Output in Low Z | $5 \quad-\%$ | \% ${ }_{\text {5\% }}^{\sim}$ | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Chip Deselect to Output in High Z | - 10 | $\stackrel{\square}{\square}$ | 15 |  | 15 | - | 20 | - | 40 | - | 40 | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time | $0-$ - / ${ }^{\text {\% }}$ | $\%$ | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{P D}$ | Chip Select to Power Down Time | - 15 | \%- | 20 | - | 25 | - | 35 | - | 55 | - | 65 | ns |
| WRITE CYCLE |  | \% \% , $_{\text {, }}$, |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 15 \$ | 20 | - | 25 | - | 35 | - | 55 | - | 65 | - | ns |
| ${ }^{\text {t }}$ CW | Chip Select to End of Write | 15 - | 20 | - | 20 | - | 30 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 15 \% | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {A }}$ AS | Address Set-up Time | 2 \% - \% | 2 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 13 - | 17 | - | 20 | - | 30 | - | 35 | - | 40 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 \% \% \% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write |  | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time | $5 \%$ \%- | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {I }}$ | Write Enable to Output in HIGH Z | $-\% \times \geqslant 10$ | - | 10 | - | 10 | - | 15 | - | 40 | - | 40 | ns |
| $t_{\text {WY }}$ | Output Active from End of Write | 0\% \% \% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


NOTES:

1. WExx is High for READ cycle.
2. $\overline{\mathrm{CS}}_{\mathrm{xx}}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{\mathrm{xx}}$ transition low.
4. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. For any given speed grade, operating voltage, and temperature, $t_{H Z}$ will be less than or equal to $t_{L Z}$.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (tw) of a low $\overline{C S}$ and a low $W E$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of CS or WE going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

DATA RETENTION CHARACTERISTICS $\mathrm{N}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | TYP. | $\begin{aligned} & \text { MAX. } \\ & \text { COM'L. } \end{aligned}$ | MAX. MIL. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $V_{C C}$ for Retention Data | $\begin{aligned} & \overline{C S}_{x x} \geq V_{C C}-0.2 V \\ & V_{I N} \geq V_{C C}-0.2 V \text { or } \leq 0.2 V \end{aligned}$ | 2.0 | - | - | - | V |
| $\mathrm{I}_{\text {ccor }}$ | Data Retention Current |  |  | $\begin{aligned} & .01^{(2)} \\ & .02^{(3)} \end{aligned}$ | $2.0{ }^{(2)}$ $3.0{ }^{(3)}$ | $\begin{aligned} & 6.0 \\ & 9.0 \\ & \hline \end{aligned}$ | mA |
| $t_{\text {cDa }}$ | Chip Deselect to Data Retention Time |  | 0 | - | -. | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time |  | $t_{\text {RC }}{ }^{(4)}$ | - | - | - | ns |

NOTES:

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. at $V_{C C}=2 V$
3. at $V_{C C}=3 V$
4. $t_{R C}=$ Read Cycle Time.

## LOW V $\mathrm{V}_{\mathrm{CC}}$ DATA RETENTION WAVEFORM



## NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS



Stand-by-Power Supply Current vs. Voltage


Address Access Time vs. Capacitive Load


Supply Current vs. Ambient Temperature


Stand-by-Power Supply Current vs. Ambient Temperature


Address Access Time vs. Ambient Temperature


Full Stand-by Power Supply Current. Data Retention Current vs. Ambient Temperature


## IDT7M656

$16 \mathrm{~K} \times 16$ CONFIGURATION ${ }^{(1,2)}$

NOTES:


1. All chip selects tied together since, in a by-16 configuration, all chips are either on or off.
2. The two write enables are tied together allowing control of the write enable for entire memory at one time (necessary) in a by-16 organization since all chips are either writing or reading at any given time.

3. All chip selects tied together in groups of two. The decoder uses the new higher order address pin $\left(A_{14}\right)$ to determine which of the two banks of memory are disabled.
4. The two write enables are tied together for ease of layout. They could be controlled by the decoder similar to the chip selects but would save only a minimal amount of power and add complexity to the layout.

## 64K $\times 4$ CONFIGURATION ${ }^{(1,2)}$



1. Each chip select is now controlled by the two higher order address pins $\mathrm{A}_{14}$ (necessary in 64 K deep memory).
2. Again the two write enables are tied together for ease of layout (the megabit part will only have one write enable pin).

## ORDERING INFORMATION



512K (64K x 8-BIT or $64 \mathrm{~K} \times 9-\mathrm{BIT}$ )

IDT 7M812 IDT 7M912 CMOS STATIC RAM MODULE

## FEATURES:

- High-density 512K-bit CMOS static RAM module
- $64 \mathrm{~K} \times 8$ (IDT7M812) or $64 \mathrm{~K} \times 9$ (IDT7M912) configuration
- Fast access times
- Military: 35ns (max.)
- Commercial: 25ns (max.)
- Low power consumption
- Active: 2.4 W (typ. in $64 \mathrm{~K} \times 8$ organization)
- Standby: $240 \mu \mathrm{~W}$ (typ. in $64 \mathrm{~K} \times 8$ organization)
- Utilizes 8 (IDT7M812) or 9 (IDT7M912) IDT7187 highperformance $64 \mathrm{~K} \times 1$ CMOS static RAMs produced with IDT's advanced CEMOS ${ }^{\text {M }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Available in $40-\mathrm{pin}, 600$ mil center sidebraze DIP, achieving very high memory density
- Single $5 V( \pm 10 \%)$ power supply
- Dual $V_{\mathrm{Cc}}$ and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters


## DESCRIPTION:

The IDT7M812/IDT7M912 are 512K-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using 8 IDT7187 64K x 1 static RAMs (IDT7M812) or 9 IDT7187 static RAMs (IDT7M912) in leadless chip carriers. Extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's highperformance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64 K static RAMs available.

The IDT7M812/IDT7M912 are available with access times as fast as 25 ns commercial and 35ns military temperature range, with maximum operating power consumption of only 6.9W (IDT7M912, $64 \mathrm{~K} \times 9$ option). The module also offers a standby power mode of less than 3.2W (max.) and a full standby mode of 1.2 W (max.).

The IDT7M812/IDT7M912 are offered in a high-density 40-pin, 600 mil center sidebraze DIP to take full advantage of the compact IDT7187s in leadless chip carriers. The IDT7M912 $(64 \mathrm{~K} \times 9)$ option can provide more flexibility in system application for error detection, parity bit, etc.

All inputs and outputs of the IDT7M812/IDT7M912 are TTLcompatible and operate from a single 5 V supply. (NOTE: Both $\mathrm{V}_{c \mathrm{C}}$ pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing access and cycles times for ease of use.

All IDT military module semiconductor components are compliant to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



## NOTES:

1. Both $V_{C C}$ pins need to be connected to the 5 V supply and both $G N D$ pins need to be grounded for proper operation.
2. Pin 18 is $D_{8}$ and pin 23 is $Y_{8}$ in $64 \mathrm{~K} \times 9$ (IDT7M912) option and both 18 and 23 are $N C$ in $64 \mathrm{~K} \times 8$ (IDT7M812) option.
3. For module dimensions, please refer to module drawing M5 in the packaging section.


PIN NAMES

| $A_{0}-A_{15}$ | Address |
| :--- | :--- |
| $D_{0}-D_{8}$ | Data Input |
| $Y_{0}-Y_{8}$ | Data Output |
| $\overline{C S}$ | Chip Select |
| $\overline{W E}$ | Write Enable |
| $V_{C C}$ | Power |
| GND | Ground |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OuT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{l}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS
$\left(V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | $\begin{aligned} & \text { IDT } \\ & \text { TYP. } \end{aligned}$ | $\begin{aligned} & 7 \mathrm{M} 912 \\ & \text { MAX. }^{(3)} \end{aligned}$ | $\text { MAX. }^{(4)}$ | MIN. | $\begin{aligned} & \text { IDT7 } \\ & \text { TYP. } \end{aligned}$ | 1812 <br> MAX | ${ }^{(3)} \text { MAX. }^{(4)}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mid \mathrm{ILI}^{1}$ | Input Leakage Current | $V_{C C}=5.5 \mathrm{~V} ; V_{N}=G N D$ to $V_{C C}$ | - | - | 20 | 20 | - | - | 20 | 20. | $\mu \mathrm{A}$ |
| $\mid \mathrm{LLO}^{\prime}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V} \\ & C S=V_{\mathrm{H}}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | - | - | 20 | 20: | - | - | 20 | 20 \% | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CO} 1}$ | Operating Power Supply Current | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{L}}$, Output Open Min. Duty Cycle $=100 \%$ | - | 540 | 1080 | 1260 | - | 480 | 960 | 1120 | mA |
| $\mathrm{I}_{\mathrm{CC2}}$ | Dynamic Operating Current | Min. Duty Cycle $=100 \%$ Output Open | - | 540 | 1080 | 1530 | - | 480 | 960 | 1360 | mA |
| $I_{S B}$ | Standby Power Supply Current | $\begin{aligned} & \overline{C S} \geq V_{1 H} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | - | 270 | 450 | \$85 | - | 240 | 400 | 520\% | mA |
| $\mathrm{I}_{\mathrm{SB} 1}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{C S} \geq V_{C C}-0.2 \mathrm{~V} \\ & V_{I N} \geq V_{C C}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 0.2 | $180^{(2)}$ | 225 | - | 0.05 | $160^{(2)} 200{ }^{\text {\% }}$ |  | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.5 | 0.5 | - | - | 0.5 | 0.5 | V |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$. | - | - | 0.4 | 0.4 | - | - | 0.4 | 0.4: | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | - | - \% | \% \% | 2.4 | - | - | \% \% | V |

## NOTES:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$.
2. $I_{\mathrm{SB} 1}$ (max.) of IDT7M812/912 at commercial temperature $=80 \mathrm{~mA} / 90 \mathrm{~mA}$.
3. $t_{A A}=30,35,45,55 \mathrm{~ns}$
4. $t_{A A}=25 \mathrm{~ns}$

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1,2 and 3 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$ and $t_{\text {ow }}$ )

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS

$N_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{gathered} \text { 7M912S25 } \\ \text { 7M812225 } \\ \text { COM'L. ONLY } \end{gathered}$ | 7M912S30 <br> 7M812S30 <br> COM'L. ONLY <br> MIN. MAX. |  | $\begin{aligned} & \text { 7M912S35 } \\ & \text { 7M812S35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7M912S45 } \\ & 7 \mathrm{M} 812 \mathrm{~S} 45 \end{aligned}$ |  | $\begin{aligned} & \text { 7M912S55 } \\ & \text { 7M812S55 } \end{aligned}$ |  | $\begin{aligned} & \text { 7M912S65 } \\ & \text { 7M812S65 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. MAX. |  |  | Min. | MAX. | min. | max. | MIN. | max. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 25\% - | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | $\rightarrow$ - 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 65 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | $\xrightarrow{\text { \%/. }}$ - 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 65 | ns |
| ${ }^{\text {t }}{ }_{\text {It }}$ | Output Hold from Address Change |  | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Lz}}$ | Chip Selection to Output in Low Z | 5 5...... | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Chip Deselection to Output in High Z | - ${ }^{\text {a }}$, 20 | - | 25 | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| ${ }^{\text {t }}$ PU | Chip Selection to Power Up Time |  | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Selection to Power Down Time | $\stackrel{\square}{*}$ | - | 30 | - | 35 | - | 35 | - | 35 | - | 35 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 25.\% | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | ns |
| ${ }^{\text {cw }}$ | Chip Selection to End of Write | 23.3.). | 28 | - | 35 | - | 40 | - | 50 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 23 , | 28 | - | 35 | - | 40 | - | 50 | - | 55 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 3 - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 20:\%am\% | 25 | - | 30 | - | 30 | - | 35 | - | 40 | - | ns |
| ${ }^{\text {t }}$ \% | Write Recovery Time | 0. \#, \% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {ow }}$ | Data Y/alid to End of Write | 15. | 20 | - | 20 | - | 25 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 5 , . | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {Wz }}$ | Write Enable to Output in High Z | 0\%.a. 20 | 0 | 25 | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 35 | ns |
| tow | Output Active from End of Write | 0.\%.\% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


## NOTES:

1. WE is high for READ cycle.
2. $\overline{C S}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{W E}$ or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | DATAouT | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | TEST | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 80 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 15 | pF | NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION




## FEATURES:

- High-density 4 megabit (256K x 16) CMOS static RAM module
- Low power consumption
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Available in 48 -pin, 900 mil wide ceramic sidebraze DIP
- 4X the density of the IDT7M624 (1024K RAM module) in the same size package
- Multiple GND pins for maximum noise immunity
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7M4016 is a 4-megabit high-speed CMOS static RAM module constructed on a multi-layered ceramic substrate using sixteen ( $256 \mathrm{~K} \times 1$ ) static RAMs in leadless chip carriers. The IDT7M4016 is an upgrade from the IDT7M624 (1024K RAM module) offering four times the memory density in the same size package. Making four chip select lines available (one for each group of four RAMs) allows the user to configure the memory into a 256 K x $16,512 \mathrm{~K} \times 8$ or $1024 \mathrm{~K} \times 4$ organization.

The IDT7M4016 is packaged in a 48 -pin, 900 mil wide sidebraze DIP to take advantage of the compact leadless chip carriers. This enables four megabits of static RAM memory to be placed in less than 2.2 square inches of board space.

All inputs and outputs of the IDT7M4016 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are compliant to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



NOTE:

1. For module dimensions, please refer to module drawing M9 in the packaging section.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {B:AS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | 50 | mA |

Note:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## PIN NAMES

| $V_{C C}$ | Power |
| :--- | :--- |
| $G N D$ | Ground |
| $A_{0-17}$ | Addresses |
| $\mathrm{D}_{0-15}$ | Data Input/Output |
| CS | Chip Select |
| $\mathrm{WE}_{\mathrm{L}}$ | Write Enable (Lower Byte) |
| $\mathrm{WE}_{U}$ | Write Enable (Upper Byte) |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

Note:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCc |
| :--- | :---: | :--- | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}_{\mathrm{LI}}$ | Input Leakage (Address \& Control) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | - | 80 | $\mu \mathrm{A}$ |
| $\mathrm{ll}_{\mathrm{LI}}$ | Input Leakage (Data) | $V_{C C}=M A X, V_{\text {IN }}=G N D$ to $V_{C C}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{\text {L }}$ | Output Leakage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MAX}, \overline{C S}=\mathrm{V}_{\mathrm{IH}}, \\ & V_{\mathrm{OUT}}=G N D \text { to } V_{\mathrm{CC}} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{LL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $V_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

|  |  |  | $\begin{gathered} \hline \text { IDT7M4016 (1) } \\ \hline \text { MAX. } \\ \hline \end{gathered}$ |  | $\frac{\text { IDT7M4016 (2) }}{\text { MAX. }}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TEST CONDITIONS |  |  |  |  |  |
| SYMBOL | PARAMETER |  | COM'L. | MIL. | COM'L. | MIL. |  |
| lect | Operating Current | $f=0 ;$ CS $\leq V_{\text {Li. }}, V_{C C}=$ MAX; Output Open | 1760 | - | 1600 | 1760 | mA |
| Icc2 | Dynamic Operating Current | $\begin{aligned} & V_{C C}=M A X ; \overline{C S} \leq V_{L L} ; f=f_{\text {MAX }} \\ & \text { Output Open } \end{aligned}$ | 2560 | - | 2400 | 2560 | mA |
| $1 s$ B | Standby Current Supply | $\overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{L}}$ | 560 | - | 560 | 560 | mA |
| IsB1 | Full Standby Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}} \geq \mathrm{V}_{\mathrm{Cc}}-0.2$ or $\leq 0.2 \mathrm{~V}$ | 480 | - | 480 | 480 | mA |

Notes:

1. 25 ns
2. $35,45,55,70 \mathrm{~ns}$

## AC ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | $\begin{array}{\|c} \hline \text { 7M } \\ \text { (COI } \\ \text { MIN. } \end{array}$ | S25 ONLY) MAX. |  |  |  | MS45 |  | MAX. |  | S70 VLY) MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| ${ }^{\text {A }}$ A | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {acs }}$ | Chip Select Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}{ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHz}}{ }^{(1)}$ | Chip Deselect to Output in High Z | - | 13 | - | 20 | - | 25 |  | 25 |  | 30 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {Pu }}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |

## WRITE CYCLE

| $t_{\text {we }}$ | Write Cycle Time | 25 | - | 35. | - | 45 | - | 55 | - | 70 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {ctw }}$ | Chip Selection to End of Write | 25 | - | 35 | - | 45 | - | 55 | - | 65 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 25 | - | 35 | - | 45 | - | 55 | - | 65 | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {twp }}$ | Write Pulse Width | 25 | - | 35 | - | 45 | - | 55 | - | 65 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHZ }}{ }^{\text {(1) }}$ | Write Enabled to Output in High Z | - | 13 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| ${ }^{\text {t }}$ W ${ }^{\text {d }}$ | Data to Write Time Overlap | 12 | - | 15 | - | 20 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {t }}$ DH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {ow }}{ }^{(1)}$ | Output Active From End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

Notes:

1. This parameter guaranteed but not tested.

## AC TEST CONDITIONS

| Input Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathbf{C L Z 1}, 2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathbf{C H z} 1,2}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\text {OW }}, t_{\text {whz }}$ )

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3)}$


NOTES:

1. WE is high for read cycle.
2. Device is continuously selected, $\overline{C S}=V_{\mathrm{LL}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1,2,3)}$ (WE CONTROLLED TIMING)


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,2,3,4)}$ (CS CONTROLLED TIMING)


NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap (tcw or twf) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of the write cycle.
4. If the $\overline{C S}$ low transition occurs simultaneous with or after the $\overline{W E}$ low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).

## TRUTH TABLE

| MODE | CS | WE | OUTPUT | POWER |
| :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | High-Z | Standby |
| Read | L | H | DATA Out | Active |
| Write | L | L | High-Z | Active |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}(\mathrm{D})}$ | Input Capacitance <br> (Data) | $\mathrm{V}_{(\mathbb{I N})}=\mathrm{OV}$ | 30 | pF |
| $\mathrm{C}_{\mathbb{I N}(\mathrm{A})}$ | Input Capacitance <br> Address and Control | $\mathrm{V}_{(\mathbb{I N})}=\mathrm{OV}$ | 200 | pF |
| COUT | Output Capacitance | $\mathrm{V}_{(\mathrm{OUT})}=\mathrm{OV}$ | 30 | pF |

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



2 MEGABIT ( $64 \mathrm{~K} \times 32$ ) CMOS STATIC RAM MODULE

## FEATURES:

- High-density 2 megabit ( $64 \mathrm{~K} \times 32$ ) CMOS static RAM module
- Fast access times
- Military: 50ns (max.)
- Commercial: 40ns (max.)
- Individual byte selects
- Upper and lower word write enables
- CEMOS ${ }^{\text {TM }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Available in 60-pin, 600 mil wide ceramic sidebraze DIP
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7M4017 is a 2 megabit ( $64 \mathrm{~K} \times 32$ ) high-speed static RAM module constructed on a co-fired ceramic substrate using eight IDT71256 32K x 8 static RAMs in leadless chip carriers. On-board decoders use $A_{15}$ to select the upper or lower bank of RAMs. Four chip selects control individual byte selection. Extremely fast speeds can be achieved due to use of 256 K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability CEMOS technology.

The IDT7M4017 is offered in a 60 -pin, 600 mil center sidebraze DIP which enables two megabits of memory to be placed in less than 1.9 square inches of board space.

The IDT7M4017 is available with fast access times over the commercial and military temperature ranges, with minimal power consumption. The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to a substantially lower power mode.

All inputs and outputs of the IDT7M4017 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



NOTE:

1. For module dimensions, please refer to module drawing M11 in the packaging section.

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## PIN NAMES

| $\mathrm{AO}_{0} \mathrm{~A}_{15}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{0-31}$ | Data Inputs/Outputs |
| $\overline{\mathrm{CS}}_{0}$ | Chip Select for $\mathrm{I} / \mathrm{O}_{0-7}$ |
| $\overline{\mathrm{CS}}_{1}$ | Chip Select for $\mathrm{I} / \mathrm{O}_{8-15}$ |
| $\overline{\mathrm{CS}}_{2}$ | Chip Select for $\mathrm{I} / \mathrm{O}_{16-23}$ |
| $\overline{\mathrm{CS}}_{3}$ | Chip Select for $\mathrm{I} / \mathrm{O}_{24-31}$ |
| $\mathrm{WE}_{0}$ | Write Enable for $\mathrm{I} / \mathrm{O}_{0-15}$ |
| $\overline{W E}_{1}$ | Write Enable for $\mathrm{I} / \mathrm{O}_{16-31}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lour | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\mathbf{c c}}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETERS | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|l| | Input Leakage (Address \& Control) | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N}=G N D \text { to } V_{C C} \end{aligned}$ | - | 20 | $\mu \mathrm{A}$ |
| $\|u\|$ | Input Leakage (Data) | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=G N D \text { to } V_{C C} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| \|Lol | Output Leakage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{H}}, V_{\mathrm{OUT}}=\mathrm{GND} \text { to } V_{\mathrm{CC}} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETERS | TEST CONDITIONS | $\frac{\text { IDT7M4017 }}{\text { MAX. }}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  | COM'L | MIL. |  |
| lcCl | Operating Current | $\begin{aligned} & F=0, \overline{C S} \leq V_{\mathrm{LL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max.; Output Open } \end{aligned}$ | 460 | 500 | mA |
| $\mathrm{lcC2}$ | Dynamic Operating Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max.; } \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{LL}} ; F=F_{\text {MAX }} \\ & \text { Output Open } \end{aligned}$ | 750 | 790 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current | $\overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{L}}$ | 180 | 180 | mA |
| IsB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } 0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2{ }^{2} \end{aligned}$ | 135 | 175 | mA |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | $\begin{array}{\|l} \hline \text { IDT4017S40 } \\ \text { (COM'L ONLY) } \\ \text { MIN. MAX. } \end{array}$ |  | IDT7M4017S45 (COM'L. ONLY) MIN. MAX. |  | IDT7M4017S50 MIN. MAX. |  | $\begin{array}{\|l\|} \hline \text { IDT7M4017S60 } \\ \text { MIN. MAX. } \end{array}$ |  | IDT7M4017S70 MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 40 | - | 45 | - | 50 | - | 60 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 40 | - | 45 | - | 50 | - | 60 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 40 | - | 45 | - | 50 | - | 60 | - | 70 | ns |
| ${ }^{\mathrm{taz}^{(1)}}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}^{(1)}}$ | Chip Deselect to Output in High Z | - | 15 | - | 20 | - | 20 | - | 25 | - | 25 | ns |
| ${ }^{\text {OH }}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {Pu }}(1)$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}(1)$ | Chip Deselect to Power Down Time | - | 40 | - | 45 | - | 50 | - | 60 | - | 70 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wo }}$ | Write Cycle Time | 40 | - | 45 | - | 50 | - | 60 | - | 70 | - | ns |
| $\mathrm{t}_{\text {cw }}$ | Chip Selection to End of Write | 35 | - | 40 | - | 45 | - | 55 | - | 60 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 35 | - | 40 | - | 45 | - | 55 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 30 | - | 35 | - | 35 | - | 45 | - | 50 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{WHZ}^{(1)}}$ | Write Enable to Output in High Z | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | 15 | - | 20 | - | 20 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{0}{ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTE:

1. This parameter is guaranteed but not tested.

AC TEST CONDITIONS

| In Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |


| GND to 3.0 V |
| :---: |
| 10 ns |
| 1.5 V |
| 1.5 V |
| See Figures 1 and 2 |



Figure 1. Output Load

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{I L}$
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. $\overline{O E}=V_{\mathrm{IL}}$.
5. Transition is measured $\pm 500 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


## NOTES:

1. $\overline{W E}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{w f}$ ) of a low CS.
3. $t_{W R}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low $\left(\overline{O E}=V_{L L}\right)$.
7. DATAour is the same phase of write data of this write cycle.
8. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 500 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}_{\mathbf{X}}$ | $\overline{\text { WE }}_{\mathbf{X}}$ | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: |
| Standby | L | X | X | Standby |
| Read | L | H | Dout | Active |
| Write | L | L | $\mathrm{D}_{\text {IN }}$ | Active |

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | ---: | :---: |
| $\mathrm{C}_{\mathbb{N}(\mathrm{D})}$ | Input Capacitance (Data) | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 30 | pF |
| $\mathrm{C}_{\mathbb{I N}(\mathrm{A})}$ | Input Capacitance <br> Address and Control | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 100 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 30 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION




## FEATURES:

- Dual $16 \mathrm{~K} \times 20$ synchronous RAM
- Edge triggered data input and data output registers
- Edge triggered data address registers
- Two address register sources individually selectable
- Separate chip select and write enables to each memory array
- Individual clock lines to each register
- Dual high-performance $16 \mathrm{~K} \times 20$ memories
- Unique ping-pong operation capability
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Available in compact 92-pin ceramic sidebraze QIP (quad in-line) package
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs directly TTL-compatible
- Military modules available with semiconductor components compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7M6001 is a dual multiplexed $16 \mathrm{~K} \times 20$ synchronous RAM module. It utilizes ten IDT71981 high-speed synchronous memories, along with the appropriate input data, output data and address registers. The device features the ability to be used in a ping-pong mode. That is, data can be loaded into one memory array at one address and be read from the other memory array at a
different address. This allows systems to be built that can perform fast Fourier Transforms in either a decimation-in-time or a decima-tion-in-frequency configuration. Data read from Memory 1 can be synchronously loaded into its output register, while data can be written into a different location in Memory 2. Similarly, data can be read from Memory 1 and Memory 2 in parallel from two different addresses and can be written into Memory 1 and Memory 2 at unique addresses. Registers at the data input and data output provide fully synchronous pipelined operation. The two memory systems are 20 bits wide and have multiplexed data input and data output bits from the module data pins. By taking advantage of the speed of the registers, data on the pins can run at a speed twice that of the memory. That is, both output registers can be read or both input registers can be loaded in a single memory cycle.

Two address sources are available to each address register to the RAM. Address Source A or Address Source B may be selected to load the edge triggered register for the $16 \mathrm{~K} \times 20$-bit memory. The IDT54/74FCT399 is used for the two input multiplexer and address registers for each $16 \mathrm{~K} \times 20$ memory. All inputs and outputs of the IDT7M6001 are TTL-compatible and operate from a single 5V supply.

The IDT7M6001 is offered as a compact 92-pin quad in-line (QIP) ceramic module. It is constructed using ceramic LCC components on a multilayer co-fired ceramic substrate and occupies only 4.2 square inches of board space.

All IDT military module semiconductor components are compliant to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

| GND 1 | 47 | GND |  | VCC | 92 | 46 | V cc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A D A_{0} 2$ | 48 | $\mathrm{ADB}_{0}$ |  | D10 | 91 | 45 | $\square \mathrm{DO}_{0}$ |
| $\mathrm{ADA}_{1}-3$ | 49 | $\mathrm{ADB}_{1}$ |  | $\mathrm{Dl}_{1}$ | 90 | 44 | $\square \mathrm{DO}_{1}$ |
| $\mathrm{ADA}_{2}-1$ | 50 | $\mathrm{ADB}_{2}$ |  | $\mathrm{Dl}_{2}$ | 89 | 43 | $\square \mathrm{DO}_{2}$ |
| $\mathrm{ADA}_{3}-5$ | 51 | $\mathrm{ADB}_{3}$ |  | $\mathrm{Dl}_{3}$ | 88 | 42 | $\square \mathrm{DO}_{3}$ |
| $\mathrm{ADA}_{4}-6$ | 52 | $\mathrm{ADB}_{4}$ |  | $\mathrm{Dl}_{4}$ | 87 | 41 | $\square \mathrm{DO}_{4}$ |
| $\mathrm{ADA}_{5} \mathrm{G} 7$ | 53 | $\mathrm{ADB}_{5}$ |  | $\mathrm{Dl}_{5}$ | 86 | 40 | $\square \mathrm{DO}_{5}$ |
| $\mathrm{ADA}_{6} 8$ | 54 | $\mathrm{ADB}_{6}$ |  | $\mathrm{Dl}_{6}$ | 85 | 39 | $\square \mathrm{DO}_{6}$ |
| $\mathrm{ADA}_{7} \square 9$ | 55 | $\mathrm{ADB}_{7}$ |  | $\mathrm{Dl}_{7}$ | 84 | 38 | $\square \mathrm{DO}_{7}$ |
| $\mathrm{ADA}_{8}-10$ | 56 | $\mathrm{ADB}_{8}$ |  | $\mathrm{Dl}_{8}$ | 83 | 37 | $\square \mathrm{DO}_{8}$ |
| $A^{\prime} A_{9}=11$ | 57 | $\mathrm{ADB}_{9}$ |  | $\mathrm{Dl}_{9}$ | 82 | 36 | $\square \mathrm{DO}_{8}$ |
| $\mathrm{ADA}_{10}-12$ | 58 | $\mathrm{ADB}_{10}$ | M31 ${ }^{(1)}$ | GND | 81 | 35 | $\square \mathrm{GND}$ |
| $\mathrm{ADA}_{11}-13$ | 59 | $\mathrm{ADB}_{11}$ |  | $\mathrm{Dl}_{10}$ | 80 | 34 | $\square \mathrm{DO}_{10}$ |
| $A D A_{12} 14$ | 60 | $\mathrm{ADB}_{12}$ |  | Dl 11 | 79 | 33 | $\square \mathrm{DO}_{11}$ |
| $\mathrm{ADA}_{13} \square 15$ | 61 | $\mathrm{ADB}_{13}$ |  | $\mathrm{Dl}_{12}$ | 78 | 32 | $\square \mathrm{DO}_{12}$ |
| $\mathrm{CKI}_{1} \square 16$ | 62 | $\mathrm{CKI}_{2}$ |  | $\mathrm{Dl}_{13}$ | 77 | 31 | $2 \mathrm{DO}_{13}$ |
| $\mathrm{CKO}_{1} \mathrm{C} 17$ | 63 | $\mathrm{CKO}_{2}$ |  | $\mathrm{Dl}_{14}$ | 76 | 30 | $\square \mathrm{DO}_{14}$ |
| $\mathrm{OE}_{1} \mathrm{O}_{18}$ | 64 | $\mathrm{OE}_{2}$ |  | DI 15 | 75 | 29 | $\square \mathrm{DO}_{15}$ |
| $\mathrm{S}_{1}$-19 | 65 | $\mathrm{S}_{2}$ |  | $\mathrm{Dl}_{16}$ | 74 | 28 | $\square \mathrm{DO}_{16}$ |
| $\mathrm{ACK}_{1}-20$ | 66 | $\mathrm{ACK}_{2}$ |  | D1 17 | 73 | 27 | $\square \mathrm{DO}_{17}$ |
| $\mathrm{CE}_{1} \mathrm{C}_{21}$ | 67 | $\mathrm{CE}_{2}$ |  | $\mathrm{DI}_{18}$ | 72 | 26 | $2 \mathrm{DO}_{18}$ |
| $\mathrm{WE}_{1} \square^{-12}$ | 68 | $\mathrm{WE}_{2}$ |  | D19 | 71 | 25 | $\square \mathrm{DO}_{19}$ |
| $V_{C C}$ - 23 | 69 | $\mathrm{V}_{\mathrm{Cc}}$ |  | GND | 70 | 24 | $\square \mathrm{GND}$ |

NOTE:

1. For module dimensions, please refer to module drawing M31 in the packaging section.

## PIN NAMES

| $\mathrm{OE}_{1}-\overline{\mathrm{OE}}$ | 2 |
| :--- | :--- |
| $\mathrm{ADA}_{0}-\mathrm{ADA}_{13}$ | Data Out Register Output Enable |
| $\mathrm{ADB}_{0}-\mathrm{ADB}_{13}$ | B Address Inputs |
| $\mathrm{DI}_{0}-\mathrm{DI}_{19}$ | Data Inputs |
| $\mathrm{DO}_{0}-\mathrm{DO}_{19}$ | Data Outputs |
| $\mathrm{CKI}_{1}-\mathrm{CKI}_{2}$ | Data In Register Clock Input (Active Rising Edge) |
| $\mathrm{ACK}_{1}-\mathrm{ACK}_{2}$ | Address Clock Input (Active Rising Edge) |
| $\mathrm{S}_{1}-\mathrm{S}_{2}$ | Address MUX Select Input |
| $\mathrm{WE}_{1}-\mathrm{WE}_{2}$ | Write Enable |
| $\mathrm{CE} 1_{1}-\overline{\mathrm{CE}}_{2}$ | RAM Select |
| $\mathrm{CKO}_{1}-\mathrm{CKO}_{2}$ | Data Out Register Clock Input (Active Rising Edge) |

FUNCTIONAL TABLE FOR ADDR MUX

| INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: |
| $\mathbf{S}_{\mathbf{1}, \mathbf{2}}$ | $\mathbf{S}_{\mathbf{A}}$ | $\mathbf{S}_{\mathbf{B}}$ | $\mathbf{Q}$ |
| l | l | X | L |
| l | h | X | H |
| h | X | l | L |
| h | X | h | H |

H $=$ HIGH Voltage Level
L = LOW Voltage Level
$h=$ HIGH Voltage Level one set-up time prior to the LOW-to-HIGH clock transition of ACK1, 2
I = LOW Voltage Level one set-up time prior to the LOW-to-HIGH clock transition of ACK1, 2
$\mathrm{X}=$ Immaterial

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{HH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IILI | Input Leakage (Control) | $V_{C C}=M a x ., V_{\text {IN }}=G N D$ to $V_{C C}$ | - | 25 | $\mu \mathrm{A}$ |
| ا 11 | Input Leakage (Data \& Address) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }}$, $\mathrm{IN}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\mathrm{LO}} \mathrm{l}$ | Output Leakage | $\begin{aligned} & V_{C C}=M a x ., \overline{C S}=V_{I H}, \\ & V_{\text {OUT }}=G N D \text { to } \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| $V_{\text {OL }}$ | Output Low Voltage | $V_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{l}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | v |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETERS | TEST CONDITIONS | IDT7M6001 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| $\mathrm{lcCl}_{1}$ | Operating Current | $\begin{aligned} & f=0, \text { CSX } x V_{\mathrm{LL}} \\ & V_{c \mathrm{c}}=\text { Max.; Output Open } \end{aligned}$ | 1000 | 1150 | mA |
| 1002 | Dynamic Operating Current | $V_{C c}=\text { Max.; } \overline{C S} x \geq V_{L L} ; f=f_{\text {mAX }}$ Output Open | 1910 | 2035 | mA |
| $I_{\text {SB }}$ | Standby Supply Current | CS $\leq \mathrm{V}_{\mathrm{IL}}$ | 870 | 920 | mA |
| IsB1 | Full Standby Supply Current | $\begin{aligned} & C S x \geq V_{C C}-0.2 V \\ & V_{I N} \geq V_{c C}-0.2 V \text { or } \leq 0.2 V \end{aligned}$ | 440 | 490 | mA |

## AC ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | 7M6001S40 |  | 7M6001S45 |  | 7M6001S55 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. | MIN. | MAX. | MIN. | max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 40 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\text {cko-DO }}$ | CKOx to Output Valid | - | 12 | - | 12 | - | 12 | ns |
| $\mathrm{t}_{\text {s }}$ | Address Set-up Time | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Address Hold Time | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - | 15 | - | 15 | - | 15 | ns |
| ${ }^{\text {t }}$ P | CKOx, ACKx Pulse Width | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {cS-CKO }}$ | Chip Select-1, 2 to CKOx | 30 | - | 35 | - | 45 | - | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(1)}$ | Output disable to Output in High Z | 18 | - | 18 | - | 18 | - | ns |
| ${ }^{\text {t }}$ SU | S to ACK set up time | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {t }}$ SH | S to ACK to hold time | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PU }}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | - | 40 | - | 45 | - | 55 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ c | Write Cycle Time | 40 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\text {s }}$ | Address, Din Set-up Time | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Address, Din hold Time | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {ACK-wE }}$ | ACKx to Write Enable | 12 | - | 12 | - | 12 | - | ns |
| $\mathrm{t}_{\text {wp }}$ | Write Pulse Width | 25 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {t }}{ }_{\text {cP }}$ | CKIx, ACK Pulse Width | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {c }}$ w | Chip Select to End of Write | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\text {ACKW }}$ | ACK to End of Write | 37 | - | 42 | - | 47 | - | ns |
| $\mathrm{t}_{\text {ckw }}$ | CKIx to End of Write | 27 | - | 29 | - | 32 | - | ns |
| ${ }_{\text {t }}{ }_{\text {U }}$ | $S$ to ACK set up time | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {SH }}$ | S to ACK hold time | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter guaranteed but not tested.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}_{\mathrm{N}(\mathrm{D})}}$ | Input Capacitance <br> Din and Address | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 40 | pF |
| $\mathrm{C}_{\text {IN(C) }}$ | Input Capacitance <br> Control | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 50 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 40 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.


READ CYCLE


## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



FIgure 1. Output Load


Figure 2. Output Load (for $\mathbf{t}_{\mathrm{CLZ}} \mathbf{1 , 2}, \mathrm{t}_{\mathrm{OLZ}} \mathrm{t}_{\mathrm{CHz} 1,2}, \mathrm{t}_{\mathrm{OHz}}$, $t_{o w, ~ a n d ~} \mathrm{t}_{\mathrm{WHz}}$ )

* Including scope and jig.


## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Semiconductor components compliant to MIL-STD-883, class B

Ceramic QIP


Standard Power

Dual Multiplexed Synchronous Module

## FEATURES:

- $16 \mathrm{~K} \times 32$ high-performance Writable Control Store (WCS)
- Serial Protocol Channel (SPC ${ }^{\text {TM }}$ )-reading, writing and interrogation
- 4 byte/wide output enables
- Separate chip select, write enable and output enable memory controls
- High fanout pipeline register
- Fully width expandable
- Designed for high-speed writable control store applications
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Compact 64-pin ceramic sidebraze DIP
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Military modules available with semiconductor components manufactured in compliance to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7M6032 is a $16 \mathrm{~K} \times 32$-bit Writable Control Store (WCS) RAM and pipeline register. It features eight IDT7198 $16 \mathrm{~K} \times 4$ highperformance static RAMs and four IDT49FCT818 Serial Protocol Channel (SPC) registers. These devices are arranged to form the 16K $\times 32$ Writable Control Store RAM with Serial Protocol Channel for loading of the memory. The address lines, chip select, write enable and output enable of the RAMs are all bused together to form one large $16 \mathrm{~K} \times 32$ memory. Each eight Data I/Os of the RAM
are connected to the D inputs of an IDT49FCT818. The device has the serial data-in and serial data-output bits connected to form a 32-bit Serial Protocol Channel register. The module features four separate output enables, one for each of the IDT49FCT818 registers. Thus, the Y outputs from the IDT49FCT818 registers may be enabled or put into the high-impedance state on individual 8 -bit boundaries. The Command/Data (C/ $\overline{\mathrm{D}}$ ), Serial Shift Clock (SCLK) and Parallel Clock (PCLK) are all bus organized across the four IDT49FCT818 registers. The thirty-two register output bits, eight from each device, are separately brought out to form a 32-bit wide pipeline register on the Writable Control Store.

In normal operation, data from the 32-bit wide memory is loaded into the IDT49FCT818 registers on the low-to-high transition of PCLK. Reading and writing of the memory by means of the Serial Protocol Channel is performed using the IDT49FCT818. That is, the data to be loaded can be shifted in the serial data input by using the SCLK and a load command executed by shifting the proper command word in the serial data input when the $C / \bar{D}$ line is in the command mode. This command will then be executed by manipulating the C/D line and SCLK line. Data is then written into the RAM by bringing the write enable line on the RAM memory from the high state to the low state and back to the high state.

The IDT7M6032 is offered in a compact 64-pin 600 mil wide ceramic dual in-line module. It is constructed using ceramic LCC components on a multilayer co-fired ceramic substrate and occupies less than 2 square inches of board space.

The semiconductor components used on all IDT military modules are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



NOTE:

1. For module dimensions, please refer to module drawing M13 in the packaging section.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| louT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5{ }^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

TRUTH TABLE

| MODE | $\overline{\mathrm{CS}}$ | $\overline{O E}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | H. | X | High Z | Standby |
| Standby | H | L | X | Dout | Standby |
| Read | L | L | H | $\mathrm{D}_{\text {Out }}$ | Active |
| Read | L | H | H | High Z | Active |
| Write | L | SPC( ${ }^{(1)}$ | L | SPC(1) | Active |

NOTE:

1. See SPC Commands for proper execution of write cycle.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN(D) }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{C}_{\text {IN(A) }}$ | Input Capacitance <br> Address and Control | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 60 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 10 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## PIN DESCRIPTION

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| PCLK | 1 | Parallel Data Register Clock |
| $\mathrm{Y}_{0-31}$ | 0 | Parallel Data Register Output Pins ( $Y_{0}=$ LSB, $Y_{31}=$ MSB) |
| $\overline{\mathrm{O}} \mathrm{E}_{Y}$ | 1 | Output Enable for Y Bus (Overidden by SPC Inst. 8 \& 14) |
| SDI | 1 | Serial Data In for SPC Operation. Data and command shifts in the Least Significant Bit first |
| SDO | 0 | Serial Data Out for SPC Operation. Data and command shifts out the Least Significant Bit first |
| C/D | 1 | Mode Control for SPC |
| SCLK | 1 | Serial Shitt Clock for SPC Operations |
| CS | 1 | RAM Chip Select |
| $\overline{W E}$ | 1 | RAM Write Enable |
| $\mathrm{A}_{0-13}$ | 1 | Address Bus Pins |
| ROE | 1 | Internal RAM Output Enable for D bus |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | 25ns |  | 30ns |  | 35ns |  | 45ns |  | 55ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | max. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |
| \|lul | Input Leakage Data Bus $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=M a x, \\ & V_{I N}=G N D \text { to } V_{C C} \end{aligned}$ | - | 20 | - | 20 | - | 20 | - | 20 | - | 20 |
| \| $\mathrm{I}_{\text {Lol }}$ | Output Leakage $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=\text { Max, } \overline{C S}=V_{I H} \\ & V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | - | 20 | - | 20 | - | 20 | - | 20 | - | 20 |
| $\mathrm{I}_{\mathrm{CO} 1}$ | Operating Current mA | $\begin{aligned} & f=0, \overline{C S}=V_{\mathrm{l}} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max; Output Open } \end{aligned}$ | - | 900 | - | 800 | - | 800 | - | 800 | - | 800 |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Dynamic Operating Current mA | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max } \mathrm{CS}=\mathrm{V}_{\mathrm{L}} ; \\ & \mathrm{F}=\mathrm{F}_{\text {MAX }} \text { Output Open } \end{aligned}$ | - | 1200 | - | 1150 | - | 1050 | - | 1050 | - | 1050 |
| $I_{\text {SB }}$ | Standby Supply Current mA | $\overline{C S}=V_{L}$ | - | 450 | - | 450 | - | 450 | - | 450 | - | 450 |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby mA Supply Current | $\begin{aligned} & \mathrm{CS} \geq V_{C c}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 125 | - | 125 | - | 125 | - | 125 | - | 125 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $V_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | 25ns |  | 30ns |  | 35ns |  | 45ns |  | 55ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $t_{A C}$ | Address Valid to PCLK | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - |
| $\mathrm{t}_{\mathrm{CS}}$ | CS Valid to PCLK | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - |
| toesu | ROE Valid to PCLK Set Up | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - |
| $\mathrm{t}_{\text {PCY }}$ | PCLK to Output Valid | - | 13 | - | 13 | - | 16 | - | 16 | - | 16 |
| $\mathrm{t}_{\text {OE }}$ | OE Valid to Output Valid | 2 | 13 | 2 | 13 | 2 | 16 | 2 | 16 | 2 | 16 |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(1)}$ | OE Negated to Output in High Z | 2 | 12 | 2 | 12 | 2 | 12 | 2 | 12 | 2 | 12 |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - |
| ${ }^{\text {ctw }}$ | CS Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - |
| $t_{\text {wp }}$ | Write Enable Pulse Width | 18 | - | 23 | - | 28 | - | 30 | - | 40 | - |
| $t_{\text {wCD }}$ | Cont/Dat to End of Write | 22 | - | 25 | - | 28 | - | 30 | - | 35 | - |
| $t_{\text {AS }}$ | Address Setup Time | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - |

NOTE:

1. Guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


## NOTES:

1. WE is High for Read Cycle.
2. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING) $)^{(1,2,3,5)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,2,3,4,5)}$


## NOTES:

1. WE, $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{WP}}$ ) of a low $\overline{\mathrm{CS}}$ and a low $\overline{W E}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of the write cycle.
4. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in the high impedance state.
5. $\overline{\operatorname{ROE}}=V_{I H}$

## AC ELECTRICAL CHARACTERISTICS

SPC TIMING

| SYMBOL |  | PARAMETER |  |  | 30ns |  | 35ns |  | 45ns |  | 55ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | MAX. |  | MAX. | MIN. |  | MIN. | Max. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\text {PHL }} \end{aligned}$ | T2 |  | SCLK High to SDO | - | 15 | - | 15 | - | 22 | - | 22 | - | 22 | ns |
|  | T3 | SDI to SDO (Stub Mode) | - | 45 | - | 45 | - | 45 | - | 45 | - | 45 | ns |
|  | T4 | C/ID Low to Y | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
|  | T5 | SCLK High to $Y$ | - | 15 | - | 15 | - | 25 | - | 25 | - | 25 | ns |
|  | T6 | C/D Low to SDO | - | 15 | - | 15 | - | 25 | - | 25 | - | 25 | ns |
| ${ }^{\text {tsu }}$ | S2 | C/V to SCLK High | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
|  | S3 | SDI to SCLK High | 8 | - | 8 | - | 8 | - | 8 | - | 8 | - | ns |
|  | S4 | Y or D to $\mathrm{C} / \overline{\mathrm{D}}$ Low | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
|  | S5 | C/D̄ to PCLK High | 12 | - | 12 | - | 12 | - | 12 | - | 12 | - | ns |
| $t_{H}$ | S6 | Y to PCLK High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
|  | H2 | C/D from SCLK Low | 12 | - | 12 | - | 12 | - | 12 | - | 12 | - | ns |
|  | H3 | SDI from SCLK High | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | H4 | Y or D from C/D Low | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | H5 | SCLK High from PCLK High | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | H6 | C/D from PCLK High | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | H7 | Y from PCLK High | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\mathrm{HZ}}{ }^{(1,2)}$ | 2z, 4z | SCLK High to D or Y High $Z$ | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{Lz}^{(1,2)}}$ | 3z,5z | $\mathrm{C} / \overline{\mathrm{D}}$ High to D or Y High $Z$ | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{ZHL}}{ }^{(1,2)}$ | Z2, z3 | C/D̄ Low to D or Y Valid 22, 23 | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
| ${ }^{\text {tw }}$ | W1 | PCLK (High \& Low) | 10 | - | 10 | - | 15 | - | 15 | - | 15 | - | ns |
|  | W2 | SCLK (High \& Low) | 30 | - | 30 | - | 35 | - | 35 | - | 35 | - | ns |
|  | W3 | C/V High | 30 | - | 30 | - | 35 | - | 35 | - | 35 | - | ns |

## NOTE:

1. Guaranteed but not tested.
2. $O E=V_{I H}$

## GENERAL AC WAVEFORMS FOR PARALLEL INPUTS AND OUTPUTS



GENERAL AC WAVEFORMS FOR SERIAL PROTOCOL INPUTS AND OUTPUTS


## DETAILED WAVEFORMS OF SERIAL PROTOCOL OPERATIONS



PARALLEL DATA REGISTER $\longrightarrow$ SPC Data (Inst. 1)
SET SERIAL MODE (Inst. 11) SET STUB MODE (Inst. 12)


SPC Data $\longrightarrow$ PARALLEL DATA REGISTER (Inst. 10)
SPC Data $\longrightarrow Y$ (Inst. 8) CONNECT D TO Y (Inst. 14)



## DETAILED FUNCTIONAL BLOCK DIAGRAM



The detailed block diagram consists of two main elements: the parallel data register and the SPC data/command registers. The main data path is from the $D$ inputs down to the data register and through to the Y outputs. This path is typically used during standard operations. For diagnostic or systems initialization, the internal SPC data path is used. This path allows access between the SPC data and command registers and the standard data path, pins and data register. The SPC data and command registers are accessed via the SDI, SDO, C/D and SCLK pins.


## SPC FUNCTIONAL DESCRIPTION

The Serial Protocol Channel (SPC) has been optimized for the minimum number of pins and the maximum flexibility. The data is passed in on a Serial Data Input pin (SDI) and out on a Serial Data Output pin (SDO). The transfer of the data is controlled by a Serial Clock (SCLK) and a Command/Data mode input (C/D $)$. These four pins are the basic SPC pins. To the outside, the SPC appears as two serial shift registers in parallel-one for command and the other data. The serial clock shifts data and the Command/Data $(\mathrm{C} / \overline{\mathrm{D}})$ line selects which register is being shifted. The command
register is used to control loading of data to and from the data register with other storage elements in the device.

With respect to executing an SPC command, there are four distinct phases: (1) data is shifted in, (2) followed by the command, (3) the command is executed, and (4) data is shifted out. During the data mode, data is simultaneously shifted into the serial data register while the data in the register is shifted out. During the command mode, opcode-type information is shifted through the serial ports. The command is executed when the last bit is shifted in and the $\mathrm{C} / \overline{\mathrm{D}}$ line is brought low. The execution phase is ended with the next serial clock edge.


SPC data and commands are shifted in through the SDI pin, which is a serial input pin, and out through the SDO pin, which is a serial output pin. Data and commands are shifted in Least Significant Bit first; Most Significant Bit last ( $\left.Y_{0}=L S B, Y_{15}=M S B\right)$. Execution of SPC commands is performed by stopping the shift clock, SCLK, and lowering the C/D line from high-to-low. Later the SCLK may then be transitioned from low-to-high. SPC commands and data can be shifted anytime, without regard for operation. During the execution phase, care must be taken that there is no conflict between the SPC operation and parallel operation. This means that if the SPC operation attempts to load the parallel data register (opcode 10) while PCLK is in transition, the results are undefined. In general, it is required that the PCLK be static during SPC operations. The synchronous commands (opcode 3 and 13), however, allow the PCLK to run. In these operations, the high-to-low transition of the C/D line takes on the function of an arm signal in preparation for the next low-to-high transition of the PCLK.

## SPC COMMANDS

There are 16 possible SPC opcodes. Fourteen of these are utilized, the other two are reserved and perform NO-OP functions. The top eight opcodes, 0 through 7, are reserved for transferring data into the SPC data register for shifting out. The lower eight opcodes, 8 through 15, are used for transferring data from the SPC data register to other parts of the device. Two of the commands are also used for connecting the data in and out pins.

| OPCODE | SPC COMMAND |
| :---: | :--- |
| 0 | Y to SPC Data Register |
| 1 | Parallel Data Register to SPC Data Register |
| 2 | D to SPC Data Register $^{\mid 3}$ |
| 4 | Y to SPC Data Register Synchronous w/PCLK $^{\text {Status (OE }}$ Y, PCLK) to SPC Data Register |
| 5 | Connect Y to D |
| $6-7$ | Reserved (NO-OP) |
| 8 | SPC Data to Y (OE is overidden) |
| 9 | SPC Data to D |
| 10 | SPC Data to Parallel Data Register |
| 11 | Select Serial Mode |
| 12 | Select Stub Mode |
| 13 | SPC Data to Parallel Data Register Synchronous <br> w/PCLK |
| 14 | Connect D to Y (OE is overidden) |
| 15 | NO-OP |

Opcode 0 is used for transferring data from the $Y$ output pins into the SPC data register. Opcode 1 transfers data from the output of the register, before the tri-state gate, into the SPC data register. Opcode 2 transfers data from the D input pins into the SPC data register.


Opcode 3 transfers data on the $Y$ pins to the SPC data register on the next PCLK, thus achieving a synchronous observation of the SPC data register in real time. This operation can be forced to repeat without shifting in a new command by pulsing C/D low-highlow after each PCLK. As soon as data is shifted out using SCLK, the command is terminated and must be loaded in again.


Opcode 4 is used for loading status into the SPC data register. The format of bits is shown below.


Opcode 5 connects Y to D . Opcodes 6 and 7 are reserved, hence designated NO-OP.

Connect $Y$ to $D$ (Inst. 5)


Opcode 8 is used for transferring SPC data directly to the $Y$ pins. When executing opcode 8, the state of $\overline{O E}_{Y}$ is a "do not care"; that is, data will be output even if $O E_{Y}=$ HIGH. Opcode 9 is used for transferring SPC data to the D pins. Operands 8 and 9 can be temporarily suspended by raising the $C / D$ input and resumed by lowering the $\mathrm{C} / \overline{\mathrm{D}}$. As soon as SCLK completes transition, the command is terminated.


Opcode 10 is used for transferring data from the SPC data register into the parallel data register, irrespective of the state of PCLK. However, PCLK must be static between C/D going high-to-low and SCLK going low-to-high.

SPC Data $\rightarrow$ Parallel Data Register (Inst. 10)


Opcodes 11 and 12 are used to set Serial and Stub Mode, respectively. After executing one of these opcodes, the device remains in this mode until programmed otherwise. The Serial mode is the default mode that the IDT49FCT818 powers up in. In Serial mode, commands are shifted through the SPC command register and then to the SDO pin. This is the typical mode used when several varieties of devices that utilize the SPC access method are employed on one serial ring.

SERIAL MODE


In Stub mode, SDI is connected directly to SDO. In this way, the same diagnostic command can be loaded into multiple devices of like type. For example, in four clock cycles the same command could be loaded into 8 IDT49FCT818s (64-bit pipeline register). Dissimilar devices must be segregated into serial scan loops of similar type, as shown below. During the command phase, the serial shift clock must be slowed down to accommodate the delay from SDI to SDO through all of the devices. The slower clock is typically a small tradeoff compared to the reduced number of clock cycles.


Opcode 13 transfers data from the SPC data register to the parallel data register on the next PCLK. Opcode 14 connects the D bus to the $Y$. Operation 14 can be temporarily suspended by raising the $\mathrm{C} / \overline{\mathrm{D}}$ input and resumed by lowering the $\mathrm{C} / \overline{\mathrm{D}}$ input again. The operation is terminated by SCLK.

SPC Data $\rightarrow$ Parallel Data Register Synchronous w/PCLK (Inst. 13)


Connect D to $Y$ (Inst. 14)


Opcodes 3 and 13 transfer data synchronous to the PCLK which means that the high-to-low on the $\mathrm{C} / \overline{\mathrm{D}}$ input is an arm signal. The data and command can be shifted in while the PCLK is running. The C/D line is dropped prior to the desired PCLK edge and raised before the next edge. Instruction 13 can be repeated over many times by leaving the C/D line low during multiple transitions of the PCLK while not clocking SCLK. PCLK cycles can even be skipped by raising the $C / \bar{D}$ input during the desired clock periods. Instruction 3 can be repeated by pulsing the $C / \bar{D}$ high after each PCLK.


The ability to continuously execute a synchronous command can provide major benefits. For example, the synchronous read (Instruction 3, Y to SPC data) instruction could be clocked into the SPC data register. Then, it could be continuously executed by pulsing the $\mathrm{C} / \overline{\mathrm{D}}$ line high. When the whole system is stopped (PCLK quiescent), the serial data register will contain the next to the last state of the parallel data register. That value can be shifted out and the current state of the parallel register can then be observed, allowing for the observation of two states of the parallel register (the current and the previous).

As companies like IDT continue to integrate more onto each device and put each device into smaller packages such as surface mount devices, the board level testing becomes more complex for the designer and the manufacturing divisions of companies. To help this situation, serial diagnostics was invented. This allows for observation of critical signals deep within the system. During system test, when an error is observed, these signals may be modified in order to zero in on the fault in the system.

Serial diagnostics is primarily a scheme utilizing only a few pins (4) to examine and alter the internal state of a system for the purpose of monitoring and diagnosing system faults. It can be used at many points in the life of a product: design debug and verification, manufacturing test and field service. This document describes a serial diagnostic scheme which was developed at IDT and will be used in future VLSI logic devices designed by IDT.


Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHz}}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\text {whz }}$ and $\mathrm{t}_{\mathrm{ow}}$ )

* Including scope and.jig.


## ORDERING INFORMATION



Since each of the RAMs have their own external output enabled, either or both of these fields can be overridden from an external source, i.e. by negating $\overline{O E}(0-15) . Y(0: 15)$ is placed in the $\mathrm{Hi}-\mathrm{Z}$ mode, allowing the $\mathrm{D}(0: 11)$ inputs to the sequencer to be driven from an external source (similarly for $Y(16: 32)$, which includes the $1(0: 3)$ field). The output from the sequencer drives the addresses of all of the RAMs. All the control, clocks and flags of the sequencer are connected directly to module pins for external control. (For additional details on how the sequencer operates, please refer to the IDT39C10 data sheet.) All controls and clocks, except for output enables, parity and the serial data path, are bussed to all RAMs and connected to module pins for external control. The serial data path is daisy chained through the five RAMs to give an 80-bit SPC configuration. (For additional information on the RAM operation, please refer to the IDT71502 data sheet).

The WCS can be loaded using either the serial data path and the SPC controls, or in parallel from the $Y(0: 79)$ pins, again using the SPC controls. The address for the RAMs will either be from the internal counter in each RAM for loading sequential locations, or by external control of the sequencer.

The parity output from each RAM is connected to a module pin and also to an input of the on-board comparator. The five RAM parities, together with 3 additional parity inputs (PAR_A to PAR_C), are compared to PAR_P (tied to all 8 inputs of the other side of the comparator) to generate PAR_OK.

The semiconductor components used on all IDT milatary modules are maufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and SPC are trademarks of Integrated Device Technology, Inc.

## PINOUT CONFIGURATION



NOTE:

1. For module dimensions, please refer to module drawing M32 in the packaging section.

## PIN DESCRIPTIONS

| NAME | FUNCTION |
| :---: | :---: |
| $\mathrm{CS}_{0-2}$ | Chip Select |
| WE | Write Enable |
| SOE | Synchronous Output Enable |
| CLK | Clock (to register) |
| INIT | Initialize |
| BKPT | Breakpoint Detect |
| PAR $0_{0-79}$ | Parity |
| $\mathrm{S}_{\text {IN }}$ | SPC Serial DATA ${ }_{\text {IN }}{ }^{(1)}$ |
| Sout | SPC Serial DATA ${ }_{\text {Out }}{ }^{(1)}$ |
| SCLK | SPC Clock ${ }^{(1)}$ |
| C/D | SPC Command/Data ${ }^{(1)}$ |
| GND | Ground |
| $\mathrm{V}_{\text {CC }}$ | Power |

## NOTE:

1. The Serial Protocol Channel (SPC) is discussed at length in IDT Application Note 16.

PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| OE | 1 | Tristates internal address bus for 71502s. |
| $\overline{\mathrm{CC}}$ | 1 | Used as test criterion. Pass test is a LOW on CC. |
| $\overline{\text { CCEN }}$ | 1 | Whenever the signal is HIGH, $\overline{\mathrm{CC}}$ is ignored and the part operates as though CC were true (LOW). |
| Cl | 1 | Low order carry input to incrementer for microprogram counter. |
| $\overline{\text { RLD }}$ | 1 | When LOW forces loading of register/counter regardless of instruction or condition. |
| $\overline{\mathrm{O}}$ (0-79) | 1 | Three-state control of $Y$, outputs. |
| CP | 1 | Triggers all internal state changes at LOW-to-HIGH edge. |
| $Y_{1}$ | 0 | Address to microprogram memory. $Y_{0}$ is LSB, $Y_{79}$ is MSB. |
| $\overline{\text { FULL }}$ | 0 | Indicates that 33 items are on the stack. |
| $\overline{\text { PL }}$ | 0 | Can select \#1 source (usually Pipeline Register) as direct input source. |
| $\overline{M A P}$ | 0 | Can select \#2 source (usually Mapping PROM or PLA) as direct input source. |
| VECT | 0 | Can select \#3 source (for example, Interrupt Starting Address) as direct input source. |
| PAR_OK | 0 | 5 RAM parity bits, together with 3 parity inputs are compared to generate PAR_OK. |
| PAR_P | 1 | Generated from all 8 inputs from the other side of the comparator. |
| PAR IN | 1 | Parity input |
| PAR (A-C) | 1 | Parity inputs combined with the on board parity with the 71502 to generate parity across 8 bits for parity O.K. |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}(\mathrm{D})}$ | Input Capacitance <br> (Data) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{C}_{\mathbb{I N}(\mathrm{A})}$ | Input Capacitance <br> (Control) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 50 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance <br> (Data) | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 15 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETERS | TEST CONDITIONS |  | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\|\mathrm{Lu}\|$ | Input Leakage (Address \& Control) | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\mathbb{I N}}=G N D \text { to } V_{C C} \end{aligned}$ | COM'L. | - | 20 | $\mu \mathrm{A}$ |
|  |  |  | MIL. |  | 50 |  |
| $\|\mathrm{L}\|$ | Input Leakage (Data) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | COM'L. | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | MIL. |  | 10 |  |
| ILol | Output Leakage | $\begin{aligned} & V_{C C}=M_{M x} \\ & C S \end{aligned}=V_{I H}, V_{\text {OUT }}=G N D \text { to } V_{C C}$ | COM'L. | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | MIL: |  | 10 |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | 7M6052S25 COM'L.ONLY | 7M6052S35 COM'L. MIL. | 7M6052S45 COM'L. MIL. | 7M6052S55 <br> COM'L MIL. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {ccel }}$ | Operating Current | $\begin{aligned} & f=0, \overline{C S}=V_{1 L} \\ & V_{c c}=\text { Max.; Output Open } \end{aligned}$ | 850 | 825925 | 825925 | 825925 | mA |
| $I_{\text {cce }}$ | Dynamic Operating Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max.; } \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{II}} \\ & \mathfrak{f}=\mathrm{f}_{\text {MAX }} \text {, Output Open } \end{aligned}$ | 1350 | 13001400 | 12251300 | 11751250 | mA |

AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

READ CYCLE
SET UP AND HOLD TIMES W.R.T. CLK (NOTE 1)

|  | PARAMETER | 7M6052S25 |  | 7M6052S35 |  | 7M6052S45 |  | 7M6052S55 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | tS | tH | ts | tH | ts | $\mathrm{tH}^{\text {H }}$ | tS | tH |  |
| ${ }^{\text {taS }}$, ${ }^{\text {AHH }}$ | Address A(0:11) | 25 | 0 | 35 | 0 | 45 | 0 | 55 | 0 | ns |
| ${ }^{t_{\mathrm{cs}}}$ | Chip Sel CS | 10 | - | 12 | - | 15 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Sync OE SOE | 10 | - | 12 | - | 15 | - | 20 | - | ns |


| SYMBOL | PARAMETER |  | MAX. |  | MAX. |  | MAX. |  | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PD }}$ | Prop Delay CLK to $Y(0: 9)$ |  | 12 |  | 15 |  | 20 |  | 25 | $n s$ |

SET UP AND HOLD TIMES W.R.T. CP (NOTE 2) (For All Speed Grades)

| PARAMETER | tS | tH | UNITS |
| :--- | :---: | :---: | :---: |
| Data D(0:11) to REG/CNT | 6 | 0 | ns |
| Data D(0:11) to PROG CNT | 13 | 0 | ns |
| Instruction I(0:3) | 23 | 0 | ns |
| Test Flag $\overline{\mathrm{CC}}$ | 15 | 0 | ns |
| Test Flag EN CLEN | 15 | 0 | ns |
| Carry in Cl | 6 | 0 | ns |
| Reload RLD | 11 | 0 | ns |

COMBINATION DELAYS

| (For All Speeds) | MAX. | UNITS |
| :--- | :---: | :---: |
| $\mathrm{D}(0: 11)$ to $\mathrm{A}(0: 11)$ | 12 | ns |
| $\mathrm{I}(0: 3)$ to $\mathrm{A}(0: 11)$ | 20 | ns |
| $\mathrm{I}(0: 3)$ to source con7 | 12 | ns |
| $\overline{\mathrm{CC}}$ to $\mathrm{A}(0: 11)$ | 16 | ns |
| CCEN to $\mathrm{A}(0: 11)$ | 16 | ns |
| CP to $\mathrm{A}(0: 11)$ | 28 | ns |
| CP to FULL | 22 | ns |
| $\overline{\mathrm{OE} \text { to } \mathrm{A}(0: 11)}$ | 10 | ns |

READ CONTROL

| SYMBOL | PARAMETER | 7M6052S25 |  | 7M6052S35 |  | 7M6052S45 |  | 7M6052S55 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | min. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\mathrm{OE}}$ | ASYNC | - | 14 | - | 17 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{Oz}}$ | ASYNC | - | 14 | - | 17 | - | 25 | - | 30 | ns |
| ${ }^{\text {t }}$ SOE | SYNC | - | 17 | - | 22 | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\text {SOE }}$ | SYNC | - | 17 | - | 22 | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\text {PAR }}$ | Individual Parity | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\text {PAR- }}$ | OK | - | 40 | - | 45 | - | 55 | - | 65 | ns |


| SYMBOL | PARAMETER | 7M6052S25 |  | 7M6052S35 |  | 7M6052S45 |  | 7M6052S55 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\text {w }}$ | INIT Pulse Width | 35 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\mathrm{iR}}$ | INIT REC TIME | 35 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\text {INIT }}$ | INIT REC to $\mathrm{Y}(0 ; 79)$ | - | 50 | - | 55 | - | 70 | - | 85 | ns |

CLOCKS

| PLOCKS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | 7M6052S25 |  | 7M6052S35 |  | 7M6052S45 |  | 7M6052S55 |  | UNITS |
|  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| CLK High Min | 15 | - | 15 | - | 20 | - | 25 | - | ns |
| CLK Low Min | 15 | - | 15 | - | 20 | - | 25 | - | ns |
| CP High Min | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| CP Low Min | 20 | - | 20 | - | 20 | - | 20 | - | ns |

WRITE CYCLE

| SYMBOL | PARAMETER | 7M6052S25 |  | 7M6052S35 |  | 7M6052S45 |  | 7M6052S55 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| ${ }^{\text {wc }}$ | Write CYC Time | 40 | - | 50 | - | 65 | - | 80 | - | ns |
| $\mathrm{t}_{\text {WAS }}$ | Address SU | 2 | - | 2 | - | 5 | - | 5 | - | ns |
| $t_{w}$ | Write Pulse Width | 25 | - | 30 | - | 50 | - | 60 | - | ns |
| $t_{\text {bw }}$ | Data to End of Write | 17 | - | 20 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\text {WOH }}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {w }}$ w ${ }^{\text {w }}$ | CS to End of Write | 25 | - | 30 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {twh }}$ | Write Recovery | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }}$ AW | Addr Valid to End of Write | 30 | - | 35 | - | 55 | - | 65 | - | ns |

SPC ALL SPEEDS

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {sClK }}$ | SCLK Period | 100 | - | ns |
| $\mathrm{t}_{\text {scw }}$ | SCLK Pulse Width | 45 | - | ns |
| ${ }^{\text {s }}$ S ${ }_{\text {s }}$ | Serial Data Set-up Time | 20 | - | ns |
| ${ }^{\text {t }}$ SDH | Serial Data Hold Time | 5 | - | ns |
| ${ }^{\text {SCD }}$ | Clock to Serial Data Output Delay | - | 35 | ns |
| $\mathrm{t}_{\text {SPD }}$ | Serial Data-In-to-Out Delay, Stub Mode | - | 120 | ns |
| ${ }^{\text {CMLH }}$ | Command/Data Set-up Time, Low-to-High ${ }^{(2)}$ | 20 | - | ns |
| $\mathrm{t}_{\text {cm }}{ }_{\text {ch }}$ | Command/Set-Up Time, High-to-Low (Execution Time) ${ }^{(2)}$ | 40 | - | ns |
| $\mathrm{t}_{\mathrm{CMH}}$ | Command/Data Hold Time ${ }^{(2)}$ | 20 | - | ns |

## NOTES:

1. Since $A(0: 11)$ are being driven by the $O / P$ of the $39 C 10$ the delays from the sequencer must be added to the $A(0: 11)$ set time.
2. $D(0: 11)$ and $(0: 3)$ are being driven by the $O / P$ of two $71502 \mathrm{~s}, Y(0: 11)$ and $Y(16: 19)$, therefore the delay of $C L K$ to $Y(0: 79)$ must be added to the set up time for the approximate parameters.

TIMING WAVEFORM OF WRITE CYCLE ${ }^{(1)}$


NOTE:

1. A write occurs during the overlap of both $\overline{\mathrm{CS}}$ and WE low.

## TIMING WAVEFORM OF READ CYCLE



The following descriptions are supplemental. Selected portions of the 39 C 10 and the 71502 data sheets are attached for further understanding of the 7M6052.

## IDT39C10 PRODUCT DESCRIPTION

The IDT39C10s are high-performance CMOS microprogram sequencers that are intended for use in very high-speed microprogrammable microprocessor applications. The sequencers allow for direct control of up to 4 K words of microprogram.

The heart of the microprogram sequencers is a 4 -input multiplexer that is used to select one of four address sources to select the next microprogram address. These address sources include the register/counter, the direct input, the microprogram counter or the stack as the source for the address of the next microinstruction.

The register/counter consists of twelve D-type flip-flops which can contain either an address or a count. These edge-triggered flip-flops are under the control of a common clock enable, as well as the four microinstruction control inputs. When the load control (RLD) is LOW, the data at the D inputs is loaded into this register on the LOW-to-HIGH transition of the clock. The output of the register/ counter is available at the multiplexer as a possible next address source for the microcode. Also, the terminal count output associated with the register/counter is available at the internal instruction PLA to be used as a condition code input for some of the microinstructions. The IDT39C10s contain a microprogram counter that usually contains the address of the next microinstruction compared to that currently being executed. The microprogram counter actually consists of a 12 -bit incrementer followed by a 12-bit register. The microprogram counter will increment the address coming out of the sequencer going to the microprogram memory if the carry-in input to this counter is HIGH; otherwise, this address will be loaded into the microprogram counter. Normally, this carry-in input is set to the logic HIGH state so that the incrementer will be active. Should the carry-in input be set LOW, the same address is loaded into the microprogram counter. This is a technique that can be used to allow execution of the same microinstruction several times.

There are twelve D-inputs on the IDT39C10s that go directly to the address multiplexer. These inputs are used to provide a branch address that can come directly from the microcode or some other external source. The fourth input available to the multiplexer for next address control is the 33 -deep, 12 -bit wide LIFO stack. The LIFO stack provides return address linkage for subroutines and loops. The IDT39C10s contain a built-in stack pointer that always points to the last stack location written. This allows for stack reference operations, usually called loops, to be performed without popping the stack.

The stack pointer internal to the IDT39C10s is actually an up/ down counter. During the execution of microinstructions one, four and five, the PUSH operation may occur depending on the state of the condition code input. This causes the stack pointer to be incremented by one and the stack to be written with the required return linkage (the value contained in the microprogram counter). On the microprogram cycle following the PUSH, this new return linkage data that was in the microprogram counter is now at the new location pointed to by the stack pointer. Thus, any time the multiplexer looks at the stack, it will see this data on the top of the stack.

During five different microinstructions, a pop operation associated with the stack may occur. If the pop occurs, the stack pointer is decremented at the next LOW-to-HIGH transition of the clock. A pop decrements the stack pointer which is the equivalent of removing the old information from the top of the stack.

The IDT39C10s are designed so that the stack pointer linkage allows any sequence of pushes, pops or stack references to be used. The depth of the stack can grow to a full 33 locations. After a depth of 33 is reached, the FULL output goes LOW. If further PUSHes are attempted when the stack is full, the stack information at the top of the stack will be destroyed but the stack pointer will not end around. It is necessary to initialize the stack pointer when power is first turned on. This is performed by executing a RESET instruction (instruction 0). This sets the stack pointer to the stack empty position - the equivalent depth of zero. Similary, a pop from
an empty stack may place unknown data on the $Y$ outputs, but the stack pointer is designed not to end around. Thus, the stack pointer will remain at the 0 or stack empty location if a pop is executed while the stack is already empty.

The IDT39C10s' internal 12-bit register/counter is used during microinstructions eight, nine and fifteen. During these instructions, the 12-bit counter acts as a down counter and the terminal count (count $=0$ ) is used by the internal instruction PLA as an input to control the microinstruction branch test capability. The design of the internal counter is such that, if it is preloaded with a number N and then this counter is used in a microprogram loop, the actual sequence in the loop will be executed $\mathrm{N}+1$ times. Thus, it is possible to load the counter with a count of 0 and this will result in the microcode being executed one time. The 3-way branch microinstruction, Instruction 15, uses both the loop counter and the external condition code input to control the final source address from the Y outputs of the microprogram sequencer. This 3-way branch may result in the next address coming from the D inputs, the stack or the microprogram counter.

The IDT39C10s provide a 12-bit address at the Y outputs that are under control of the $\overline{O E}$ input. Thus, the outputs can be put in the three-state mode, allowing the writable control store to be loaded or certain types of external diagnostics to be executed.

In summary, the IDT39C10s are the most powerful microprogram sequencers currently available. They provide the deepest stack, the highest performance and the lowest power dissipation for today's microprogrammed machine design.

## IDT39C10 OPERATION

The IDT39C10s are CMOS pin-compatible implementations of the Am2910 \& 2910A microprogram sequencers. The IDT39C10's microprogram is functionally identical except that it provides a 33-deep stack to give the microprogrammer more capability in terms of microprogram subroutines and microprogram loops. The definition of each microprogram instruction is shown in the table of instructions. This table shows the results of each instruction in terms of controlling the multiplexer, which determines the Y outputs, and in controlling the signals that can be used to enable various branch address sources (PL, $\overline{M A P}, \overline{V E C T})$. The operation of the register/counter and the 33 -deep stack after the next LOW-toHIGH transition of the clock are also shown. The internal multiplexer is used to select which of the internal sources is used to drive the Y outputs. The actual value loaded into the microprogram counter is either identical to the Y output or the Y output value is incremented by 1 and placed in the microprogram counter. This function is under the control of the carry input. For each of the microinstruction inputs only one of the three outputs ( $\overline{P L}, \overline{M A P}$, VECT) will be LOW. Note that this function is not determined by any of the possible condition code inputs. These outputs can be used to control the three-state selection of one of the sources for the microprogram branches.

Two inputs, CC and CCEN, can be used to control the conditional instructions. These are fully defined in the table of instructions. The $\overline{\mathrm{RLD}}$ input can be used to load the internal register/ counter at any time. When this input is LOW, the data at the $D$ inputs will be loaded into this register/counter on the LOW-to-HIGH transition of the clock. Thus, the $\overline{\text { RLD }}$ input overrides the internal hold or decrement operations specified by the various microinstructions. The $\overline{O E}$ input is normally LOW and is used as the three-state enable for the $Y$ outputs. The internal stack in the IDT39C10s is a last$\mathrm{in} / \mathrm{first-out} \mathrm{memory} \mathrm{that} \mathrm{is} 12$-bits in width and 33 words deep. It has a stack pointer that addresses the stack and always points to the value currently on the top of the stack. When instruction 0 (RESET) is executed, the stack pointer is initialized to the top of the stack which is, by definition, the stack empty condition. Thus, the contents of the top of the stack are undefined until the forced PUSH occurs. A pop performed while the stack is empty will not change
the stack pointer in any way; however, it will result in unknown data at the $Y$ outputs.

By definition, the stack is full any time 33 more pushes than pops have occurred since the stack was last empty. When this happens, the Full Flag will go LOW. This signal first goes LOW on the microcycle after the 33 pushes occur. When this signal is LOW, no additional pushes should be attempted or the information on the top of the stack will be lost.

## THE IDT39C10 INSTRUCTION SET

This data sheet contains a block diagram of the IDT39C10 microprogram sequencers. As can be seen, the devices are controlled by a 4 -bit microinstruction word $\left(l_{3}-I_{0}\right)$. Normally, this word is supplied from one 4-bit field of the microinstruction word associated with the entire state machine system. These four bits provide for the selection of one of the sixteen powerful instructions associated with selecting the address of the next microinstruction. Unused $Y$ outputs can be left open; however, the corresponding most significant D inputs should be tied to ground for smaller microwords. This is necessary to make sure the internal operation of the counter is proper should less than 4 K of microcode be implemented. As shown in the block diagram, the internal instruction PLA uses the four instruction inputs as well as the CC, CCEN and the internal counter $=0$ line for controlling the sequencer. This internal instruction PLA provides all of the necessary internal control signals to control each particular part of the microprogram sequencer. The next address at the Y outputs of the IDT39C10s can be from one of four sources. These include the internal microprogram. counter, the last-in/first-out stack, the register/counter and the direct inputs.

The following paragraphs will describe each instruction associated with the IDT39C10s. As a part of the discussion, an example of each instruction is shown in Figure 1. The purpose of the examples is to show microprogram flow. Thus, in each example the microinstruction currently being executed has a circle around it. That is, this microinstruction is assumed to be the contents of the pipeline register at the output of the microprogram memory. In these drawings, each of the dots refers to the time that the contents of the microprogram memory word would be in the pipeline register and is currently being executed.

## INSTRUCTION 0JUMP 0 (JZ)

This instruction is used at power up time or at any restart sequence when the need is to reset the stack pointer and jump to the very first address in microprogram memory. The Jump 0 instruction does not change the contents of the register/counter.

## INSTRUCTION 1CONDITIONAL JUMP TO SUBROUTINE (CJS)

The Conditional Jump to Subroutine instruction is the one used to call microprogram subroutines. The subroutine address will be contained in the pipeline register and presented at the D inputs. If the condition code test is passed, a branch is taken to the subroutine. Referring to the flow diagram for the IDT39C10s shown in Figure 1, we see that the content of the microprogram counter is 68 . This value is pushed onto the stack and the top of stack pointer is incremented. If the test is failed; this Conditional Jump to Subroutine instruction behaves as a simple continue. That is, the content of microinstruction address 68 is executed next.

## INSTRUCTION 2- <br> JUMP MAP (JMAP)

This sequencer instruction can be used to start different microprogram routines based on the machine instruction opcode. This is typically accomplished by using a mapping PROM as an
input to the $D$ inputs on the microprogram sequencer. The JMAP instruction branches to the address appearing on the D inputs. In the flow diagram shown in Figure 1, we see that the branch actually will be to the contents of microinstruction 85 and this instruction will be executed next.

## INSTRUCTION 3CONDITIONAL JUMP PIPELINE (CJP)

The simplest branching control available in the IDT39C10 microprogram sequencers is that of conditional jump to address. In this instruction, the jump address is usually contained in the microinstruction pipeline register and presented to the $D$ inputs. If the test is passed, the jump is taken while, if the test fails, this instruction executes as a simple continue. In the example shown in the flow diagram of Figure 1, we see that if the test is passed, the next microinstruction to be executed is the content of address 25 . If the test is failed, the microcode simply continues to the contents of the next instruction.

## INSTRUCTION 4- <br> PUSH/CONDITIONAL LOAD COUNTER (PUSH)

With this instruction, the counter can be conditionally loaded during the same instruction that pushes the current value of the microprogram counter on to the stack. Under any condition independent of the conditional testing, the microprogram counter is pushed on to the stack. If the conditional test is passed, the counter will be loaded with the value on the $D$ inputs to the sequencer. If the test fails, the contents of the counter will not change. The PUSH/ Conditional Load Counter instruction is used in conjunction with the loop instruction (Instruction 13), the repeat file based on the counter instruction (Instruction 9) or the 3-way branch instruction (Instruction 15).

## INSTRUCTION 5CONDITIONAL JUMP TO SUBROUTINE R/PL (JSRP)

Subroutines may be called by a Conditional Jump Subroutine from the internal register or from the external pipeline register. In this instruction the contents of the microprogram counter are pushed on the stack and the branch address for the subroutine call will be taken from either the internal register/counter or the external pipeline register presented to the $D$ inputs. If the conditional test is passed, the subroutine address will be taken from the pipeline register. If the conditional test fails, the branch address is taken from the internal register/counter. An example of this is shown in the flow diagram of Figure 1.

## INSTRUCTION 6- <br> CONDITIONAL JUMP VECTOR (CJV)

The Conditional Jump Vector instruction is similar to the Jump Map instruction in that it allows a branch operation to a microinstruction as defined from some external source, except that it is conditional. The Jump Map instruction is unconditional. If the conditional test is passed, the branch is taken to the new address on the D inputs. If the conditional test is failed, no branch is taken but rather the microcode simply continues to the next sequential microinstruction. When this instruction is executed, the VECT output is LOW unconditionally. Thus, an external 12-bit field can be enabled on to the D inputs of the microprogram sequencer.

## INSTRUCTION 7- <br> CONDITIONAL JUMP R/PL (JRP)

The Conditional Jump register/counter or external pipeline register always causes a branch in microcode. This jump will be to one of two different locations in the microcode address space. If the test
is passed, the jump will be to the address presented on the D inputs to the microprogram sequencer. If the conditional test fails, the branch will be to the address contained in the internal register/ counter.

## INSTRUCTION 8- <br> REPEAT LOOP COUNTER NOT EQUAL TO 0 (RFCT)

This instruction utilizes the loop counter and the stack to implement microprogrammed loops. The start address for the loop would be initialized by using the PUSH/Conditional Load Counter instruction. Then, when the repeat loop instruction is executed, if the counter is not equal to 0 , the next microword address will be taken from the stack. This will cause a loop to be executed as shown in the Figure 1 flow diagram. Each time the microcode sequence goes around the loop, the counter is decremented. When the counter reaches 0 , the stack will be popped and the microinstruction address will be taken from the microprogram counter. This instruction performs a timed wait or allows a single sequence to be executed the desired number of times. Remember, the actual number of loops performed is equal to the value in the counter plus 1.

## INSTRUCTION 9- <br> REPEAT PIPELINE COUNTER NOT EQUAL TO O (RPCT)

This instruction is another technique for implementing a loop using the counter. Here, the branch address for the loop is contained in the pipeline register. This instruction does not use the stack in any way as a part of its implementation. As long as the counter is not equal to 0 , the next microword address will be taken from the D inputs of the microprogram sequencer. When the counter reaches 0 , the internal multiplexer will select the address source from the microprogram counter, thus causing the microcode to continue on and leave the loop.

## INSTRUCTION 10- <br> CONDITIONAL RETURN (CRTN)

The Conditional Return instruction is used for terminating subroutines. The fact that it is conditional allows the subroutine either to be ended or to continue. If the conditional test is passed, the address of the next microinstruction will be taken from the stack and it will be popped. If the conditional test fails, the next microinstruction address will come from the internal microprogram counter. This is depicted in the flow diagram of Figure 1. It is important to remember that every subroutine call must somewhere be followed by a return from subroutine call in order to have an equal number of pushes and pops on the stack.

## INSTRUCTION 11CONDITIONAL JUMP PIPELINE AND POP (CJPP)

The Conditional Jump Pipeline and Pop instruction is a technique for exiting a loop from within the middle of the loop. This is depicted fully in the flow diagram for the IDT39C10s as shown in Figure 1. The conditional test input for this instruction results in a branch being taken if the test is passed. The address selected will be that on the $D$ inputs to the microprogram sequencer and, since the loop is being terminated, the stack will be popped. Should the test be failed on the conditional test inputs,the microprogram will simply continue to the next address as taken from the microprogram counter. The stack will not be affected if the conditional test input is failed.

## INSTRUCTION 12- <br> LOAD COUNTER AND CONTINUE (LDCT)

The Load Counter and Continue instruction is used to place a value on the D inputs in the register/counter and continue to the next microinstruction.

## INSTRUCTION 13TEST END OF LOOP (LOOP)

The Test End of Loop instruction is used as a last instruction in a loop associated with the stack. During this instruction, if the conditional test input is failed, the loop branch address will be that on the stack. Since we may go around the loop a number of times, the stack is not popped. If the conditional test input is passed, then the loop is terminated and the stack is popped. Notice that the loop instruction requires a PUSH to be performed at the instruction immediately prior to the loop return address. This is necessary so as to have the correct address on the stack before the loop operation. It is for this reason that the stack pointer always points to the last thing written on the stack.

## INSTRUCTION 14- <br> CONTINUE (CONT)

Continue is a simple instruction where the address for the microinstruction is taken from the microprogram counter. This instruction simply causes sequential program flow to the next microinstruction in microcode memory.

## INSTRUCTION 15- <br> THREE WAY BRANCH (TWB)

The Three-Way Branch instruction is used for looping while waiting for a conditional event to come true. If the event does not come true after some number of microinstructions, then a branch is taken to another microprogram sequence. This is depicted in Figure 1 showing the IDT39C10's flow diagram and is also described in full detail in the IDT39C10's instruction operational summary. Operation of the instruction is such that any time the external conditional test input is passed, the next microinstruction will be that associated with the program counter and the loop will be left. The stack is also popped. Thus, the external test input overrides the other possibilities. Should the external conditional test input not be true, the rest of the operation is controlled by the internal counter. If the counter is not equal to 0 , the loop is taken by selecting the address on the top of the stack as the address out of the $Y$ outputs of the IDT39C10s. In addition, the counter is decremented. Should the external conditional test input be failed and the counter also have counted to 0 , this instruction "times out". The result is that the stack is popped and a branch is taken to the address presented to the D inputs of the IDT39C10 microprogram sequencers. This address is usually provided by the external pipeline register.

## CONDITIONAL TEST

Throughout this discussion we have talked about microcode passing the conditional test. There are actually two inputs associated with the conditional test input. These include the CCEN and the CC inputs. The CCEN input is a condition code enable. Whenever the CCEN input is HIGH, the CC input is ignored and the device operates as though the CC input were true (LOW). Thus, a fail of the external test condition can be defined as CCEN equals LOW and CC equals HIGH. A pass condition is defined as a CCEN equal to HIGH or a CC equal to LOW. It is important to recognize the full function of the condition code enable and the condition code inputs in order to understand when the test is passed or failed.

IDT39C10 INSTRUCTION OPERATIONAL SUMMARY

| $\mathrm{I}_{3}-\mathrm{I}_{0}$ | MNEMONIC | CC | COUNTER TEST | STACK | ADDRESS SOURCE | REGISTER/ COUNTER | ENABLE SELECT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | JZ | X | X | CLEAR | 0 | NC | PL |
| 1 | CJS | $\begin{aligned} & \text { PASS } \\ & \text { FAILL } \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \overline{P L} \\ & \overline{P L} \end{aligned}$ |
| 2 | JMAP | X | X | NC | D | NC | $\overline{\text { MAP }}$ |
| 3 | CJP | PASS <br> FAIL | $\underset{\mathrm{x}}{\mathrm{x}}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\frac{\mathrm{PL}}{\mathrm{PL}}$ |
| 4 | PUSH | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | PUSH <br> PUSH | $\begin{aligned} & \hline \mathrm{PC} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \text { LOAD } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \overline{\overline{P L}} \\ & \overline{P L} \end{aligned}$ |
| 5 | JSRP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | PUSH PUSH | $\begin{aligned} & \mathrm{D} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\overline{\overline{\mathrm{PL}}}$ |
| 6 | CJV | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \hline \text { VECT } \\ & \overline{\text { VECT }} \end{aligned}$ |
| 7 | JRP | PASS FAIL | $\begin{aligned} & \hline x \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{R} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\overline{P L}$ |
| 8 | RFCT | $\begin{aligned} & \hline x \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { NC } \\ & \text { DEC } \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{PL}} \\ & \mathrm{PL} \end{aligned}$ |
| 9 | RPCT | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{gathered} =0 \\ N O T=0 \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \text { PC } \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \text { NC } \\ \text { DEC } \end{gathered}$ | $\frac{\overline{P L}}{P L}$ |
| 10 | CRTN | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{POP} \\ & \mathrm{NC} \end{aligned}$ | STACK PC | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\frac{\mathrm{PL}}{\text { PL }}$ |
| 11 | CJPP | PASS FAIL | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & D \\ & P C \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\frac{P L}{P L}$ |
| 12 | LDCT | X | X | NC | PC | LOAD | $\bar{p}$ |
| 13 | LOOP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\frac{\mathrm{PL}}{\text { PL }}$ |
| 14 | CONT | X | X | NC | PC | NC | FL |
| 15 | TWB | PASS PASS FAIL FAIL | $\begin{aligned} &=0 \\ & \mathrm{NOT}=0 \\ &=0 \\ & \mathrm{NOT}=0 \end{aligned}$ | POP <br> POP <br> POP <br> NC | $\begin{gathered} \mathrm{PC} \\ \mathrm{PC} \\ \mathrm{D} \\ \mathrm{STACK} \end{gathered}$ | NC <br> DEC <br> NC <br> DEC | $\frac{\mathrm{PL}}{\text { PL }}$ |

NC = No Change; DEC $=$ Decrement

FIGURE 1. IDT39C10B FLOW DIAGRAMS

| 0 Jump Zero (JZ) | 1 Cond JSB PL (CJS) | 2 Jump Map (JMAP) |
| :---: | :---: | :---: |
| 3 Cond Jump PL (CJP) <br> 6 Cond Jump Vector (CJV) | 4 Push/Cond LD CNTR (PUSH) <br> 7 Cond JUMP R/PL (JRP) | 5 Cond JSB R/PL (JSRP) |
| 8 Repeat Loop, CNTR $\neq 0$ (RFCT) <br> 11 Cond Jump PL \& POP (CJPP) | 9 Repeat $\mathrm{PL}, \mathrm{CNTR} \neq 0$ (RPCT) <br> 12 LD CNTR \& Continue (LDCT) | 10 Cond Return (CRTN) |
|  |  | 13 Test End Loop (LOOP) |
| 14 Continue (CONT) | 15 Three-Way Branch (TWB) |  |

## IDT39C10 INSTRUCTIONS

| $I_{3}-I_{0}$ | MNEMONIC | NAME |  | FAIL CCEN $=$ LOW and CC $=$ HIGH |  | $\begin{gathered} \text { PASS } \\ \text { CCEN } \\ =\text { HIGH or CC }=\text { LOW } \end{gathered}$ |  | REG/ CNTR | ENABLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Y | STACK | Y | STACK |  |  |
| 0 | JZ | Jump Zero | X | 0 | CLEAR | 0 | CLEAR | HOLD | $\overline{\text { PL }}$ |
| 1 | CJS | Cond JSB PL | X | PC | HOLD | D | PUSH | HOLD | PL |
| 2 | JMAP | Jump Map | X | D | HOLD | D | HOLD | HOLD | $\overline{\text { MAP }}$ |
| 3 | CJP | Cond Jump PL | X | PC | HOLD | D | HOLD | HOLD | $\overline{P L}$ |
| 4 | PUSH | PUSH/Cond Ld Cntr | X | PC | PUSH | PC | PUSH | Note 1 | $\overline{\text { PL }}$ |
| 5 | JSRP | Cond JSB R/PL | X | R | PUSH | D | PUSH | HOLD | PL |
| 6 | CJV | Cond Jump Vector | X | PC | HOLD | D | HOLD | HOLD | $\overline{\text { VECT }}$ |
| 7 | JRP | Cond Jump R/PL | X | R | HOLD | F | HOLD | DEC | PL |
| 8 | RFCT | Repeat Loop, CNTR $\neq 0$ | $\neq 0$ | F | HOLD | F | HOLD | DEC | $\overline{\text { PL }}$ |
|  |  |  | = 0 | PC | POP | PC | POP | HOLD | PL |
| 9 | RPCT | Repeat PL, CNTR $\neq 0$ | $\neq 0$ | D | HOLD | D | HOLD | DEC | $\overline{\text { PL }}$ |
|  |  |  | $=0$ | PC | HOLD | PC | HOLD | HOLD | PL |
| 10 | CRTN | Cond RTN | X | PC | HOLD | F | POP | HOLD | $\overline{\text { PL }}$ |
| 11 | CJPP | Cond Jump PL \& POP | X | PC | HOLD | D | POP | HOLD | PL |
| 12 | LDCT | LD Contr \& Continue | X | PC | HOLD | PC | HOLD | LOAD | $\overline{\text { PL }}$ |
| 13 | LOOP | Test End Loop | X | F | HOLD | PC | POP | HOLD | PL |
| 14 | CONT | Continue | X | PC | HOLD | PC | HOLD | HOLD | $\overline{\mathrm{PL}}$ |
| 15 | TWB | Three-Way Branch | $\neq 0$ | $F$ | HOLD | PC | POP | DEC | PL |
|  |  |  | = 0 | D | POP | PC | POP | HOLD | $\overline{\text { PL }}$ |

NOTE:

1. If $\overline{C C E N}=$ LOW and $\overline{C C}=$ HIGH, hold; else load. $X=$ Don't Care

## IDT71502 DESCRIPTION SPC FUNCTIONAL BLOCK DIAGRAM



## SPC COMMAND FORMAT

| 7 | 4 |  |
| :--- | :--- | :---: |
| SPC Command Code <br> 4 bits | SPC Register Code <br> 4 bits |  |

SPC COMMAND CODES

| COMMAND <br> CODE | READ/WRITE <br> FUNCTION | ACTION | NOTES |
| :---: | :---: | :--- | :--- |
| 0 | Read | Read Register | Uses Register Select Field |
| 1 | Write | Write Register | Uses Register Select Field |
| 2 | Read | Read Register and Increment Initialize Counter | Serial RAM Read |
| 3 | Write | Write and Increment Initialize Counter | Serial RAM Write |
| $4-C$ | - | Reserved (No-Op) |  |
| D | Write | Stub Diagnostic | Broadcast Commands |
| E | Write | Serial Diagnostic | Serial Commands |
| F | - | No-Op | Guaranteed No-Op |

## SPC REGISTER CODES

| REGISTER <br> CODE | READ/WRITE <br> FUNCTION | REGISTER | NOTES |
| :---: | :---: | :--- | :---: |
| 0 | R/W | Initialize Counter | - |
| 1 | R/W | RAM Output | - |
| 2 | R/W | Pipeline Register | - |
| 3 | R/W | Break Mask Register | - |
| 4 | R/W | Break Data Register | - |
| 5 | R/W | Set-up + Status Register | Break Multiplexer, Trace Mode, etc. |
| 6 | Rd Only | Y $_{15}-Y_{0}$ (Data Pins) | Data Pins of Chip |
| 7 | Rd Only | RAM Address | Address Going into RAM |
| $8-F$ | - | Reserved (unused) | - |

## REGISTERED RAM DATA FLOW BLOCK DIAGRAM



SET-UP REGISTER FORMAT

| BIT | NAME | TYPE ${ }^{(1)}$ | FUNCTION | POWER-UP Value |
| :---: | :---: | :---: | :---: | :---: |
| 15 | $\overline{C E}$ | RO | Chip Enable State: NOR of All Chip Enable Pins | 0 |
| 14 | $\overline{\text { SOE FF }}$ | RO |  | 0 |
| 13. | $\overline{\text { SOE Pin }}$ | RO |  | 0 |
| 12 | $\overline{O E}$ Pin | RO | $\overline{\mathrm{OE}}$ Pin State: $1=$ High, $0=$ Low | 0 |
| 11 | $\overline{\text { We }}$ Pin | RO |  | 0 |
| 10 | $\overline{\text { INIT Pin }}$ | RO | INIT Pin State: 1 = High, $0=$ Low | 0 |
| 9 | BP Compare | RO | Breakpoint Comparator Output: $1=$ Compare Valid | 0 |
| 8 | BP Pin | RO | BP Pin State: $1=$ High, $0=$ Low | 0 |
| 7 | $\overline{\mathrm{CS}}$, Level | RNW | $0=\overline{C S}_{1}$ is Low Active; $1=\mathrm{CS}_{1}$ is High Active | 0 |
| 6 | $\overline{C S}_{0}$ Level | R/W | $0=\overline{C S}_{0}$ is Low Active; $1=\mathrm{CS}_{0}$ is High Active | 0 |
| 5 | Non-Reg High | RNW | Set Pipeline Register Bits 15-8 to Flow-Through Mode | 0 |
| 4 | Non-Reg Low | R/W | Set Pipeline Register Bits 7-0 to Flow-Through Mode | 0 |
| 3 | - | - | (Unused) | 0 |
| 2 | BC Address | R/W | $0=$ Breakpoint on Pipeline Register Output, $1=$ Breakpoint on RAM Address Inputs | 0 |
| 1 | BC Pipelined | R/W | Set Breakpoint Output MUX for Pipeline FF Output | 0 |
| 0 | Trace Mode | R/W | Set for Trace Mode: $\mathrm{Y}_{15-0}$ to Pipeline Register, Pipeline Register to RAM, Initialize Counter as Address, Write with Clock Pulse | 0 |

NOTE:

1. RO means Read Only. R/W means Read/Write.

## IDT71502 GENERAL DESCRIPTION

The IDT71502 Registered RAM consists of a 4K x 16-bit RAM plus a 16-bit pipeline register and is designed for microcode writable control store use. A serial shift register system, the Serial Protocol Channel (SPC), is included on-chip for serial load and read-back of the RAM data. A RAM address counter is also provided to speed up RAM load and read-back. The SPC serial shift register is also configured to be used as a diagnostic register. The shift register can read all status conditions on the chip such as the RAM output, pipeline register output, data output pin state and RAM load/read counter value. A breakpoint comparator is included to support the diagnostic function. This breakpoint comparator can be used to detect a particular bit pattern in the RAM address or pipeline register outputs.

The IDT71502 Registered RAM includes features to support control store applications. These include synchronous output enable and an initialize register for selecting the initial value of the pipeline register. A parity output is provided which indicates the parity of the contents of the pipeline register. The parity output can be used to provide parity check control for high-reliability systems.

The IDT71502 Registered RAM can also be used as a trace RAM for recording external data. In this mode, the data I/O pins are inputs and data is clocked into the RAM using the Initialize register as the address counter. The Trace mode, in combination with the breakpoint comparator, allows the IDT71502 Registered RAM to be used as a one-chip logic analyzer.

## RAM Operation

After power up, and in its typical operating mode, the IDT71502 Registered RAM is set for pipelined read and direct (non-pipelined) write. Data may be directly written into the RAM by driving the address and data inputs and strobing the Write Enable input. Data is read from the RAM by driving the address lines and clocking the pipeline register.

The RAM may also be read and written by the Serial Protocol Channel (SPC). This is the typical path for loading the RAM after power up.

## Serial Protocol Channel

The Serial Protocol Channel (SPC) logic consists of a 16-bit data shift register, an 8-bit command register and clock logic consisting of gates and a flip-flop. A block diagram of the command decode logic is shown for reference. The command decode logic decodes and executes the command in the command shift register using the clock from the clock logic. The command is divided into two four-bit fields. The most significant four bits of the command register define the command to be executed: read, write, etc. The least significant four bits define the register to be read or written. (NOTE: The data to the SPC is shifted in LSB first.)

The SPC is connected to the outside world through four wires. These wires consist of serial data in and out, a shift clock and a command/data line. When the command/data line is high, commands are shifted from the serial data in to the command register by the clock. When the command/data line is low, data is shifted into the data shift register by the clock. When the command/data line transitions from high (command) to low (data), a clock pulse is generated internally to the command decode logic. This pulse lasts from the beginning of the high-to-low transition to the next serial clock pulse and is used to execute the command in the command register.

Two of the defined commands are Serial and Stub. These commands control a latch which determines the source of the serial data out in the command mode. The Serial command causes the data output to be taken from the last stage of the command shift
register. This is the normal operating mode, where all the shift registers in a system are connected into one long shift register. The SPC logic in the IDT71502 is automatically set to the Serial mode by power up. The Stub command sets the latch and causes the serial output data to be taken from the serial input. In this mode, the serial data is passed directly from one chip to the next so that all command registers have the same data at their serial inputs. This allows a broadcast mode where all command registers in a system can be loaded with the same command at the same time.

## RAM Load/Readback Logic

The RAM write pulse is generated by an internal one-shot triggered by the clock. Data is written into the RAM immediately following pipeline register load and the Initialize Counter is incremented by the trailing edge of the write pulse. Using an internally generated write pulse makes RAM writing independent of clock high and low times. A timing diagram of the RAM clocking is shown in the Trace Mode Clock Timing Diagram (Figure 5).

A detailed block diagram of the IDT71502 Registered RAM, showing the various internal registers and the load and readback paths, is shown in the Registered RAM Data Flow Block Diagram. In addition to the logic shown in the Functional Block Diagram on the first page of the data sheet, there is an Initialize Counter for loading and initializing the RAM, Break Data and Mask registers for the Breakpoint Comparator and multiplexers at the input to the Pipeline register for allowing data from the data $1 / \mathrm{O}$ pins to be clocked into the Pipeline register in the Trace mode before being written into the RAM. The data flow block diagram also shows the various multiplexers for routing data for breakpoint and readback use.

## Initialize Counter

The Initialize Counter provides the initial address to the RAM after reset of the part. A pulse applied to the Initialize pin causes the Initialize Counter to be gated to the RAM address and the RAM data to be preset into the pipeline register. This provides an initial value in the pipeline register before the first clock pulse arrives. The Initialize Counter can be reset to zero at power up of the chip and can be loaded with a value other than zero by the SPC. Once loaded with a value by the SPC, this value is used in further chip reset operations.

## Set-up Register

The Set-up Register is a 16-bit register used to set the chip operating mode and to read back chip operating status conditions. A command word written into the Set-up Register sets 7 latches which control the chip operating conditions. Reading the Set-up Register provides the current status of these 7 latches and various other signals on the chip. At power up, the 7 latches are cleared to zero and the Initialize counter is cleared to zero. The format of the Set-up Register is shown in the Set-up Register Format table.

The Set-up Register has 7 latches which determine the operating mode of the chip. These are $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{0}$, Non-Reg High, NonReg Low, BC RAM, Break Pipe and Trace. The $\overline{\mathrm{CS}}_{1}$ and $\overline{\mathrm{CS}}_{0}$ bits determine the polarity of the $\mathrm{CS}_{1}$ and $\overline{\mathrm{CS}}_{0}$ chip enables. The NonReg High and Low bits set the upper and lower bytes of the Pipeline Register to a flow-through mode, respectively. The BC RAM bit determines the source of the data for breakpoint comparison, either the Pipeline Register or the RAM address. The Break Pipe latch switches the breakpoint pin multiplexer from the comparator to the buffer flip-flop. The trace latch sets the chip into the Trace mode.

## Power Up State

Power up is defined as taking $V_{c c}$ from below 1.0 volts to 5.0 volts nominal. This generates power up reset, an internal signal which resets several registers on the chip. After power up, the IDT71502 is in the following state:

- Set-up Register cleared to zero
- Initialize Counter cleared to zero
- Breakpoint Mask Register cleared to equal (Breakpoint output high)
- $\overline{\text { SOE Flip-Flop cleared to outputs off }}$

Note that taking $V_{c c}$ from 5.0 volts to 2.0 volts and back to 5.0 volts will not cause power up reset.

## Set-up Register: Programmable Chip Enable

The chip enable function is programmable by bits in the Set-up Register. The logic for this is shown in Figure 1. The bits in the Setup Register define the active state of each chip enable: high or low. This allows up to four RAMs to be cascaded in depth with no external decoders required ( $16 \mathrm{~K} \times 16$ bits of RAM).


Figure 1. Chip Enable Logic Block Diagram

## Set-up Register: Non-Registered Outputs

Two bits of the Set-up Register, Non-Reg Hi and Non-Reg Lo, can be set to cause the Pipeline Register bits 15-9 and 7-0, respectively, to be set to the flow-through mode. In the flow-through mode, both latches of the register are open and the register acts like a simple buffer with its output following its input. This allows the user to have some non-registered bits in microcode applications. The output circuit consisting of the Pipeline Register, the Synchronous Output Enable (SOE), and the Output Enable (OE), has some special logic to support this mode, as shown in Figure 2.

Also, activating the Initialize pin causes the Pipeline Register to be put in the flow-through mode. Figure 2 shows the Pipeline Register as two latches operated in the MASTER/SLAVE configuration. The clock input will cause the latch pair to work as a register. If the Initialize pin is activated, both registers will be placed in the flowthrough mode by the OR gates. Also, if either Non-Reg bit is set, its corresponding 8 -bit portion of the register will be placed in the flow-through mode.


Figure 2. Output Logic Block Diagram

When in the flow-through mode, the output enable flip-flop for that half must also be in the flow-through mode for external chip expansion to work properly. A non-registered RAM bit must be enabled by a non-registered output enable, while a registered bit
must be enabled by a synchronous output enable. This is done by using the non-registered bit to control a multiplexer which selects between the SOE flip-flop input and output as the source of the output enable.


Figure 4. Trace Mode Sequence Timing Diagram


Figure 5. Trace Mode Clock Timing Diagram

## Parity Output

The Parity Output pin is generated from a 16-bit parity tree, as shown in the Parity Tree Logic Block Diagram (Figure6). Even parity is used. Parity is generated on the contents of the Pipeline Register. The parity output driver is three-state and is enabled by the SOE Flip-Flop to allow depth expansion of the parity output.

The Parity Output always reflects the parity of the registered value. Additional flip-flops and multiplexers are included in the
parity tree to cover the case of non-registered outputs. If one or both bytes of the Pipeline Register are set to the Non-Registered mode, a flip-flop pipeline delay is added to the corresponding byte parity chain to make the result of that byte parity calculation the same as if the Pipeline Register was not in the Non-Pipelined mode.


Figure 6. Parity Tree Logic Block Dlagram

## ORDERING INFORMATION



## FEATURES:

- First-In/First-Out memory module
- Asynchronous and simultaneous read and write
- Configurable as $8 \mathrm{~K} \times 36$ or $16 \mathrm{~K} \times 18$ unidirectional or $8 \mathrm{~K} \times 18$ bidirectional FIFO
- Multiple status flags: Full, Empty
- Ultra-high-speed: 40ns access time
- Fully expandable by both word depth and/or bit width
- Dual-port zero fall-through time architecture
- Available in high-density 108-pin quad in-line FR-4 package


## DESCRIPTION:

The IDT7MB2001 is a FIFO module that consists of eight IDT72041s (4K x 9). The IDT72041 is a dual-ported memory that
utilizes a special first-in/first-out algorithm that loads and empties data on a first-in/first-out basis.

The IDT7MB2001 is user-configurable in three modes:

- An $8 \mathrm{~K} \times 36$ unidirectional FIFO, or
- A 16K $\times 18$ unidirectional FIFO, or
- An 8K $\times 18$ bidirectional FIFO.

In all three modes, the module offers two flags, Full and Empty, to prevent data overflow and underflow. Expansion logic of the IDT72041s allows wider and/or deeper FIFOs to be created using multiple devices without external logic.

The module also allows asynchronous and simultaneous read and write operations. The dual-port RAM array allows zero fallthrough time and a ninth bit is provided for every byte to store parity.

Access time is as fast as 40 ns. The module is offered in a highdensity 108 -pin quad in-line package.

## FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL BLOCK DIAGRAM (Continued)

## $8 \mathrm{~K} \times 36$


$16 \mathrm{~K} \times 18$


## $8 \mathrm{~K} \times 18$ BIFIFO



PIN CONFIGURATION

| GND 1 | 55 | GND |  | $\mathrm{V}_{\mathrm{Cc}}$ | 108 | 54 | V cc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{XI}_{0} \square_{2}$ | 56 | XO(2) |  | $\mathrm{XI}_{2}$ | 107 | 53 | $\mathrm{XO}_{0}$ |
| $\mathrm{D}(0) \square^{5}$ | 57 | $\mathrm{Q}_{(18)}$ |  | D(18) | 106 | 52 | $\square \mathrm{Q}_{(0)}$ |
| $D_{(1)} \quad 4$ | 58 | $Q_{(19)}$ |  | $D(19)$ | 105 | 51 | $7 \mathrm{Q}_{(1)}$ |
| $\mathrm{D}_{(2)}-5$ | 59 | $Q_{(20)}$ |  | $\mathrm{D}_{(20)}$ | 104 | 50 | $] Q_{(2)}$ |
| $\mathrm{D}_{(3)} \square^{5}$ | 60 | $Q_{(21)}$ |  | D (21) | 103 | 49 | $Q_{(3)}$ |
| $D_{(4)} 7$ | 61 | $\mathrm{Q}_{(22)}$ |  | D(22) | 102 | 48 | $\square \mathrm{Q}_{(4)}$ |
| $\mathrm{D}_{(5)} \square^{8}$ | 62 | $Q_{(23)}$ |  | $\mathrm{D}_{(23)}$ | 101 | 47 | $Q_{(5)}$ |
| $\mathrm{D}_{(6)} 9$ | 63 | $Q_{(24)}$ |  | $\mathrm{D}_{(24)}$ | 100 | 46 | $\square \mathrm{Q}_{(6)}$ |
| $D(7)-10$ | 64 | Q(25) |  | $D_{(25)}$ | 99 | 45 | - $Q_{(7)}$ |
| $\mathrm{D}_{(8)} 511$ | 65 | $Q_{(26)}$ |  | D 26 ) | 98 | 44 | $\mathrm{Q}_{(8)}$ |
| W - 12 | 66 | Ru |  | Wu | 97 | 43 | $\mathrm{R}_{\mathrm{L}}$ |
| $\mathrm{RS}_{L}-13$ | 67 | OEU | $\mathrm{M} 27^{(1)}$ | RSU | 96 | 42 | OEL |
| FL $L_{L} 14$ | 68 | GND |  | FLu | 95 | 41 | GND |
| D(8) $\square_{15} 15$ | 69 | $Q_{(27)}$ |  | $\mathrm{D}_{(27)}$ | 94 | 40 | $\mathrm{Q}_{(9)}$ |
| $D_{(10)} 16$ | 70 | $Q^{(28)}$ |  | $\mathrm{D}_{(28)}$ | 93 | 39 | $\square Q_{(10)}$ |
| $D_{(11)}^{5} 17$ | 71 | $Q_{(29)}$ |  | D (29) | 92 | 38 | $\square \mathbf{Q}_{(11)}$ |
| $\mathrm{D}_{(12)} 18$ | 72 | $Q^{(30)}$ |  | $\mathrm{D}(30)$ | 91 | 37 | $\square Q_{(12)}$ |
| $\mathrm{D}_{(13)} \mathrm{C}_{1} 19$ | 73 | $Q^{(31)}$ |  | $\mathrm{D}_{(31)}$ | 90 | 36 | $\square \mathrm{Q}_{(13)}$ |
| $\mathrm{D}_{(14)} \square_{-1} 20$ | 74 | $Q_{(32)}$ |  | $\mathrm{D}_{(32)}$ | 89 | 35 | $\square Q_{(14)}$ |
| $D^{(15)}$ - 21 | 75 | $Q_{(33)}$ |  | $\mathrm{D}_{(33)}$ | 88 | 34 | $Q_{(15)}$ |
| $\mathrm{D}_{(16)}$ 둔 22 | 76 | $Q^{(34)}$ |  | $\mathrm{D}_{(34)}$ | 87 | 33 | $\square Q_{(16)}$ |
| D(17) 당 23 | 77 | $Q_{(35)}$ |  | $\mathrm{D}_{(35)}$ | 86 | 32 | $\mathrm{Q}_{(17)}$ |
| XI1 - 24 | 78 | $\mathrm{XO}_{3}$ |  | X13 | 85 | 31 | Х ${ }_{1}$ |
| EFIL 25 | 79 | EFU |  | EFiw | 84 | 30 | EFL |
| FFIL ${ }_{\text {L }} 26$ | 80 | FFu |  | FFiw | 83 | 29 | FFL |
| Vcc - 27 | 81 | Vcc |  | GND | 82 | 28 | $\square \mathrm{GND}$ |

## NOTE:

1. For module dimensions, please refer to module drawing M27 in the packaging section.

## TRUTH TABLES

TABLE I-RESET AND RETRANSMIT
SINGLE DEVICE CONFIGURATIONMIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{R T}}$ | $\overline{\mathbf{X I}}$ | Read PoInter | Write Pointer | $\mathbf{E F}$ | $\mathbf{F F}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | $\mathbf{0}$ | $\mathbf{1}$ |
| Read Write | $\mathbf{1}$ | 1 | 0 | Increment $(1)$ | Increment $(1)$ | X | X |

NOTE:

1. Pointer will increment if flag is high.

TABLE II-RESET AND FIRST LOAD TRUTH TABLE
DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTE:

1. $X I$ is connected to $X O$ of previous device for depth expansion.
$\mathrm{RS}=$ Reset Input, FL=First Load, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.

## PIN DESCRIPTIONS

| SYMBOL | NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| D0-D8 | Inputs | 1 | Data inputs for 9-bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{R S}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array, $\overline{H F}$ and $\overline{F F}$ go high, and $\overline{A E F}$ and $\overline{E F}$ go low. A reset is required before an initial WRITE after power-up. $\bar{R}$ and $\bar{W}$ must be high during RS cycle. |
| W | Write | 1 | When WRITE is low, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, FF must be high. When the FIFO is full (FF-low), the internal WRITE operation is blocked. |
| $\overline{\mathrm{R}}$ | READ | 1 | When READ is low, data can be read from the RAM array sequentially, independentof WRITE. In order for READ to be active, EF must be high. When FIFO is empty (EF-low), the internal READ operation is blocked and QO-Q8 are in a high impedance condition. |
| FL | First Load | 1 | In the depth expansion configuration, $\overline{\text { FL-low indicates the first activated device. }}$ |
| XI | Expansion In | 1 | In the single device configuration, $\overline{\mathrm{XI}}$ is grounded. In depth expansion or daisy chain expansion, $\overline{\mathrm{X}}$ is connected to XO (expansion out) of the previous device. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{O E}$ is set low, the parallel output buffers receive data from the RAM array. When $\overline{O E}$ is set high, parallel three-state buffers inhibit data flow. |
| FF | Full Flag | 0 | When $\overline{\text { FF goes low, the device is full and further WRITE operations are inhibited. When } \overline{\mathrm{FF}} \text { is high, the device is not }}$ full. |
| EF | Empty Flag | 0 | When $\overline{E F}$ goes low, the device is empty and further READ operations are inhibited. When $\overline{\mathrm{EF}}$ is high, the device is not empty. |
| $\overline{\mathrm{XO}}$ | Expansion Out | 0 | In the depth expansion configuration ( $\overline{\mathrm{XO}}$ connected to $\overline{\mathrm{XI}}$ of the next device), a pulse is sent from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ when the last location in the RAM array is filled. |
| Q0-Q8 | Outputs | 0 | Data outputs for 9-bit wide data. |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BAA }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING

 CONDITIONS| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {HH }}{ }^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}{ }^{(1)}$ | Input Low Voltage <br> Commercial | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
(Commerclal: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )


NOTES:

1. Measurements with $0.4 \leq V_{I N} \leq V_{\text {OUT }}$.
2. $R \geq V_{H}, 0.4 \leq V_{O U T} \leq V_{C C}$
3. I $I_{C C}$ measurements are made with outputs open.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 25 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

(Commercial: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | 7MB2001S40 MIN. MAX. | 7MB2001S50 <br> MIN. MAX. | 7MB2001S60 MIN. MAX. | 7MB2001S70 <br> MIN. MAX. | $\begin{aligned} & \text { 7MB2001S85 } \\ & \text { MIN. MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | $50 \quad-$ | 65 - | $75 \quad$ - | 85 - | 105 | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Address Access Time | 40 | 50 | 60 | 70 | 85 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 - | 15 | 15 - | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{RPW}}{ }^{(2)}$ | Read Pulse Width | 40 | 50 | 60 | 70 | 85 | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to O/P Valid | 20 | 25 | 30 | 30 | 30 | ns |
| $\mathrm{t}_{\mathrm{Oz}}{ }^{(3)}$ | Output Enable to O/P in Low Z | 0 | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\mathrm{OHz}}{ }^{(3)}$ | Output Disable to O/P in High Z | 20 | - 25 | - 30 | 30 | 30 | ns |
| ${ }^{\text {w }}$ c | Write Cycle Time | 50 | 65 | 75 | 85 | 105 | ns |
| $\mathrm{t}_{\text {WPW }}(2)$ | Write Pulse Width | 40 | 50 | 60 | 70 | 85 | ns |
| ${ }^{\text {twR }}$ | Write Recovery Time | 10 | 15 | 15 | 15 | 20 | ns |
| $t_{\text {ds }}$ | Data Set-up Time | 20 | 30 | 30 | 30 | 40 | ns |
| $t_{\text {DH }}$ | Data Hold Time | 0 | 5 | 5 | 10 | 10 | ns |
| $\mathrm{t}_{\text {rsc }}$ | Reset Cycle Time | 50 | 65 | $75 \quad-$ | 85 | 105 | ns |
| $\mathrm{t}_{\text {RS }}{ }^{(2)}$ | Reset Pulse Width | 40 | 50 | 60 | 70 | 85 | ns |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 10 | 15 | 15 - | 15 | 20 | ns |
| $t_{\text {RSF }}$ | Reset to Empty Flag Low, Full Flag High | 50 | 65 | 75 | - 85 | - 105 | ns |
| $t_{\text {REF }}$ | Read Low to Empty Flag Low | 40 | 50 | 60 | 70 | 85 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read High to Full Flag High | 40 | 50 | 60 | 70 | 85 | ns |
| ${ }^{\text {w }}$ WEF | Write High to Empty Flag High | 40 | 50 | - 60 | - 70 | 85 | ns |
| ${ }^{\text {w }}$ WFF | Write Low to Full Flag Low | $-\quad 40$ | - 50 | - 60 | - 70 | - 85 | ns |

## NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load

GND to 3.0V

See Figures 1, 2, and 3


Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OL}}, \mathrm{t}_{\mathrm{OHz}}$ )
*Includes jig and scope capacitances.


NOTES:

1. $E F$ and $F F$ may change status during Reset, but flags will be valid at $t_{\text {RSC }}$
2. $W$ and $\bar{R}=V_{H}$ around the rising edge of $\overline{R S}$.

Figure 3. Reset


Figure 4. Asynchronous Write and Read Operation


Figure 5. Full Flag From Last Write to First Read


Figure 6. Empty Flag From Last Read to First Write


Figure 7. Output Enable Timings

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

QIP (Quad in-line package)
$\}$ Speed in Nanoseconds

Standard Power
$8 \mathrm{~K} \times 36$ FIFO Module

## FEATURES:

- First-in/First-out memory module
- Asynchronous and simultaneous read and write
- 36-bit data bus on one side; 9-bit data bus on other side
- All logic required for conversion between 36 and 9-bit buses included on board
- $4 \mathrm{~K} \times 36$-bit to $16 \mathrm{~K} \times 9$-bit deep
- Selectable LSB or MSB first on 9-bit side
- Bidirectional
- Latching transceiver for LS 8 bits between the two buses
- Total cycle time $45 n \mathrm{n}$


## DESCRIPTION:

This module is a FIFO that has up to 8 IDT72041s $(4 \mathrm{~K} \times 9)$ on board. The module is bidirectional with $4 \mathrm{~K} \times 36$ transforming to 16 K $x 9$ on one side and back to $4 \mathrm{~K} \times 36$ on the other side. All logic necessary to control the conversion between 36 and 9 bits is included on the module.

On the 9-bit side, there is a DIRN pin which determines whether the 36 bits of data is presented to the 9 -bit side's most significant byte first or least significant byte first and, conversely, whether the 9 -bit side data is being entered MSB or LSB first.

Included on-board is an 8-bit transceiver with separate latch enables for each side to allow the passing of status between the buses.

The module is packaged on a 92 pin FR-4 substrate occupying less than 4 square inches of board space.

## FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

| GND | 1 | 37 | GND |  | $V_{C C}$ | 72 | 36 | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{OL} 0$ | 2 | 38 | OELR |  | OERL | 71 | 35 | $\mathrm{l} / \mathrm{OR}_{8}$ |
| I/OL 1 | 3 | 39 | LELR |  | LERL | 70 | 34 | $\mathrm{I}_{1 / O R_{7}}$ |
| $1 / \mathrm{OL}_{2}$ | 4 | 40 | $\mathrm{I} / \mathrm{OL}_{3}$ |  | $1 / \mathrm{OR}_{5}$ | 69 | 33 | $\mathrm{I} / \mathrm{OR}_{6}$ |
| $1 / \mathrm{OL}_{4}$ | 5 | 41 | $\mathrm{l} / \mathrm{OL}_{5}$ |  | $1 / \mathrm{OR}_{3}$ | 68 | 32 | $\mathrm{l} / \mathrm{OR}_{4}$ |
| $1 / \mathrm{OL}_{6}$ | 6 | 42 | //OL7 |  | GND | 67 | 31 | $\mathrm{I} / \mathrm{OR} \mathrm{F}_{2}$ |
| $1 / \mathrm{OL}_{8}$ | 7 | 43 | 1/OLe |  | $1 / O R_{0}$ | 66 | 30 | $\mathrm{l} / \mathrm{OR} \mathrm{I}_{1}$ |
| I/OL ${ }_{10}$ | 8 | 44 | $1 / \mathrm{OL}_{11}$ |  | $1 / \mathrm{OL}_{35}$ | 65 | 29 | RESET |
| FULL ${ }_{\text {L }}$ | 9 | 45 | $\mathrm{FULL}_{\text {R }}$ | M25 ${ }^{(1)}$ | $1 / \mathrm{OL} 33$ | 64 | 28 | $1 / \mathrm{OL}_{34}$ |
| EMPTP $_{\text {L }}$ | 10 | 46 | EMPTP $_{\text {R }}$ |  | $1 / \mathrm{OL}_{31}$ | 63 | 27 | $1 / \mathrm{OL}_{32}$ |
| WRITE ${ }_{\text {L }}$ | 11 | 47 | DIRN |  | 1/OL 30 | 62 | 26 | $\mathrm{WRITE}_{\text {R }}$ |
| READ ${ }_{\text {L }}$ | 12 | 48 | GND |  | GND | 61 | 25 | $\mathrm{READ}_{\mathrm{R}}$ |
| $\mathrm{OE}_{\mathrm{L}}$ | 13 | 49 | I/OL 12 |  | 1/OL 29 | 60 | 24 | $\mathrm{OE}_{\mathrm{R}}$ |
| $\mathrm{l} / \mathrm{OL}_{13}$ | 14 | 50 | $\mathrm{l} / \mathrm{OL}_{14}$ |  | 1/OL 27 | 59 | 23 | $1 / \mathrm{OL}_{28}$ |
| I/OL 15 | 15 | 51 | $\mathrm{l} / \mathrm{OL}_{16}$ |  | 1/OL 25 | 58 | 22 | I/OL 26 |
| I/OL 17 | 16 | 52 | $\mathrm{l} / \mathrm{OL}_{18}$ |  | 1/OL 23 | 57 | 21 | 1/OL ${ }_{24}$ |
| I/OL 19 | 17 | 53 | $1 / \mathrm{OL}_{20}$ |  | 1/OL 21 | 56 | 20 | $1 / \mathrm{OL}_{22}$ |
| V cc | 18 | 54 | Vcc |  | GND | 55 | 19 | GND |

## NOTE:

1. For module dimensions, please refer to module drawing M25 in the packaging section.

PIN DESCRIPTIONS

| SIGNAL NAME | DESCRIPTION |
| :--- | :--- |
| V $_{\text {CC }}$ | Power |
| GND | Ground |
| I/OL | 36 bit I/O bus |
| I/OR | 9 bit I/O bus |
| FULL | FIFO Full Flag |
| EMPTY | FIFO Empty Flag |
| WRITE | Write Enable |
| READ | Read Enable |
| $\overline{\text { OE }}$ | Output Enable |
| OELR | Transceiver Output Enable (L $-R$ ) |
| OERL | Transceiver Output Enable ( $\mathrm{R}-\mathrm{L}$ ) |
| LELR | Transceiver Latch Enable ( $\mathrm{L}-\mathrm{R}$ ) |
| LERL | Transceiver Latch Enable (R -L$)$ |
| DIRN | LSB/MSB Selection on 9 bit side |
| RESET | System Reset |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to 7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $50 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Commercial Supply <br> Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}{ }^{(1)}$ | Input High Voltage <br> Commercial | 2 | - | - | V |
| $\mathrm{V}_{\text {IL }}{ }^{(1)}$ | Input Low Voltage <br> Commercial | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{L} 1 \text { LEFT }}$ | Leakage Current Left | -10 | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{L} 1 \mathrm{RIGHT}}$ | Leakage Current Right | -40 | 40 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Ave. $\mathrm{V}_{\mathrm{CC}}$ Supply Current | - | $680(1)$ | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Ave. Standby Current | - | 130 | mA |
| $\mathrm{I}_{\mathrm{CC} 3}$ | Power Down Current | - | 90 | mA |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | 0.4 |

NOTE:

1. $\mathrm{l}_{\mathrm{cc} 1}=780 \mathrm{~mA}$ at 45 ns .

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | (1) | CONDITIONS | TYP. |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 25 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{aligned} & \text { 7MB2002S45 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { 7MB2002S60 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | 7MB2002S75 |  | 7MB2002S90 |  | 7MB2002S130 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {s }}$ | Frequency Shift | - | 18 | - | 13 | - | 11 | - | 9 | - | 7 | MHz |
| $t_{\text {R }}$ | Read Cycle Time | 55 | - | 75 | - | 90 | - | 110 | - | 150 | - | ns |
| $t_{A}$ | Access Time | - | 45 | - | 60 | - | 75 | - | 90 | - | 130 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width | 45 | - | 60 | - | 75 | - | 90 | - | 130 | - | ns |
| $t_{\text {bV }}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {REF }}$ | Read Low to Empty Flag Low | - | 45 | - | 60 | - | 75 | - | 75 | - | 75 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read High to Full Flag High | - | 45 | - | 60 | - | 75 | - | 75 | - | 75 | ns |
| $\mathrm{t}_{\text {RLZ }}$ | Read Low to Data Low Z | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{RHZ}}$ | Read High to Data High Z | - | 30 | - | 40 | - | 40 | - | 40 | - | 40 | ns |

WRITE TIMING

| $t_{\text {WC }}$ | Write Cycle Time | 55 | - | 75 | - | 90 | - | 110 | - | 150 | - |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {WPW }}$ | Write Pulse Width | 45 | - | 60 | - | 75 | - | 90 | - | 130 | - |
| $t_{\text {WR }}$ | Write Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - |
| $t_{D S}$ | Data Set-up Time | 20 | - | 32 | - | 32 | - | 42 | - | 42 | - |
| $t_{\text {DH }}$ | Data Hold Time | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - |
| $t_{\text {WEF }}$ | Write High to Empty Flag High | - | 45 | - | 60 | - | 75 | - | 75 | - | 75 |
| $t_{\text {WFF }}$ | Write Low to Fall Flag Low | - | 45 | - | 60 | - | 75 | - | 75 | - | 75 |

## RESET TIMING

| $t_{\text {RSC }}$ | Reset Cycle Time | 50 | - | 70 | - | 85 | - | 105 | - | 145 | - |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RS }}$ | Reset Pulse Width | 40 | - | 55 | - | 70 | - | 85 | - | 125 | - |
| $t_{\text {RSS }}$ | Reset Set-up Time | 40 | - | 55 | - | 70 | - | 85 | - | 125 | - |
| $t_{\text {RSR }}$ | Reset Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - |
| $t_{\text {OHZ }}$ | OE High to Data High $Z$ | - | 23 | - | 31 | - | 40 | - | 40 | - | 40 |
| $t_{O L Z}$ | OE Low to Data Low $Z$ | - | 23 | - | 31 | - | 40 | - | 40 | - | 40 |
| $t_{\text {OE }}$ | OE Low to Valid Data | - | 26 | - | 36 | - | 50 | - | 50 | - | 50 |
| $t_{\text {RSF }}$ | Reset Empty/Full Flag | ns |  |  |  |  |  |  |  |  |  |



NOTES:

1. EF and FF may change status during Reset, but flags will be valid at $t_{\text {RSC }}$.
2. $W$ and $\bar{R}=V_{H}$ around the rising edge of $\overline{\mathrm{RS}}$.

Figure 1. Reset


Figure 2. Asynchronous Write and Read Operation


Figure 3. Full Flag from Last Write to First Read


Figure 4. Empty Flag from Last Read to First Write


Figure 5. Output Enable Timing

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OL}}, \mathrm{t}_{\mathrm{OHz}}$ )

* Includes jig and scope capacitances.


## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

QIP. (Quad In-Line package)
\}peed in Nanoseconds
Standard Power
36 to 9

## FEATURES:

- High Density 512K 2(16K x 16) Static RAM Module
- Cost effective surface mount components mounted on an epoxy laminate (FR-4) substrate
- Packaged in a 44 pin 600 mil wide DIP
- 20ns access time
- Common data and address pins for both banks of RAM resulting in increased density
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs directly TTL compatible


## DESCRIPTION:

The IDT7MB4009 is a $512 \mathrm{~K} 2(16 \mathrm{~K} \times 16)$ high-speed static RAM module constructed on an epoxy laminate surface using 8 IDT7198 16K x 4 static RAMs packaged in surface mount packages. Extremely fast speeds can be obtained by using RAMs fabricated in IDT's high performance, high reliability CEMOS ${ }^{\text {TM }}$ technology.

The IDT7MB4009 is organized as 2 separate banks of $16 \mathrm{~K} \times 16$ RAM with common address and data pins to minimize the module size. The IDT7MB4009 is packaged in a 44pin 600 mil wide DIP, packing 512K of fast memory in 1.8 square inches.

The IDT7MB4009 is available with access time as fast as 20 ns , with maximum power consumption of 4.2 W .

## PIN CONFIGURATION

| GND | 1 |  | 44 | $V_{C C}$ |
| :---: | :---: | :---: | :---: | :---: |
| D(0) | 2 |  | 43 | B_A1 (0) |
| D(1) | 3 |  | 42 | B_A1(1) |
| D(2) | 4 |  | 41 | B_A2(0) |
| D(3) | 5 |  | 40 | B_A2(1) |
| D(4) | 6 |  | 39 | WEL |
| D(5) | 7 |  | 38 | A(2) |
| D(6) | 8 |  | 37 | A(3) |
| D(7) | 9 |  | 36 | A(4) |
| D(8) | 10 |  | 35 | A(5) |
| GND | 11 | $M 8^{(1)}$ | 34 | A(6) |
| CST | 12 |  | 33 | CS2 |
| OET | 13 |  | 32 | OE2 |
| D(9) | 14 |  | 31 | $V_{C C}$ |
| D(10) | 15 |  | 30 | A(7) |
| D(11) | 16 |  | 29 | $A(8)$ |
| $D(12)$ | 17 |  | 28 | A(9) |
| WEU | 18 |  | 27 | A(10) |
| D(13) | 19 |  | 26 | A(11) |
| $D(14)$ | 20 |  | 25 | A(12) |
| D(15) | 21 |  | 24 | A(13) |
| Vcc | 22 |  | 23 | GND |

## NOTE:

1. For module dimensions, please refer to module drawing M8 in the packaging section.

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| A (2-13) | Addresses |
| :--- | :--- |
| BA1 (0-1) | Burst address, Bank 1 |
| BA2 (0-1) | Burst address, Bank 2 |
| $D(0-15)$ | Data Inputs/Outputs |
| WEU | Write Enable, Upper |
| WEL | Write Enable, Lower |
| CS1, 2 | Chip Select |
| OE1, 2 | Output Enable |
| GND | Ground |
| V CC | Power Supply |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $V_{1 L}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

| GRADE | AMBIENT <br> TEMPERATURE | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | Input Leakage Current (Address \& Control) | $V_{C C}=M a x . ; V_{1 N}=G N D$ to $V_{C C}$ | - | 40 | $\mu \mathrm{A}$ |
| $L^{1}$ | Input Leakage (Data) | $V_{C C}=$ Max.; $V_{\text {IN }}=G N D$ to $V_{C C}$ | - | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage | $V_{\text {CC }}=$ Max., $\overline{C S}=V_{\text {IH }}, V_{\text {Out }}=G N D$ to $V_{C C}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $V_{\text {CC }}=M$ Min., $I_{\text {OL }}=-4 \mathrm{~mA}$ | 2.4 | - | V |
| ICCl | Operating Current | $\begin{aligned} & F=0, \overline{C S}=V_{\text {IU }} \\ & V_{C C}=\text { Max.; Output Open } \end{aligned}$ | - | 620 | mA |
| $\mathrm{ICC2}$ | Dynamic Operating Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max.; } \overline{\mathrm{CS}}=\mathrm{V}_{L} ; f=f_{\text {MAX }} \\ & \text { Output Open } \end{aligned}$ | - | 760 | mA |
| $1_{\text {SB }}$ | Standby Supply Current | $\overline{C S}=V_{1 H}$ | - | 440 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Supply Current | $\begin{aligned} & C S \geq V_{C C}-0.2 V \\ & V_{I N} \geq V_{C C}-0.2 V \text { or } \leq 0.2 V \end{aligned}$ | - | 120 | mA |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{aligned} & \text { 7MB4009S20P } \\ & \text { MIN. } \quad \text { MAX. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 7MB4009S25P } \\ & \text { MIN. MAX } \end{aligned}$ |  | $\begin{aligned} & \text { 7MB4009S35P } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { 7MB4009S45P } \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 20 | - | 25 | - | - | - | - | - | ns |
| $t_{\text {A }}$ | Address Access Time | - | 20 | - | 25 | - | - | - | - | ns |
| ${ }^{\text {tacs }}$ | Chip Select Access Time | - | 20 | - | 25 | - | - | - | - | ns |
| $t_{\text {cl21, }}{ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - | 15 | - | 15 | - | 20 | - | 25 | ns |
| $t_{\text {OLZ }}{ }^{(1)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t^{\text {CHZ }}$ (1) | Chip Select to Output in High Z | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}(1)$ | Output Disable to Output in High Z | - | 10 | - | 15 | - | 15 | - | 15 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {Pu }}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 18 | - | 20 | - | 30 | - | 40 | - | ns |
| $t_{\text {cw }}$ | Chip Select to End of Write | 18 | - | 20 | - | 30 | - | 40 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 18 | - | 21 | - | 32 | - | 42 | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set Up Time | 0 | - | 1 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {WP }}$ | Write Pulse Width | 17 | - | 20 | - | 25 | - | 35 | - | ns |
| ${ }^{\text {twh }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}$ WHz | Write Enable to Output in High Z | - | 7 | - | 8 | - | 10 | - | 15 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | - | 10 | 14 | - | 16 | - | 20 | - | ns |
| ${ }^{\text {t }}$ DH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow (1) | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTE:

1. This parameter guaranteed, but not tested

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{cLz1}, 2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{cHz1}, 2}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\text {ow }}$ and $\mathbf{t}_{\text {whz }}$

* Including scope and jig.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\mathrm{CS}_{1}=\mathrm{V}_{\mathrm{K}} \overline{\mathrm{CS}}_{2}=\mathrm{V}_{\mathrm{IL}}$.
3. Address valid prior to or coincident with $\mathrm{CS}_{1}$ and or $\overline{\mathrm{CS}}_{2}$ transition low.
4. $\overline{O E}=V_{\mathrm{L}}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE CONTROLLED TIMING) ${ }^{(1,2,3,7}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,2,3,5,8)}$


## NOTES:

1. WE, $\mathrm{CS}_{1}$ or $\mathrm{CS}_{2}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{wf}}$ ) of a low $\mathrm{CS}_{1}$, a low $\mathrm{CS}_{2}$, and a low $W E$.
3. $\mathrm{t}_{\mathrm{Wp}}$ is measured from the earlier of $\mathrm{CS}_{1}, \mathrm{CS}_{2}$ or WE going high to the end of the write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.
7. If $O E$ is low during a WE controlled write cycle, the write pulse width must be the greater of $t_{w p}$ or ( $\left.t_{w-1}+t_{w}\right)$ to allow the $1 / O$ drivers turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{bw}}$ If 0 E is high during aWE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{\text {wp }}$.
8. $\overline{O E}=V_{I H}$.

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER | CONDITIONS | TYP. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $C_{\text {IN ADDR }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 20 | pF |

NOTES:

1. This parameter is measured at characterization but not tested.
$2 \mathrm{C}_{\text {IN DATA }}=20 \mathrm{pF}$.

TRUTH TABLE

| MODE | CS1 | CS2 | OET | OE2 | UEBO | UEBT | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | H | X | X | X | X | High Z | Standby |
| Read | L | H | L | X | H | H | Dout BA (1) | Active |
| Read | L | H | H | X | H | H | High Z | Active |
| Read | H | L | X | L | H | H | Dour BA (2) | Active |
| Read | H | L | X | H | H | H | High Z | Active |
| Write | L | H | X | X | L | H | $\mathrm{D}_{\text {IN }} \mathrm{BA}(1) \mathrm{D}(0-7)$ | Active |
| Write | L | H | X | X | H | L | $\mathrm{D}_{\text {IN }} \mathrm{BA}(1) \mathrm{D}(8-15)$ | Active |
| Write | H | L | X | X | L | H | $\mathrm{D}_{\text {IN }} \mathrm{BA}(2) \mathrm{D}(0-7)$ | Active |
| Write | H | L | X | X | H | L | $\mathrm{DiN}_{\text {IN }} \mathrm{BA}(2) \mathrm{D}(8-15)$ | Active |
| Write | L | H | X | X | L | L | $\mathrm{D}_{1 \mathrm{~N}} \mathrm{BA}(1) \mathrm{D}(0-15)$ | Active |
| Write | H | L | X | X | L | L | $\mathrm{D}_{\mathrm{IN}} \mathrm{BA}(2) \mathrm{D}(0-15)$ | Active |

## ORDERING INFORMATION

IDT


Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Plastic DIP
\} Speed in Nanoseconds
Standard Power
Dual ( $16 \mathrm{~K} \times 16$ )
13

## FEATURES:

- Fully asynchronous operation from either port
- Versatile control for write: separate write control for lower and upper byte for each port
- On-board port arbitration and multiplexing logic̣ by custom FCT chip set
- Master/Slave control for expanding width
- $\overline{B U S Y}$ output flag


## DESCRIPTION:

The Shared Port RAM provides two ports with separate control, address and Data I/O pins that permit independent access for reads or writes to any location in the $128 \mathrm{~K} \times 16$ memory array. The Master/Slave input allows the module to be used as a master with one or more slaves.

## ARBITRATION:

In the Master Mode, the Shared Port RAM arbitrates asynchronously between the left and right ports on the leading edge of the left and right $\overline{\mathrm{CS}}$ inputs. The first to arrive is granted exclusive access to the RAM array for as long as its $\overline{C S}$ is asserted. If both ports attempt simultaneous access, the losing port will have its $\overline{B U S Y}$ asserted until the winning port completes it access, at which time the second port will be granted access to the RAM array.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION

| Vcc 5 | ， | 51 | GND |  | GND | 100 | 50 | GND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCS | 2 | 52 | R＿CS |  | L BSY／LR＿IN | 99 | 49 | 日R BSY／SELIN |
| L $\overline{\mathrm{R}}$ W $\square^{\text {C }}$ | 3 | 56 | R－R／W |  | LTR OUT | 98 | 48 | BSELCOUT |
| LDSL | 4 | 54 | R DSL |  | GND | 97 | 47 | PMSTR／SLV |
| L＿DSU 5 | 5 | 55 | R－DSU |  | $L_{-} \mathrm{D}_{(15)}$ | 96 | 46 | RR－D（15） |
| $L^{-} \mathrm{A}(16)$ | 6 | 56 | $\mathrm{R}^{-} \mathrm{A}_{(16)}$ |  | $L^{-} \mathrm{D}_{(14)}$ | 95 | 45 | 有 ${ }^{\text {（14）}}$ |
| $\mathrm{L}^{-} \mathrm{A}_{(15)}$ | 7 | 57 | $\mathrm{R}^{-} \mathrm{A}_{(15)}$ |  | $L^{-} \mathrm{D}_{(13)}$ | 94 | 44 | QR－D ${ }_{(13)}$ |
| $L_{-}^{-}{ }_{(14)}$ | 8 | 58 | $\mathrm{R}^{-1} \mathrm{~A}_{(14)}$ |  | $L^{-} \mathrm{D}_{(12)}$ | 93 | 43 |  |
| GND - | 9 | 59 | GND |  | GND | 92 | 42 | $\mathrm{V}_{\mathrm{cc}}$ |
| $L_{-A_{(13)}}$ | 10 | 60 | R $A_{(13)}$ |  | L＿D ${ }_{(11)}$ | 91 | 41 |  |
| $L^{-} A_{(12)}$ | 11 | 61 | $\mathrm{R}^{-} \mathrm{A}_{(12)}$ |  | $L^{-} D_{(10)}$ | 90 | 40 | $\mathrm{R}^{-D_{(10)}}$ |
| L－A（11） | 12 | 62 | R－A（11） |  | $L^{-} \mathrm{D}_{(9)}$ | 89 | 39 | RRD ${ }_{(9)}$ |
| $L^{-A}(10)$ | 13 | 63 | $\mathrm{R}^{-A} \mathrm{~A}^{(10)}$ | M26 ${ }^{1 /}$ | $L^{-} D^{81}$ | 88 | 38 | $\mathrm{R}^{-D_{(8)}}$ |
| ［＿A ${ }^{\text {（9）}}$－ | 14 | 64 | R－A（9） |  | LOEU | 87 | 37 | PR－OEU |
| $L^{-} \mathrm{A}_{(8)}{ }^{-}$ | 15 | 65 | $\mathrm{R}^{-1} \mathrm{~A}^{(8)}$ |  | L＇D（7） | 86 | 36 | RRD ${ }^{-}$ |
| $L^{-} A_{(7)}$ | 16 | 66 | $\mathrm{R}^{-} \mathrm{A}_{(7)}$ |  | $L^{-} D_{(6)}$ | 85 | 35 | $\mathrm{R}^{-} \mathrm{D}_{(6)}$ |
| $L^{-} A_{\text {（8）}}$ | 17 | 67 | $\mathrm{R}^{-} \mathrm{A}_{\text {（8）}}$ |  | $L^{-} D^{(5)}$ | 84 | 34 | 日R ${ }^{-}$ |
| $L_{-A_{(5)}}{ }^{\text {c }}$ | 18 | 68 | $\mathrm{R}^{-1} \mathrm{~A}_{(5)}$ |  | $L^{-} D_{(4)}$ | 83 | 33 | RR $\mathrm{D}_{(4)}$ |
| $\mathrm{V}_{\mathrm{cc}}$－ | 19 | 69 | GND |  | GND | 82 | 32 | 日GN̄D |
| $L^{-} A_{(4)}$ | 20 | 70 | R＿A ${ }_{(4)}$ |  | $L D_{(3)}$ | 81 | 31 | $\mathrm{R}^{\text {d }} \mathrm{D}_{(3)}$ |
| $L^{-1} A_{(3)}$ | 21 | 71 | $\mathrm{R}^{-} \mathrm{A}_{(3)}$ |  | $L^{-} D_{(2)}$ | 80 | 30 | RR $\mathrm{D}_{(2)}$ |
| $L^{-} A_{(2)}$ | 22 | 72 | $\mathrm{R}^{-} \mathrm{A}_{(2)}$ |  | $L^{-} D^{(1)}$ | 79 | 29 | RR $\mathrm{D}_{(1)}$ |
| $L^{-1} A_{(1)}$－ | 23 | 73 | $\mathrm{R}^{-} \mathrm{A}_{(1)}$ |  | $L^{-} D_{(0)}$ | 78 | 28 | RRD（0） |
| $L^{-} \mathrm{A}_{(0)}$ | 24 | 74 | $\mathrm{R}^{-} \mathrm{A}(0)$ |  | LOEL | 77 | 27 | Pr＿OEL |
| GAND | 25 | 75 | GND |  | GND | 76 | 26 | $\mathrm{V}_{\mathrm{cc}}^{-}$ |

NOTE：
1．For module dimensions，please refer to module drawing M26 in the packaging section．

## PIN DESCRIPTIONS

| SYMBOL |  |
| :--- | :--- |
| Vcc | Power |
| GND | Ground |
| L＿A（0：16） | Left Port Address |
| L＿D（0：15） | Left Port Data |
| R＿A（0：16） | Right Port Address |
| R＿D（0：15） | Right Port Data |
| R／W | Read／Write Control |
| $\overline{\text { CS }}$ | Active low Chip Select |
| $\overline{\text { DSL }}$ | Data Strobe for lower byte |
| $\overline{\text { DSU }}$ | Data Strobe for upper byte |
| $\overline{\text { OEL }}$ | Output Enable for lower byte |
| $\overline{\text { OEU }}$ | Output Enable for upper byte |
| L＿BSY／L／R＿IN | Left Busy Output（Master）／Left and Right Port Select In（Slave） |
| R＿BSY／SEL＿IN | Right Busy Output（Master）／RAM Select In（Slave） |
| L／R＿OUT | Left and Right Port Select Out（Master） |
| SEL＿OUT | RAM Select Out（Master） |
| MSTR／SLV | Master／Slave signal for cascading master w／one or more slaves |

## AC ELECTRICAL CHARACTERISTICS

Commercial: $V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7MB6036S70 |  | IDT7MB6036S85 |  | IDT7MB6036S100 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| NO CONTENTION READ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| $t_{A A}$ | Address Access Time |  | 70 |  | 85 |  | 100 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time |  | 70 |  | 85 |  | 100 | ns |
| $t_{\text {of }}$ | Output Enable To Data Valid |  | 15 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | O/P Hold From Address Change | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {OLZ }}$ | O/P to Low-z |  | 15 |  | 15 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{OHz}}$ | O/P to Hi-z |  | 15 |  | 15 |  | 15 | ns |
| NO CONTENTION WRITE |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 70 |  | 85 |  | 100 |  | ns |
| $t_{\text {Aw }}$ | Addr Valid To End Of Write | 60 |  | 75 |  | 90 |  | ns |
| $\mathrm{t}_{\mathrm{c} w}$ | $\overline{\text { CS }}$ to End Of Write | 60 |  | 75 |  | 90 |  | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set Up Time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{cos}}$ | CS to Data Strobe | 20 |  | 25 |  | 25 |  | ns |
| $t_{\text {DS }}$ | Data Strobe Width | 35 |  | 50 |  | 60 |  | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Valid to End of Write | 30 |  | 45 |  | 50 |  | ns |
| ${ }^{\text {t }}$ H | Data Hold From End of Write | 5 |  | 10 |  | 10 |  | ns |
| CONTENTION READ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CB}}$ | CS to BUSY |  | 15 |  | 20 |  | 20 | ns |
| $t_{B D}$ | Busy Negate to Data Valid |  | 70 |  | 85 |  | 100 | ns |
| CONTENTION WRITE |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}{ }_{\text {cB }}$ | CS to Busy |  | 15 |  | 20 |  | 20 | ns |
| $t_{\text {BDS }}$ | BUSY Negate to Data Strobe | 10 |  | 15 |  | 15 |  | ns |
| SLAVE TIMING |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {LR }}$ | CS to L/R Output |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {SEL }}$ | $\overline{\text { CS }}$ to Select Output |  | 15 |  | 20 |  | 20 | ns |
| $t_{\text {APS }}$ | Arbitration Priority Set-up Time | 5 |  | 5 |  | 5 |  | ns |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Iu | Input Leakage Current | -15 | 15 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | -15 | 15 | $\mu \mathrm{A}$ |
| loci | Operating Power Supply Current |  | 300 | mA |
| ICC2 | Dynamic Operating Current |  | 420 | mA |
| Is | Standby Power Supply Current |  | 150 | mA |
| V OH . | Output High Voltage ( $\mathrm{l}_{\mathrm{OH}}=8 \mathrm{~mA}$ ) | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $(1 \mathrm{OH}=16 \mathrm{~mA}$ ) |  | 0.4 | V |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE

| SYMBOL | PARAMETER | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 100 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 40 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

GND to 3.0V
10 ns
1.5 V
1.5 V

See Figures 1, 2 and 3

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.5 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |



Figure 1. Output Load


Figure 2. Output Load (for $\left.t_{H Z}, t_{L Z}, t_{W Z}, t_{\text {ow }}\right)$


Figure 3. BUSY Output Load

## TIMING WAVEFORM OF READ CYCLE



NOTE:

1. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig).

TIMING WAVEFORM OF WRITE CYCLE


## TIMING WAVEFORM OF CONTENTION READ, CS ARBITRATION

L_CS VALID FIRST:


NOTE:

1. $t_{\text {APS }}$ is only necessary to guarantee left side access. Within this set-up time, one side or the other will gain access, but neither will have priority.

TIMING WAVEFORM OF CONTENTION WRITE
R_CS VALID FIRST:


TIMING WAVEFORM OF SLAVE

टs

L/R OUT (FROM MAS̄TER)

SEL OUT (FROM MAS̄TER)


ORDERING INFORMATION



Integrated Device Technology.Inc.

DUAL(16K x 60) DATA/INSTRUCTION CACHE MODULE FOR IDT79R3000 CPU

## FEATURES:

- High-speed CMOS static RAM module constructed to support the IDT79R3000 RISC CPU as a complete data and instruction cache (dual $16 \mathrm{~K} \times 60$ )
- Operating frequencies to support $12 \mathrm{MHz}, 16.7 \mathrm{MHz}, 20 \mathrm{MHz}$ and 25 MHz CPUs
- Available in a high-density, low profile 128-pin QIP (quad in-line package)
- Surface mounted SOIC components on a multilayer epoxy substrate
- Multiple ground pins for maximum noise immunity
- On-board address latches for direct interface to the IDT79R3000 CPU
- TTL-compatible I/Os
- Single 5V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

The IDT7MB6039 is a 240K byte high-speed CMOS static RAM consructed on a multilayer epoxy substrate (FR-4), using 30 IDT7198 (16K x 4) RAMs and 8 IDT74FCT373 latches.

The construction and specifications of this module have been optimized to support its use as a complete 16 K deep INSTRUCTION and DATA cache for the IDT79R3000.

The iDT7MB6039 is organized as two seperate banks of 16 KX 60 , with the IDT74FCT373s being used as ADDRESS latches. The two banks of RAM with thier associated ADDRESS latches share a common 14-bit ADDRESS bus and a common 60-bit DATA bus. The chip select, write enable, RAM output enable and latch enable controls for the two banks are brought out separately to support interleaving access to the two banks of RAM. Also, each bank has two sets of ADDRESS latches to reduce the capacitance loading on the outputs of the latches and thereby enhance performance.

## DATA CACHE



INSTRUCTION CACHE


## PIN CONFIGURATION

| GND 1 | 65 | GND |  | Vcc | 128 | 64 | Vcc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0} \mathrm{C}^{2}$ | 66 | $\mathrm{D}_{1}$ |  | N.C. | 127 | 63 | N.C. |
| $\mathrm{D}_{2}{ }^{\text {a }}$ | 67 | $\mathrm{D}_{3}$ |  | N.C. | 126 | 62 | N.C. |
| $\mathrm{D}_{4} \mathrm{C}_{4}$ | 68 | $\mathrm{D}_{5}$ |  | $\mathrm{D}_{58}$ | 125 | 61 | $\mathrm{D}_{59}$ |
| $\mathrm{D}_{6} 5$ | 69 | $\mathrm{D}_{7}$ |  | $\mathrm{D}_{56}$ | 124 | 60 | $\mathrm{D}_{57}$ |
| $\mathrm{D}_{8} 6$ | 70 | $\mathrm{D}_{0}$ |  | GND | 123 | 59 | $\mathrm{D}_{55}$ |
| WE ${ }^{-1} 7$ | 71 | $\mathrm{OE}_{1}$ |  | WE ${ }_{4}$ | 122 | 58 | $\mathrm{OE}_{4}$ |
| CSI 18 | 72 | GND |  | $\mathrm{D}_{54}$ | 121 | 57 | $\mathrm{CS1}_{4}$ |
| $\mathrm{CST}_{5} 9$ | 73 | $\mathrm{D}_{10}$ |  | $\mathrm{D}_{53}$ | 120 | 56 | $\mathrm{CSI}_{8}$ |
| $\mathrm{WE}_{5} \mathrm{Cl}^{10}$ | 74 | $\mathrm{OE}_{5}$ |  | WE8 | 119 | 55 | $\mathrm{OE}_{8}$ |
| $\mathrm{D}_{11} \mathrm{Cl}_{11}$ | 75 | $\mathrm{D}_{12}$ |  | D51 | 118 | 54 | $\mathrm{D}_{52}$ |
| $\mathrm{D}_{13} 12$ | 76 | V cc |  | GND | 117 | 53 | $\mathrm{D}_{50}$ |
| $\mathrm{A}_{0} 13$ | 77 | $\mathrm{A}_{1}$ |  | A 12 | 116 | 52 | $\mathrm{A}_{13}$ |
| $\mathrm{A}_{2}{ }^{\text {c }} 14$ | 78 | $\mathrm{A}_{3}$ |  | $\mathrm{A}_{10}$ | 115 | 51 | $\mathrm{A}_{11}$ |
| $\mathrm{A}_{4} \mathrm{Cl}^{15}$ | 79 | $A_{5}$ |  | A8 | 114 | 50 | $\mathrm{A}_{8}$ |
| $\mathrm{D}_{14} \mathrm{C}_{16} 16$ | 80 | GND |  | $\mathrm{A}_{6}$ | 113 | 49 |  |
| $\mathrm{CS2}_{1}{ }^{1} 17$ | 81 | $L_{1}$ | M29 ${ }^{(1)}$ | $\mathrm{LE}_{2}$ | 112 | 48 | CS2 |
| $\mathrm{CS2}_{3} 18$ | 82 | $\mathrm{LE}_{3}$ |  | $\mathrm{LE}_{4}$ | 111 | 47 | $\mathrm{CS2}_{4}$ |
| $\mathrm{D}_{15} \mathrm{C} 19$ | 83 | $D_{18}$ |  | GND | 110 | 46 | $\mathrm{D}_{49}$ |
| $\mathrm{D}_{17} \mathrm{C} 20$ | 84 | $\mathrm{V}_{\mathrm{c}}$ |  | $\mathrm{D}_{47}$ | 109 | 45 | $\mathrm{D}_{48}$ |
| $\mathrm{D}_{18} \mathrm{C}^{21}$ | 85 | $\mathrm{D}_{19}$ |  | $\mathrm{D}_{45}$ | 108 | 44 | $\mathrm{D}_{46}$ |
| $\mathrm{D}_{20} \mathrm{C}_{2} 22$ | 86 | $\mathrm{D}_{21}$ |  | D43 | 107 | 43 | $\mathrm{D}_{44}$ |
| $\mathrm{WE}_{2} \mathrm{C}^{23}$ | 87 | $\mathrm{OE}_{2}$ |  | $\mathrm{WE}_{7}$ | 106 | 42 | $\mathrm{OE}_{7}$ |
| $\mathrm{CSI}_{2} \mathrm{CH}^{24}$ | 88 | GND |  | GND | 105 | 41 | CS1 |
| $\mathrm{CST}^{1} \mathrm{C}^{25}$ | 89 | $\mathrm{D}_{22}$ |  | D42 | 104 | 40 | $\mathrm{CST}_{3}$ |
| $\mathrm{WE}_{6} \mathrm{~L}^{26}$ | 90 | $\mathrm{OE}_{6}$ |  | WE3 | 103 | 39 | 㕵3 |
| $\mathrm{D}_{23} \mathrm{Cl}^{27}$ | 91 | $\mathrm{D}_{24}$ |  | D40 | 102 | 38 | D41 |
| $\mathrm{D}_{25} \mathrm{C}^{28}$ | 92 | $\mathrm{D}_{28}$ |  | $V_{C C}$ | 101 | 37 | $\mathrm{D}^{19}$ |
| $\mathrm{D}_{27} \mathrm{C} 29$ | 93 | $\mathrm{D}_{28}^{28}$ |  | $\mathrm{D}_{37}$ | 100 | 36 | $\mathrm{D}_{38}$ |
| $\mathrm{D}_{29}^{27} \mathrm{C}^{30}$ | 94 | $\mathrm{D}_{30}$ |  | $\mathrm{D}_{35}$ | 99 | 35 | $\mathrm{D}_{38}$ |
| $\mathrm{D}_{31}{ }^{31}$ | 95 | $\mathrm{D}_{32}$ |  | $\mathrm{D}_{33}$ | 98 | 34 | $\mathrm{D}_{34}$ |
| $\mathrm{v}_{\text {cc }}$ ㄷ. 32 | 96 | Vc |  | GND | 97 | 33 | GND |

NOTE:

1. For module dimensions, please refer to module drawing M29 in the packaging section.
PIN NAMES

| $\mathrm{D}_{0}-\mathrm{D}_{58}$ | Data I/Os |
| :--- | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | Address Inputs |
| $\mathrm{LE}_{1}-\mathrm{LE}_{4}$ | Latch Enables |
| $\mathrm{CST}_{1}-\mathrm{CST}$ |  |
| $\overline{\mathrm{CS2}}_{1}-\overline{\mathrm{CSN}}_{4}$ | RAM Selects |
| $\mathrm{WE}_{1}-\mathrm{WE}_{8}$ | RAM Selects |
| $\overline{\mathrm{OE}}_{1}-\mathrm{OE}_{8}$ | Write Enables |
| GND | Output Enables |
| $\mathrm{V}_{\mathrm{CC}}$ | Ground |
| N.C. | Power Supply |

NOTES:

1. All GND pins must be grounded for proper operation.
2. All $\mathrm{V}_{\mathrm{CC}}$ pins must be connected to +5 V for proper operation.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{OHZ}}$ )

* Including scope and jig.

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with Respect to <br> GND | -0.5 to +7.0 |  |
| $T_{A}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| OOUT | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(9)}$ | - | 0.8 | V |

NOTE:

1. $V_{\text {lL }}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\mathrm{Cc}}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS

|  | PARAMETER | TEST CONDITIONS | 12 MHz |  | 16.7 MHz |  | 20 MHz |  | 25 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | Max. | MIN. | MAX. | MIN. | MAX. |  |
| \|l| | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}$ | -20 | 20 | -20 | 20 | -20 | 20 | -20 | -20 | $\mu \mathrm{A}$ |
| $\mathrm{ll}_{\text {Lo }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & C S=V_{\text {IH }}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{cc} 1}$ | Operating Current | $\begin{aligned} & f=0, \text { CS }=v_{\mathrm{IL}}, v_{\mathrm{CC}}=\text { Max., } \\ & \text { Output Open } \end{aligned}$ |  | 3000 |  | 3000 |  | 3000 |  | 3600 | mA |
| ${ }^{1} \mathrm{CC2}$ | Dynamic Operating Current | $\begin{aligned} & v_{\mathrm{CC}}=\text { Max., } \overline{\mathrm{CS}}=\mathrm{v}_{\mathrm{LL}}, f=f_{\text {MAX }} \\ & \text { Output Open } \end{aligned}$ |  | 3750 |  | 3750 |  | 4050 |  | 4500 | mA |
| ${ }_{\text {'sB1 }}$ | Full Standby Supply Current | $\begin{aligned} & \overline{C S} \geq V_{c c}-0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}>V_{C c}-0.2 \mathrm{~V} \\ & \text { or }<0.2 \mathrm{~V} \end{aligned}$ |  | 450 |  | 450 |  | 450 |  | 600 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{C S}=V_{H}$ | 1500 |  |  | 1500 |  | 1650 |  | 1800 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $V_{C C}=\mathrm{Min} ., \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| V OL | Output Low Voltage | $\mathrm{V}_{\mathrm{Cc}}=$ Min., $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | V |

AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | 12 MHz |  | 16.6 MHz |  | 20 MHz |  | 25 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {te }}$ | Latch Enable Width | 8 | - | 6 | - | 6 | - | 6 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time to LE | 4 | - | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time from LE | 3 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {A }}{ }_{\text {A }}{ }^{(2)}$ | Address Access Time | - | 45 | - | 35 | - | 30 | - | 25 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Time | - | 40 | - | 30 | - | 25 | - | 20 | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable Time | - | 22 | - | 17 | - | 13 | - | 10 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(1)}$ | Output Diasable to Output in High Z | 2 | 16 | 2 | 14 | 2 | 10 | 2 | 8 | ns |
| ${ }^{\text {OLI }}{ }^{(1)}$ | Output Diasable to Output in Low $\mathbf{Z}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. Guaranteed but not tested.
2. LE tested.

TIMING WAVEFORM OF READ CYCLE


## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | 12 MHz |  | 16.6 MHz |  | 20 MHz |  | 25 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{LE}}$ | Latch Enable Width | 8 | - | 6 | - | 6 | - | 6 | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time to LE | 4 | - | 2 | - | 2 | - | 2 | - | ns |
| $t_{\text {AH }}$ | Address Hold Time from LE | 3 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {AW }}{ }^{(2)}$ | Address Valid to End of Write | 40 | - | 30 | - | 25 | - | 23 | - | ns |
| ${ }^{\text {chw }}$ | Chip Select to End of Write | 35 | - | 25 | - | 20 | - | 18 | - | ns |
| ${ }^{\text {twp }}$ | Write Pulse Width | 30 | - | 25 | - | 20 | - | 17 | - | ns |
| $t_{\text {bw }}$ | Data Valid to End of Write | 20 | - | 13 | - | 13 | - | 11 | - | ns |
| ${ }^{\text {t }}$ DH | Data Hold Time | 0 | 7 | 0 | 7 | 0 | 7 | 0 | 7 | ns |

## NOTES:

1. Guaranteed but not tested.
2. LE asserted.

## TIMING WAVEFORM OF WRITE CYCLE



## TRUTH TABLE

| MODE | CS1 | CS2 | OE | WE | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | X | High Z | Standby |
| Standby | X | H | X | X | High Z | Standby |
| Read | L | L | L | H | Dout | Active |
| Read | L | L | H | H | High Z | Active |
| Write | L | L | X | L | DiN | Active |

CAPACITANCE ( $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 30 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 18 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## FULLY ASSEMBLED MODULE SCREENING FLOW ${ }^{(1)}$

| SCREEN | TEST METHOD | LEVEL |
| :---: | :---: | :---: |
| Final Electrical Tests Static (DC) |  |  |
|  | a) $@ 25^{\circ} \mathrm{C}$ and Power Supply Extremes | 100\% |
|  | b) @ Temperature and Power Supply Extremes | 100\% |
| Functional | a) @ $25^{\circ} \mathrm{C}$ and Power Supply Extremes | 100\% |
|  | b) @ Temperature and Power Supply Extremes (IDT imposed) | 100\% |
| Switching (AC) or Dynamic | a) @ $25^{\circ} \mathrm{C}$ and Power Supply Extremes | 100\% |
|  | b) @ Temperature and Power Supply Extremes (IDT imposed) | 100\% |
| External Visual | IDT Specification | 100\% |

## NOTE:

1. Screening of the fully assembled module is performed per the table to assure package integrity and mechanical reliability. Finally, 100\% electrical tests are performed.

## ORDERING INFORMATION



## FEATURES:

- High-speed CMOS static RAM module constructed to support general purpose CPUs as a complete data and instruction cache (dual $16 \mathrm{~K} \times 64$ )
- Operating frequencies to support $12 \mathrm{MHz}, 16.7 \mathrm{MHz}, 20 \mathrm{MHz}$ and 25 MHz
- Available in a high-density, low profile 128-pin QIP (quad in-line package)
- Surface mounted SOIC components on a multilayer epoxy substrate
- Multiple ground pins for maximum noise immunity
- TTL-compatible I/Os
- Single 5V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

The IDT7MB6040 is a 256K-byte high-speed CMOS static RAM constructed on a multilayer epoxy substrate (FR-4), using 30 IDT7189 (16K x 4) RAMs and 8 IDT74FCT373 latches.

The IDT7MB6040 is organized as two separate banks of $16 \mathrm{~K} \times$ 64 with the IDT74FCT373s being used as address latches. The two banks of RAM with their associated address latches share a common 14-bit ADDRESS bus and common 64-bit DATA bus. The chip select, write enable, RAM output enable and latch enable controls for the two banks are brought out separately to support interleaving access to the banks of RAM. Also, each bank has two sets of address latches to reduce the capacitance loading on the outputs of the latches and, thereby, enhance performance.

## PIN NAMES

| $\mathrm{D}_{0}-\mathrm{D}_{63}$ | Data 1/Os |
| :---: | :---: |
| $A_{0}-A_{13}$ | Address Inputs |
| $\underline{L E} \mathrm{E}_{1}-\mathrm{LE}_{4}$ | Latch Enables |
| $\mathrm{CSI}_{1}-\mathrm{CS1}_{8}$ | RAM Selects |
| $\overline{\mathrm{CS2}}_{1}-\mathrm{CS2}_{4}$ | RAM Selects |
| $W E_{1}-W E_{8}$ | Write Enables |
| $\mathrm{OE}_{1}-\mathrm{OE}_{8}$ | Output Enables |
| GND | Ground |
| $\mathrm{V}_{C C}$ | Power Supply |

NOTE:

1. For module dimensions, please refer to module drawing M29 in the packaging section.

## DATA CACHE



## AC TEST CONDITIONS

| In Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |


| GND to 3.0 V |
| :---: |
| 10 ss |
| 1.5 V |
| 1.5 V |
| See Figures 1 and 2 |

INSTRUCTION CACHE



Flgure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{OHZ}}$ )

* Including scope and jig.

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with Respect to <br> GND | -0.5 to +7.0 |  |
| $T_{A}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT $^{\text {OUTE. }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}}(\mathrm{min})=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\text {cc }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | 12 MHz |  | 16.7 MHz |  | 20 MHz |  | 25 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| \|l|l | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }}$, $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}$ | -20 | 20 | -20 | 20 | -20 | 20 | -20 | -20 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{\text {CC }}=M_{a x} . \\ & C S=V_{\text {IH }} . V_{\text {OUT }}=G N D \text { to } V_{\text {CC }} \end{aligned}$ | -10 | 10 | -10 | 10 | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{6}$ | Operating Current | $\begin{aligned} & f=0, \overline{C S}=V_{\mathrm{IL}}, V_{\mathrm{CC}}=\operatorname{Max} ., \\ & \text { Output Open } \end{aligned}$ |  | 3000 |  | 3000 |  | 3000 |  | 3600 | mA |
| ${ }^{1} \mathrm{CC2}$ | Dynamic Operating Current | $\begin{aligned} & V_{C C}=\text { Max., } \overline{C S}=V_{\text {IL }}, f=f_{\text {MAX }} \\ & \text { Output Open } \end{aligned}$ |  | 3750 |  | 3750 |  | 4050 |  | 4500 | mA |
| ${ }_{\text {ISB1 }}$ | Full Standby Supply Current | $\begin{aligned} & C S \geq V_{C C}-0.2 V, V_{\mathbb{I}}>V_{C C}-0.2 V \\ & \text { or }<0.2 V \end{aligned}$ |  | 450 |  | 450 |  | 450 |  | 600 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{C S}=V_{1}$ | 1500 |  |  | 1500 |  | 1650 |  | 1800 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| VOL | Output Low Voltage | $V_{C C}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 | v |

AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | 12 MHz |  | 16.6 MHz |  | 20 MHz |  | 25 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ L | Latch Enable Width | 8 | - | 6 | - | 6 | - | 6 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time to Le | 4 | - | 2 | - | 2 | - | 2 | - | ns |
| ${ }^{\text {t }}$ AH | Address Hold Time from Le | 3 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {t }}{ }_{\text {A }}{ }^{(2)}$ | Address Access Time | - | 45 | - | 35 | - | 30 | - | 24 | ns |
| ${ }_{\text {t }}^{\text {ACS }}$ | Chip Select Time | - | 40 | - | 30 | - | 25 | - | 20 | ns |
| ${ }^{\text {t }}$ OE | Output Enable Time | - | 22 | - | 17 | - | 13 | - | 10 | ns |
| ${ }^{\mathrm{OHZH}^{(1)}}$ | Output Diasable to Output in High Z | 2 | 16 | 2 | 14 | 2 | 10 | 2 | 8 | ns |
| $t^{\text {OZ }}{ }^{(1)}$ | Output Diasable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. Guaranteed but not tested.
2. LE tested.

## TIMING WAVEFORM OF READ CYCLE



## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | 12 MHz |  | 16.6 MHz |  | 20 MHz |  | 25 MHz |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {LE }}$ | Latch Enable Width | 8 | - | 6 | - | 6 | - | 6 | - | ns |
| ${ }_{\text {t }}{ }_{\text {S }}$ | Address Setup Time to LE | 4 | - | 2 | - | 2 | - | 2 | - | ns |
| $t_{\text {AH }}$ | Address Hold Time from LE | 3 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {t }}{ }_{\text {W }}(2)$ | Address Valid to End of Write | 40 | - | 30 | - | 25 | - | 22 | - | ns |
| ${ }^{\text {t }}$ w | Chip Select to End of Write | 35 | - | 25 | - | 20 | - | 17 | - | ns |
| ${ }^{\text {w }}$ w | Write Pulse Width | 30 | - | 25 | - | 20 | - | 17 | - | ns |
| ${ }^{\text {d }}$ W | Data Valid to End of Write | 20 | - | 13 | - | 13 | - | 10 | - | ns |
| ${ }^{\text {th }}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Guaranteed but not tested.
2. LE asserted.

TIMING WAVEFORM OF WRITE CYCLE


## TRUTH TABLE

| MODE | CST | CS2 | OE | WE | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Standby | H | X | X | X | High Z | Standby |
| Standby | X | H | X | X | High Z | Standby |
| Read | L | L | L | H | Dout | Active |
| Read | L | L | H | H | High Z | Active |
| Write | L | L | X | L | DiN | Active |

## FULLY ASSEMBLED MODULE SCREENING FLOW ${ }^{(1)}$

| SCREEN | TEST METHOD | LEVEL |
| :---: | :---: | :---: |
| Final Electrical Tests Static (DC) |  |  |
|  | a) @ $25^{\circ} \mathrm{C}$ and Power Supply Extremes | 100\% |
|  | b) @ Temperature and Power Supply Extremes | 100\% |
| Functional | a) $@ 25^{\circ} \mathrm{C}$ and Power Supply Extremes | 100\% |
|  | b) @ Temperature and Power Supply Extremes (IDT imposed) | 100\% |
| Switching (AC) or Dynamic | a) @ $25^{\circ} \mathrm{C}$ and Power Supply Extremes | 100\% |
|  | b) @ Temperature and Power Supply Extremes (IDT imposed) | 100\% |
| External Visual | IDT Specification | 100\% |

## NOTE:

1. Screening of the fully assembled module is performed per the table to assure package integrity and mechanical reliability. Finaily, $100 \%$ electrical tests are performed.

## ORDERING INFORMATION


outputs of the RAM are connected to the $\mathbf{D}$ inputs of an IDT49FCT818 in the normal fashion. The device has the serial data-in and serial data-output bits connected to form a 112-bit Serial Protocol Channel register. The command/data (C/D $)$ and Se rial Shift Clock (SCLK) are all bus organized across the fourteen IDT49FCT818 registers. The 112 register output bits, 8 from each device, are separately brought out to form a 112-bit wide pipeline register on the Writable Control Store.

In normal operation, data from the 112-bit wide memory is loaded into the IDT49FCT818 registers on the low-to-high transition of PCLK. Reading and writing of the memory by means of the Serial Protocol Channel are performed using the protocol of the IDT49FCT818. (For details of this operation, please refer to the IDT49FCT818 data sheet.) The data to be loaded can be shifted in the serial data input by using the SCLK and a load command executed by shifting the proper command word in the serial data input when the $C / \bar{D}$ line is in the command mode. This command will then be executed by manipulating the C/D line and SCLK line in the desired fashion. Data is then written into the RAM by bringing the write enable line on the RAM memory from the high state to the low state and back to the high state.

The IDT7MB6042 is offered as a compact, cost-effective FR-4 quad in-line module and occupies less than 9 square inches of
board space.

## FEATURES:

- $8 \mathrm{~K} \times 112$ high-performance Writable Control Store (WCS)
- Serial Protocol Channel (SPC ${ }^{\text {TM }}$ )-reading, writing and interrogation
- High fanout pipeline register
- Width expandable
- Designed for high-speed writable control store applications
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Compact quad in-line module
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT7MB6042 is an $8 \mathrm{~K} \times 112$-bit Writable Control Store (WCS) RAM and pipeline register. It features fourteen $8 \mathrm{~K} \times 8$ IDT7164 high-performance static RAMs and fourteen IDT49FCT818 Serial Protocol Channel (SPC) registers. These devices are arranged to form the $8 \mathrm{~K} \times 112$ Writable Control Store RAM with Serial Protocol Channel for loading of the memory. Each eight

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and SPC are trademarks of Integrated Device Technology, inc.

## PIN CONFIGURATION



NOTE:

1. For module dimensions, please refer to module drawing M30 in the packaging section.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMM. | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5(1)$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}($ min. $)=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{C C}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## TRUTH TABLE

| MODE | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :--- | :--- |
| Standby | H | H | X | High Z | Standby |
| Standby | H | L | X | $\mathrm{D}_{\text {OuT }}$ | Standby |
| Read | L | L | H | $\mathrm{D}_{\text {OUT }}$ | Active |
| Read | L | H | H | High Z | Active |
| Write | L | SPC(1) | L | SPC(1) | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}(\mathrm{D})}$ | Input Capacitance <br> Data | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\mathbb{I N ( A )}}$ | Input Capacitance <br> Address and Control | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 120 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OU}}=\mathrm{OV}$ | 10 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## PIN DESCRIPTION

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| PCLK | 1 | Parallel Data Register Clock |
| $\mathrm{A}_{0-12}$ | 1 | Address Bus Pins ( $\mathrm{A}_{0}=$ LSB, $\mathrm{A}_{12}=\mathrm{MSB}$ ) |
| $Y_{0-111}$ | 1/0 | Parallel Data Register Output Pins ( $\left.\mathrm{Y}_{0}=L S B, \mathrm{Y}_{111}=\mathrm{MSB}\right)$ |
| $\overline{\mathrm{O}}_{\mathrm{Y}}$ | 1 | Output Enable for $Y$ Bus (Overidden by SPC Inst. 8 \& 14) |
| SDI | 1 | Serial Data In for SPC Operation. Data and command shifts in the Least Significant Bit first |
| SDO | 0 | Serial Data Out for SPC Operation. Data and command shifts out the Least Significant Bit first |
| C/D | 1 | Mode Control for SPC |
| SCLK | 1 | Serial Shift Clock for SPC Operations |
| $\overline{\mathrm{CS}}$ | 1 | Internal RAM Chip Select |
| WE | 1 | Internal RAM Write Enable |
| $\overline{\text { ROE }}$ | I | Internal RAM Output Enable |

## NOTE:

1. See SPC commands for proper execution of write cycle.

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{HL}_{\mathrm{L}}$ | Input Leakage (Address \& Control) | $\mathrm{V}_{\text {CC }}=$ Max., $^{\text {V }}$ IN $=$ GND to $\mathrm{V}_{\text {CC }}$ | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IIL}_{\mathrm{u}} \mathrm{l}$ | Input Leakage (Data) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\mathrm{IN}}=$ GND to $\mathrm{V}_{C C}$ | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\mathrm{LO}}$ | Output Leakage | $\begin{aligned} & V_{\mathrm{CC}}=M_{\mathrm{Max}} . \\ & \mathrm{CS}=V_{\mathrm{H}} . V_{\mathrm{OUT}}=G N D \text { to } V_{\mathrm{CC}} \end{aligned}$ | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{IOL}=32 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $V_{\text {CC }}=$ Min., $\mathrm{l}_{\text {OH }}=-15 \mathrm{~mA}$ | 2.4 | - | V |
| ICCl | Operating Current | $\begin{aligned} & f=0, \mathrm{CS}=V_{\mathrm{IL}}, V_{\mathrm{CC}}=\text { Max., } \\ & \text { Output Open } \end{aligned}$ | - | 1500 | mA |
| $\mathrm{ICC2}$ | Dynamic Operating Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max., } \mathrm{CS}=V_{\mathrm{L}} ; f=f_{\text {MAX }} \\ & \text { Output Open } \end{aligned}$ | - | 2380 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current | CS $=\mathrm{V}_{\mathrm{LL}}$ | - | 560 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Supply Current | $\overline{C S} \geq V_{C C}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }}>V_{C C}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ | - | 280 | mA |

## AC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | 30 ns |  | 35ns |  | 40ns |  |  |  | 60ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{A C}$ | Address Valid to PCLK Set Up | 30 | - | 35 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\mathrm{cs}}$ | $\overline{\text { CS Valid to PCLK Set Up }}$ | 30 | - | 35 | - | 40 | - | 50 | - | 60 | - | ns |
| toesu | ROE Valid to PCLK Set Up | 17 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{PCY}}$ | PCLK to Output Valid | - | 10 | - | 12 | - | 15 | - | 15 | - | 15 | ns |
| $\mathrm{t}_{\text {OE }}$ | OE Asserted to Output Valid | - | 10 | - | 12 | - | 15 | - | 15 | - | 15 | ns |
| ${ }^{\text {tohz }}$ | OE Negated to Output in High Z | - | 10 | - | 12 | - | 15 | - | 15 | - | 15 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {t }}{ }_{\text {W }}$ | Address Valid to End of Write | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| $t_{\text {cw }}$ | Address Valid to End of Write | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {wp }}$ | Write Enable Pulse Width | 23 | - | 28 | - | 33 | - | 43 | - | 53 | - | ns |
| $t_{\text {WCD }}$ | Cont/Dat to End of Write | 23 | - | 28 | - | 30 | - | 35 | - | 40 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | - | 0 | - | 2 | - | 2 | - | 2 | - | ns |

## AC ELECTRICAL CHARACTERISTICS

| $V_{C C}=5 V_{ \pm} 10 \%$ |  |  | SPC TIMING |  |  |  |  |  | 50ns |  | 60ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | PARAMETER | 30ns |  | 35ns |  | 40ns |  |  |  |  |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. MAX. |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | T |  | SCLK High to SDO | - | 15 | - | 15 | - | 22 | - | 22 | - | 22 | ns |
|  | $\mathrm{T}_{3}$ | SDI to SDO (Stub Mode) | - | 210 | - | 210 | - | 310 | - | 310 | - | 310 | ns |
|  | $\mathrm{T}_{4}$ | C/D Low to $Y$ | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
|  | T5 | SCLK High to Y | - | 15 | - | 15 | - | 25 | - | 25 | - | 25 | ns |
|  | T6 | C/D Low to SDO | - | 15 | - | 15 | - | 25 | - | 25 | - | 25 | ns |
| $t_{\text {su }}$ | $\mathrm{S}_{2}$ | C/D to SCLK High | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
|  | $\mathrm{S}_{3}$ | SDI to SCLK High | 8 | - | 8 | - | 8 | - | 8 | - | 8 | - | ns |
|  | $\mathrm{S}_{4}$ | Y or D to C/D Low | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
|  | $\mathrm{S}_{5}$ | C/D to PCLK High | 12 | - | 12 | - | 12 | - | 12 | - | 12 | - | ns |
| $t_{H}$ | $\mathrm{S}_{6}$ | Y to PCLK High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
|  | $\mathrm{H}_{2}$ | C/D from SCLK Low | 12 | - | 12 | - | 12 | - | 12 | - | 12 | - | ns |
|  | $\mathrm{H}_{3}$ | SDI from SCLK High | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | $\mathrm{H}_{4}$ | Y or D to C/D Low | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | $\mathrm{H}_{5}$ | SCLK High to PCLK High | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | $\mathrm{H}_{6}$ | C/D from PCLK High | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
|  | $\mathrm{H}_{7}$ | Y from PCLK High | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| ${ }^{\text {the }}$ | 2 z .4 z | SCLK High to D or Y High Z | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
| ${ }^{\text {tax }}$ | $3 z, 5 z$ | C/D High to D or Y High Z | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{zHL}}^{(1,2)}$ | Z2,Z3 | C/D Low to D or Y Valid | - | 15 | - | 15 | - | 20 | - | 20 | - | 20 | ns |
| $t_{w}$ | $\mathrm{W}_{1}$ | PCLK (High \& Low) | 10 | - | 10 | - | 15 | - | 15 | - | 15 | - | ns |
|  | $\mathrm{W}_{2}$ | SCLK (High \& Low) | 30 | - | 30 | - | 35 | - | 35 | - | 35 | - | ns |
|  | $\mathrm{W}_{3}$ | C/D High | 30 | - | 30 | - | 35 | - | 35 | - | 35 | - | ns |

NOTES:

1. Guaranteed but not tested.
2. $\overline{O E}=V_{H}$

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


NOTES:

1. WE is High for Read Cycle.
2. Transition is measured $\pm 200 \mathrm{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING $)^{(1,2,3,9)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CS }}$ CONTROLLED TIMING) $)^{(1,2,3,4,5)}$


## NOTES:

1. WE or CS must be high during all address transitions.
2. A write occurs during the overlap ( ${ }_{\text {WPP }}$ ) of a low $\overline{C S}$ and a low WE.
3. $t_{W R}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
5. $\overline{R O E}=V_{I H}$

## general ac waverorms for parallel inputs and outputs



GENERAL AC WAVEFORMS FOR SERIAL PROTOCOL INPUTS AND OUTPUTS


## DETAILED WAVEFORMS OF SERIAL PROTOCOL OPERATIONS



PARALLEL DATA REGISTER $\longrightarrow$ SPC Data (Inst. 1)
SET SERIAL MODE (Inst. 11) SET STUB MODE (Inst. 12)


SPC Data $\longrightarrow$ PARALLEL DATA REGISTER (Inst. 10)
SPC Data $\longrightarrow Y$ (Inst. 8) CONNECT D TO Y (Inst. 14)


SPC Data $\longrightarrow$ PARALLEL DATA REGISTER SYNCHRONOUS W/PCLK (Inst. 13)


## DETAILED FUNCTIONAL BLOCK DIAGRAM



The detailed block diagram consists of two main elements: the parallel data register and the SPC data/command registers. The main data path is from the D inputs down to the data register and through to the Y outputs. This path is typically used during standard operations. For diagnostic or systems initialization, the internal SPC data path is used. This path allows access between the SPC data and command registers and the standard data path, pins and data register. The SPC data and command registers are accessed via the SDI, SDO, C/D and SCLK pins.


## SPC FUNCTIONAL DESCRIPTION

The Serial Protocol Channel (SPC) has been optimized for the minimum number of pins and the maximum flexibility. The data is passed in on a Serial Data Input pin (SDI) and out on a Serial Data Output pin (SDO). The transfer of the data is controlled by a Serial Clock (SCLK) and a Command/Data mode input (C/D). These four pins are the basic SPC pins. To the outside, the SPC appears as two serial shift registers in parallel-one for command and the other data. The serial clock shifts data and the Command/Data (C/D) line selects which register is being shifted. The command
register is used to control loading of data to and from the data register with other storage elements in the device.

With respect to executing an SPC command, there are four distinct phases: (1) data is shifted in, (2) followed by the command, (3) the command is executed, and (4) data is shifted out. During the data mode, data is simultaneously shifted into the serial data register while the data in the register is shifted out. During the command mode, opcode-type information is shifted through the serial ports. The command is executed when the last bit is shifted in and the $C / \bar{D}$ line is brought low. The execution phase is ended with the next serial clock edge.


SPC data and commands are shifted in through the SDI pin, which is a serial input pin, and out through the SDO pin, which is a serial output pin. Data and commands are shifted in Least Significant Bit first; Most Significant Bit last ( $Y_{0}=L S B, Y_{15}=M S B$ ). Execution of SPC commands is performed by stopping the shift clock, SCLK, and lowering the C/D line from high-to-low. Later the SCLK may then be transitioned from low-to-high. SPC commands and data can be shifted anytime, without regard for operation. During the execution phase, care must be taken that there is no conflict between the SPC operation and parallel operation. This means that if the SPC operation attempts to load the parallel data register (opcode 10) while PCLK is in transition, the results are undefined. In general, it is required that the PCLK be static during SPC operations. The synchronous commands (opcode 3 and 13), however, allow the PCLK to run. In these operations, the high-to-low transition of the $\mathrm{C} / \overline{\mathrm{D}}$ line takes on the function of an arm signal in preparation for the next low-to-high transition of the PCLK.

## SPC COMMANDS

There are 16 possible SPC opcodes. Fourteen of these are utilized, the other two are reserved and perform NO-OP functions. The top eight opcodes, 0 through 7, are reserved for transferring data into the SPC data register for shifting out. The lower eight opcodes, 8 through 15, are used for transferring data from the SPC data register to other parts of the device. Two of the commands are also used for connecting the data in and out pins.

| OPCODE | SPC COMMAND |
| :---: | :---: |
| 0 | Y to SPC Data Register |
| 1 | Parallel Data Register to SPC Data Register |
| 2 | D to SPC Data Register |
| 3 | Y to SPC Data Register Synchronous w/PCLK |
| 4 | Status ( $\mathrm{OE}_{Y}$, PCLK) to SPC Data Register |
| 5 | Connect Y to D |
| 6-7 | Reserved (NO-OP) |
| 8 | SPC Data to $Y$ ( $\overline{O E}$ is overidden) |
| 9 | SPC Data to D |
| 10 | SPC Data to Parallel Data Register |
| 11 | Select Serial Mode |
| 12 | Select Stub Mode |
| 13 | SPC Data to Parallel Data Register Synchronous w/PCLK |
| 14 | Connect D to Y ( $\overline{\mathrm{OE}}$ is overidden) |
| 15 | NO-OP |

Opcode 0 is used for transferring data from the $Y$ output pins into the SPC data register. Opcode 1 transfers data from the output of the register, before the tri-state gate, into the SPC data register. Opcode 2 transfers data from the D input pins into the SPC data register.


Opcode 3 transfers data on the $Y$ pins to the SPC data register on the next PCLK, thus achieving a synchronous observation of the SPC data register in real time. This operation can be forced to repeat without shifting in a new command by pulsing C/D low-highlow after each PCL.K. As soon as data is shifted out using SCLK, the command is terminated and must be loaded in again.


Opcode 4 is used for loading status into the SPC data register. The format of bits is shown below.


Opcode 5 connects Y to D. Opcodes 6 and 7 are reserved, hence designated NO-OP.


Opcode 8 is used for transferring SPC data directly to the $Y$ pins. When executing opcode 8 , the state of $\overline{O E}_{Y}$ is a "do not care"; that is, data will be output even if $O E_{Y}=$ HIGH. Opcode 9 is used for transferring SPC data to the $\mathbf{D}$ pins. Operands 8 and 9 can be temporarily suspended by raising the C/D input and resumed by lowering the C/D. As soon as SCLK completes transition, the command is terminated.


Opcode 10 is used for transferring data from the SPC data register into the parallel data register, irrespective of the state of PCLK. However, PCLK must be static between C/D going high-to-low and SCLK going low-to-high.

SPC Data $\rightarrow$ Parallel Data Register (Inst. 10)


Opcodes 11 and 12 are used to set Serial and Stub Mode, respectively. After executing one of these opcodes, the device remains in this mode until programmed otherwise. The Serial mode is the default mode that the IDT49FCT818 powers up in. In Serial mode, commands are shifted through the SPC command register and then to the SDO pin. This is the typical mode used when several varieties of devices that utilize the SPC access method are employed on one serial ring.

SERIAL MODE


In Stub mode, SDI is connected directly to SDO. In this way, the same diagnostic command can be loaded into multiple devices of like type. For example, in four clock cycles the same command could be loaded into 8 IDT49FCT818s (64-bit pipeline register). Dissimilar devices must be segregated into serial scan loops of similar type, as shown below. During the command phase, the serial shift clock must be slowed down to accommodate the delay from SDI to SDO through all of the devices. The slower clock is typically a small tradeoff compared to the reduced number of clock cycles.


Opcode 13 transfers data from the SPC data register to the parallel data register on the next PCLK. Opcode 14 connects the D bus to the $Y$. Operation 14 can betemporarily suspended by raising the $\mathrm{C} / \overline{\mathrm{D}}$ input and resumed by lowering the $\mathrm{C} / \overline{\mathrm{D}}$ input again. The operation is terminated by SCLK.

SPC Data $\rightarrow$ Parallel Data Register Synchronous w/PCLK (Inst. 13)


> Connect D to Y (Inst. 14)


Opcodes 3 and 13 transfer data synchronous to the PCLK which means that the high-to-low on the C/D input is an arm signal. The data and command can be shifted in while the PCLK is running. The C/D line is dropped prior to the desired PCLK edge and raised before the next edge. Instruction 13 can be repeated over many times by leaving the $\mathrm{C} / \overline{\mathrm{D}}$ line low during multiple transitions of the PCLK while not clocking SCLK. PCLK cycles can even be skipped by raising the $\mathrm{C} / \overline{\mathrm{D}}$ input during the desired clock periods. Instruction 3 can be repeated by pulsing the $C / \bar{D}$ high after each PCLK.


## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

The ability to continuously execute a synchronous command can provide major benefits. For example, the synchronous read (Instruction 3, Y to SPC data) instruction could be clocked into the SPC data register. Then, it could be continuously executed by pulsing the C/D line high. When the whole system is stopped (PCLK quiescent), the serial data register will contain the next to the last state of the parallel data register. That value can be shifted out and the current state of the parallel register can then be observed, allowing for the observation of two states of the parallel register (the current and the previous).


Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{OHZ}}$, $\mathbf{t}_{\mathrm{wHz}}$ and $\mathrm{t}_{\mathrm{OW}}$ )

* Including scope and jig.


## ORDERING INFORMATION




## FEATURES:

- High-speed CMOS static RAM module constructed to support the IDT79R3000 RISC CPU as a complete data and instruction cache (dual $8 \mathrm{~K} \times 64$ )
- Operating frequencies to support $12 \mathrm{MHz}, 16.7 \mathrm{MHz}$ and 20 MHz IDT79R3000
- Available in a high-density, low profile 128-pin QIP (quad in-line package)
- Surface mounted SOIC components on a multilayer epoxy substrate
- Multiple ground pins for maximum noise immunity
- On-board address latches for direct interface to the IDT79R3000 CPU
- TTL compatible I/Os
- Single 5 V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

The IDT7MB6043 is a 128 K -byte high-speed CMOS static RAM constructed on a multilayer epoxy substrate (FR-4), using 16 IDT7164 ( $8 \mathrm{~K} \times 8$ ) RAMs and 8 IDT74FCT373 latches.

The construction and specifications of this module have been optimized to support its use as a complete 8K deep Instruction and Data cache for the IDT79R3000.

The IDT7MB6043 is organized as two separate banks of $8 \mathrm{~K} \times 64$ with the IDT74FCT373s being used as address latches. The two banks of RAM with their associated address latches share a common 13-bit ADDRESS bus and a common 64-bit DATA bus. The chip select, write enable, RAM output enable and latch enable controls for the two banks are brought out separately to support interleaving access to the two banks of RAM. Also, each bank has two sets of address latches to reduce the capacitance loading on the outputs of the latches and, thereby, enhance performance.

## PIN CONFIGURATION



## NOTE:

1. For module dimensions, please refer to module drawing M29 in the packaging section.

## PIN NAMES

| $\mathrm{D}_{0}-\mathrm{D}_{59}$ | Data $1 / \mathrm{Os}$ |
| :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{11}$ | Address Inputs |
| LE1-LE4 | Latch Enables |
| $\mathrm{CST}_{1}{ }^{(3)}-\mathrm{CSI}_{8}{ }^{(3)}$ | RAM Selects |
| $W E_{1}{ }^{(3)}-W E_{8}{ }^{(3)}$ | Write Enables |
| $\overline{O E}{ }_{1}{ }^{(3)}-\mathrm{OE}_{8}{ }^{(3)}$ | Output Enables |
| GND | Ground |
| $V_{\text {cc }}$ | Power Supply |
| N.C. | No Connection |

## NOTES:

1. All GND pins must be grounded for proper operation.
2. All $\mathrm{V}_{\mathrm{CC}}$ pins must be connected to +5 V for proper operation.
3. Active Low Signal.
4. These pins must be connected to GND or $\mathrm{V}_{\mathrm{CC}}$ through a resistor for proper operation in the IDT79R3000 application.

## INSTRUCTION CACHE



## DATA CACHE




## FEATURES：

－High－speed CMOS static RAM module constructed to support the IDT79R3000 RISC CPU as a complete data and instruction cache（dual 4K x 64）
－Operating frequencies to support $12 \mathrm{MHz}, 16.7 \mathrm{MHz}$ and 20 MHz IDT79R3000
－Available in a high－density，low profile 128－pin QIP（quad in－line package）
－Surface mounted SOIC components on a multilayer epoxy substrate
－Multiple ground pins for maximum noise immunity
－On－board address latches for direct interface to the IDT79R3000 CPU
－TTL compatible I／Os
－Single 5V（ $\pm 10 \%$ ）power supply

## DESCRIPTION：

The IDT7MB6044 is a 64K－byte high－speed CMOS static RAM constructed on a multilayer epoxy substrate（FR－4），using 8 IDT71586（4K x 16）Latched RAMs．

The construction and specifications of this module have been optimized to support its use as a complete 4 K deep Instruction and Data cache for the IDT79R3000．

The IDT7MB6044 is organized as two separate banks of $4 \mathrm{~K} \times 64$ with the IDT71586s being used as address latched RAMs．The two banks of RAM with their associated address latches share a common 12－bit ADDRESS bus and a common 64 －bit DATA bus． The chip select，write enable，RAM output enable and latch enable controls for the two banks are brought out separately to support interleaving access to the two banks of RAM．

## PIN CONFIGURATION

| $\text { GND } \sqrt{1}$ | 65 | GND |  | $V_{\text {cc }}$ | 128 | 64 | $V_{C C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{(0)} 2$ | 66 | $\mathrm{D}_{(1)}$ |  | $\mathrm{D}_{(62)}$ | $127(4)$ | 63 | $\mathrm{D}_{(63)^{(4)}}$ |
| $\mathrm{D}_{(2)} 3$ | 67 | $D_{(3)}$ |  | $\mathrm{D}_{(160)}$ | 126 ${ }^{(4)}$ | 62 | $\mathrm{D}_{(61)^{(4)}}$ |
| $\mathrm{D}_{\text {（4）}} \mathrm{l}^{(1)}$ | 68 | $\mathrm{D}_{(5)}$ |  | $\mathrm{D}_{(58)}$ | 125 | 61 | D $\mathrm{D}_{(59)}$ |
| $\mathrm{D}_{(6)}$ | 69 | $\mathrm{D}_{(7)}$ |  | $\mathrm{D}_{(56)}$ | 124 | 60 | D ${ }_{(57)}$ |
| $\mathrm{D}_{(8)}{ }^{6}$ | 70 | $\mathrm{D}_{(9)}$ |  | GND | 123 | 59 | D $\mathrm{D}_{(55)}$ |
| WE（1）${ }^{\text {¢ }}$ | 71 | $\mathrm{OE}_{(1)}$ |  | WE ${ }_{(4)}$ | 122 | 58 | 万 $\mathrm{OE}_{(4)}$ |
| CS1（1） 8 | 72 | GND |  | $\mathrm{D}_{\text {（54）}}$ | 121 | 57 | CS1 ${ }^{(4)}$ |
| $\mathrm{CSI}_{\text {C5 }} 5$ | 73 | $\mathrm{D}_{(10)}$ |  | $\mathrm{D}_{\text {（53）}}$ | 120 | 56 | CS1 ${ }^{\text {（8）}}$ |
| $\mathrm{WE}_{(5)} 10$ | 74 | OE（5） |  | WE ${ }_{(8)}$ | 119 | 55 | D $\mathrm{EF}_{(8)}$ |
| $\mathrm{D}_{(11)} 11$ | 75 | $\mathrm{D}_{(12)}$ |  | $\mathrm{D}_{(51)}$ | 118 | 54 | 2 $\mathrm{D}_{(52)}$ |
| $\mathrm{D}_{(13)} 12$ | 76 | $\mathrm{V}_{\mathrm{cc}}$ |  | GND | 117 | 53 | D（50） |
| $\mathrm{A}_{(0)} \mathrm{Cl}^{13}$ | 77 | $\mathrm{A}_{(1)}$ |  | N．C． | 116 | 52 | N．C． |
| $\mathrm{A}_{(2)}$ 다 | 78 | $A_{(3)}$ |  | $\mathrm{A}_{(10)}$ | 115 | 51 | $\square \mathrm{A}_{(11)}$ |
| $\mathrm{A}_{(4)} \mathrm{Cl}^{15}$ | 79 | ${ }^{\text {（5）}}$ |  | $\mathrm{A}_{(8)}$ | 114 | 50 | A ${ }^{(9)}$ |
| $\mathrm{D}_{(14)}{ }^{16}$ | 80 | GND | M29 ${ }^{(1)}$ | $\mathrm{A}_{(6)}$ | 113 | 49 | $\mathrm{A}_{(7)}$ |
| N．C． 17 | 81 | LE1 |  | LE2 | 112 | 48 | N．C． |
| N．C． 18 | 82 | LE3 |  | LE4 | 111 | 47 | N．C． |
| $\mathrm{D}_{(15)} 19$ | 83 | $\mathrm{D}_{(18)}$ |  | GND | 110 | 46 | D ${ }_{(49)}$ |
| $\mathrm{D}_{(17)} 20$ | 84 | $\mathrm{V}_{\mathrm{cc}}$ |  | $\mathrm{D}_{(47)}$ | 109 | 45 | 㖪（48） |
| $\mathrm{D}_{(18)} \mathrm{C}^{21}$ | 85 | $\mathrm{D}_{(19)}$ |  | $\mathrm{D}_{(45)}$ | 108 | 44 |  |
| $\mathrm{D}_{(20)}^{\text {듕 } 22}$ | 86 | $\mathrm{D}_{(21)}^{O E}$ |  | ${ }^{\text {D }}$ 43） | 107 | 43 | $\frac{D_{(44)}}{\text {（1）}}$ |
| WE（2）${ }^{\text {C }} 23$ | 87 | OE（2） |  | WE（7） | 106 | 42 |  |
| CST（2） 24 | 88 | GND |  | GND | 105 | 41 | CSI（7） |
| $\mathrm{CSS}^{(6)} \mathrm{C}^{25}$ | 89 | $\mathrm{D}_{(22)}$ |  | $\mathrm{D}_{(42)}$ | 104 | 40 | CS＇1（3） |
| WE（6）${ }^{\text {c }} 26$ | 90 | OE（6） |  | WE ${ }_{(3)}$ | 103 | 39 | 万 $\mathrm{OE}_{(3)}$ |
| $\mathrm{D}_{(23)} \mathrm{C}^{27}$ | 91 | $\mathrm{D}_{(24)}$ |  | $\mathrm{D}_{(40)}$ | 102 | 38 | D（41） |
| $\mathrm{D}_{(25)}-28$ | 92 | $\mathrm{D}_{(26)}$ |  | $\mathrm{V}_{\mathrm{cc}}$ | 101 | 37 | 口 $\mathrm{D}_{\text {（3）}}$ |
| $\mathrm{D}_{(27)}^{(2)} \mathrm{C}^{29}$ | 93 | $\mathrm{D}_{(28)}^{(28)}$ |  | $\mathrm{D}_{(37)}$ | 100 | 36 | D $\mathrm{D}_{(38)}$ |
| $\mathrm{D}_{(29)}$－ 30 | 94 | $\mathrm{D}_{(30)}$ |  | $\mathrm{D}_{(35)}$ | 99 | 35 | 2 $\mathrm{D}_{(36)}$ |
| $\mathrm{D}_{(31)}^{(2)}{ }^{\text {che }}$ | 95 | $\mathrm{D}_{(32)}$ |  | $\mathrm{D}_{(33)}$ | 98 | 34 | D $\mathrm{D}_{(34)}$ |
| $v_{c c}$－ 32 | 96 | $\mathrm{V}_{\mathrm{cc}}$ |  | GND | 97 | 33 | GND |

NOTE：
1．For module dimensions，please refer to module drawing M29 in the packaging section．

## PIN NAMES

| $D_{0}-D_{59}$ | Data 1／Os |
| :---: | :---: |
| $A_{0}-A_{11}$ | Address Inputs |
| LE1－LE4 | Latch Enables |
| $\mathrm{CSI}_{1}-\mathrm{CSI}_{8}$ | RAM Selects |
| $\mathrm{WE}_{1}-\mathrm{WE}_{8}$ | Write Enables |
| $\overline{O E} \mathrm{E}_{1}-\overline{\mathrm{O}} \mathrm{E}_{8}$ | Output Enables |
| GND | Ground |
| $\mathrm{V}_{C C}$ | Power Supply |
| NC | No Connection |

NOTES：
1．All GND pins must be grounded for proper operation．
2．All $\mathrm{V}_{\mathrm{CC}}$ pins must be connected to +5 V for proper opera－ tion．
3．These pins must be connected to GND or $V_{c c}$ through a resistor for proper operation of the IDT79R3000 applica－ tion．

CEMOS is a trademark of Integrated Device Technology，Inc．

INSTRUCTION CACHE


DATA CACHE


$$
\text { 豸Nmen }=71586 \text { Latched RAMs }
$$

## FEATURES:

- High-speed CMOS static RAM module constructed to support the IDT79R3000 CPU in a multi-processor system as a complete data and instruction cache (dual $16 \mathrm{~K} \times 60$ )
- Additional data address invalidation latches on-board to facilitate use in a multi-processor system
- Operating frequencies to support $12 \mathrm{MHz}, 16.7 \mathrm{MHz}, 20 \mathrm{MHz}$ and 25 MHz IDT79R3000
- Available in a high-density, low profile 120-pin QIP (quad in-line package)
- Surface mounted SOIC components on a multilayer epoxy substrate
- Multiple ground pins for maximum noise immunity
- TTL compatible I/Os
- Single 5V ( $\pm 10 \%$ ) power supply


## DESCRIPTION: <br> ESCRIPTION:

The IDT7MB6049 is a 256K-byte high-speed CMOS static RAM constructed on a multilayer epoxy substrate (FR-4), using 28 IDT7198 (16K x 4) RAMs and 18 IDT74FCT373 latches.

The IDT7MB6049 supports use in a multi-processor system by providing data and instruction address invalidation latches onboard. The IDT7MB6049 is organized as two separate banks of $16 \mathrm{~K} \times 60$ with the IDT74FCT373s being used as address latches. The two banks of RAM with their associated address latches share a common 14-bit ADDRESS bus and a common 60-bit DATA bus. The chip select, write enable, RAM output enable and latch enable controls for the two banks are brought out separately to support interleaving access to the two banks of RAM. Also, each bank has two sets of address latches to reduce the capacitance loading on the outputs of the latches and, thereby, enhance performance.
the

## PIN CONFIGURATION



QIP
TOP VIEW

## PIN NAMES

| $\mathrm{D}_{0}-\mathrm{D}_{59}$ | Data 1/Os |
| :---: | :---: |
| $P 1 A_{(0)}-P 1 A_{(13)}$ | Address Inputs |
| P2A ${ }_{0}-\mathrm{P}^{2} \mathrm{~A}_{13}$ | Invalidate Address |
| P1LE1 | Data Address Latch Enable |
| P1LE2 | Instruction Address Latch Enable |
| $\mathrm{P1OE}_{1}$ | Data Address Enable |
| $\mathrm{PlOE}_{2}$ | Instruction Address Enable |
| $\mathrm{P} 2 \mathrm{OE}_{1}$ | Invalidate Data Address Enable |
| $\mathrm{P} 20 \mathrm{E}_{2}$ | Invalidate Instruction Address Enable |
| P2LE ${ }_{1}$ | Invalidate Data Address Latch Enable |
| $\mathrm{P} 2 \mathrm{LE}_{2}$ | Invalidate Instruction Address Latch Enable |
| $\mathrm{CS}_{1}-\mathrm{CS}_{2}$ | RAM Selects |
| WE ${ }_{1}^{(3)}-W E_{8}^{(3)}$ | Write Enables |
| $\bar{O} E_{1}^{(3)}-\bar{O} E_{8}^{(3)}$ | Output Enables |
| GND | Ground |
| $\mathrm{V}_{\text {cc }}$ | Power Supply |

## NOTES:

1. All GND pins must be grounded for proper operation.
2. All $\mathrm{V}_{\mathrm{CC}}$ pins must be connected to +5 V for proper operation.
3. Active Low Signal.

## DATA CACHE



INSTRUCTION CACHE


PACKAGE DIMENSIONS
120-PIN QIP


|  | DUAL(8K x 64) DATA/ <br> INSTRUCTION CACHE <br> MODULE FOR IDT79R3000 <br> CPU (MULTIPROCESSOR) | ADVANCE INFORMATION IDT 7MB6051 |
| :---: | :---: | :---: |

## FEATURES:

- High-speed CMOS static RAM module constructed to support the IDT79R3000 RISC CPU in a multi-processor system as a complete data and instruction cache (Dual $8 \mathrm{~K} x$ 64)
- Additional data address invalidation latches on-board to facilitate use in a multi-processor system
- Operating frequencies to support $12 \mathrm{MHz}, 16.7 \mathrm{MHz}$ and 20 MHz IDT79R3000
- Available in a high-density, low profile 144-pin QIP (quad in-line package)
- Surface mounted SOIC components on a multilayer epoxy substrate
- Multiple ground pins for maximum noise immunity
- TTL-compatible I/Os
- Single 5V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

IDT7MB6051 is a 128 K -byte high-speed CMOS static RAM constructed on a multilayer epoxy substrate (FR-4), using 16 IDT7164 ( $8 \mathrm{~K} \times 8$ ) RAMs and 8 IDT4FCT373 latches.

The IDT7MB6051 supports use in a multi-processor system by providing data address invalidation latches on-board. The IDT7MB6051 is organized as two separate banks of $16 \mathrm{~K} \times 64$ with the IDT74FCT373s being used as address latches. The two banks of RAM with their associated address latches share a common 14-bit ADDRESS bus and a common 64-bit DATA bus. The chip select, write enable, RAM output enable and latch enable controls for the two banks are brought out separately to support interleaving access to the two banks of RAM. Also, each bank has two sets of address latches to reduce the capacitance loading on the outputs of the latches and, thereby, enhance performance.

## PIN CONFIGURATION

| $\text { GND } \sqrt{1}$ | 73 | GND | $V_{\text {cc }}$ | 144 | 72 | $V_{c c}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0} \mathrm{C}^{2}$ | 74 | $\mathrm{D}_{1}$ | $\mathrm{D}_{62}$ | 143 | 71 | $\mathrm{D}_{63}$ |
| $\mathrm{D}_{2} \mathrm{~B}^{3}$ | 75 | $\mathrm{D}_{3}$ | $\mathrm{D}_{60}$ | 142 | 70 | $\mathrm{D}_{61}$ |
| $\mathrm{D}_{4} \mathrm{C}^{4}$ | 76 | $\mathrm{D}_{5}$ | $\mathrm{D}_{58}$ | 141 | 69 | $\mathrm{D}_{59}$ |
| $\mathrm{D}_{8} \mathrm{H}^{5}$ | 77 | $\mathrm{D}_{7}$ | $\mathrm{D}_{58}$ | 140 | 68 | $\mathrm{D}_{57}$ |
| $\mathrm{D}_{8} \mathrm{C}^{6}$ | 78 | $\mathrm{D}_{9}$ | GND | 139 | 67 | $\mathrm{D}_{55}$ |
| WE ${ }_{1}{ }^{\text {a }}$ | 79 | $\mathrm{OE}_{1}$ | WE ${ }_{4}$ | 138 | 66 | $\square \mathrm{OE}^{\text {a }}$ |
| $\mathrm{CSI}_{1} \mathrm{C}_{8}$ | 80 | GND | $\mathrm{D}_{54}$ | 137 | 65 | $\mathrm{CSI}_{4}$ |
| $\mathrm{CST}_{5}{ }^{-1}$ | 81 | $\mathrm{D}_{10}$ | D53 | 136 | 64 | CSI $_{8}$ |
| $\mathrm{WE}_{5}-10$ | 82 | $\mathrm{OE}_{5}$ | WE ${ }_{8}$ | 135 | 63 | 二 $\mathrm{OE}_{8}$ |
| $\mathrm{D}_{11} 11$ | 83 | $\mathrm{D}_{12}$ | $\mathrm{D}_{51}$ | 134 | 62 | $\mathrm{D}_{52}$ |
| $\mathrm{D}_{13} 12$ | 84 | V cc | GND | 133 | 61 | $\mathrm{D}_{50}$ |
| ${\mathrm{P} 2 \mathrm{~A}_{0} \mathrm{C}_{1} 13}^{1}$ | 85 | P2A, | $\mathrm{P}^{2} \mathrm{~A}_{12}$ | 132 | 60 | N.C. |
| ${\mathrm{P} 2 \mathrm{~A}_{2}} 14$ | 86 | $\mathrm{P2A}_{3}$ | P2A ${ }_{10}$ | 131 | 59 | $\mathrm{P}^{2} \mathrm{~A}_{11}$ |
| ${\mathrm{P} 2 \mathrm{~A}_{4}} 15$ | 87 | P2A ${ }_{5}$ | P2A ${ }_{8}$ | 130 | 58 | P2A ${ }_{8}$ |
| PTOE 16 | 88 | P2OE | P2A ${ }_{6}$ | 129 | 57 | $\mathrm{P}^{2} \mathrm{~A}_{7}$ |
| $A_{0} 17$ | 89 | $\mathrm{A}_{1}$ | $\mathrm{A}_{12}$ | 128 | 56 | N.C. |
| $\mathrm{A}_{2} 18$ | 90 | $\mathrm{A}_{3}$ | $\mathrm{A}_{10}$ | 127 | 55 | $\mathrm{A}_{11}$ |
| $\mathrm{A}_{4} \mathrm{H} 19$ | 91 | $\mathrm{A}_{5}$ | $\mathrm{A}_{8}$ | 126 | 54 | $\mathrm{A}_{9}$ |
| $\mathrm{D}_{14} \mathrm{C}^{20}$ | 92 | GND | $\mathrm{A}_{6}$ | 125 | 53 | $\mathrm{A}_{7}$ |
| N.C. 21 | 93 | ${\mathrm{P} 12 E_{1}}^{1}$ | N.C. | 124 | 52 | N.C. |
| N.C. $\mathrm{L}^{22}$ | 94 | P1LE2 | P2LE | 123 | 51 | N.C. |
| $\mathrm{D}_{15} \mathrm{~S}^{23}$ | 95 | $\mathrm{D}_{18}$ | GND | 122 | 50 | $\mathrm{D}_{49}$ |
| $\mathrm{D}_{17} \mathrm{C} 24$ | 96 | $V_{C c}$ | D47 | 121 | 49 | $\mathrm{D}_{48}$ |
| $\mathrm{D}_{18} \mathrm{H}^{25}$ | 97 | $\mathrm{D}_{19}$ | D45 | 120 | 48 |  |
| $\mathrm{DP}_{20} \mathrm{CH}^{26}$ | 98 | $\mathrm{D}_{21}$ | $\mathrm{D}_{4}$ | 119 | 47 | $\mathrm{D}_{44}$ |
| $\mathrm{WE}_{2} \mathrm{CS}^{27}$ | 99 | $\mathrm{OE}_{2}$ | WE7 | 118 | 46 | $\mathrm{OE}_{7}$ |
| $\mathrm{CST}^{\mathrm{CST}}{ }^{2} 28$ | 100 | GND | GND | 117 | 45 | $\mathrm{CSI}^{\text {CS }}$ |
| $\mathrm{CST}^{6}{ }^{-1}$ | 101 | $\mathrm{D}_{22}$ | $\mathrm{D}_{42}$ | 116 | 44 | $\mathrm{CSI}_{3}$ |
| WE ${ }_{6}{ }^{30}$ | 102 | $\mathrm{OE}_{6}$ | WE ${ }_{3}$ | 115 | 43 | 口 $\mathrm{OE}_{3}$ |
| $\mathrm{D}_{23}{ }^{31}$ | 103 | $\mathrm{D}_{24}$ | $\mathrm{D}_{40}$ | 114 | 42 | $\mathrm{D}_{41}$ |
| $\mathrm{D}_{25}{ }^{\text {a }} 32$ | 104 | $\mathrm{D}_{28}$ | Vcc | 113 | 41 | $\mathrm{D}_{39}$ |
| $\mathrm{D}_{27} \mathrm{~S}^{33}$ | 105 | $\mathrm{D}_{28}$ | $\mathrm{D}_{37}$ | 112 | 40 | $\mathrm{D}_{38}$ |
| $\mathrm{D}_{29} \mathrm{H}^{34}$ | 106 | $\mathrm{D}_{30}$ | $\mathrm{D}_{35}$ | 111 | 39 | $\mathrm{D}_{36}$ |
| $\mathrm{D}_{31} 35$ | 107 | $\mathrm{D}_{32}$ | D33 | 110 | 38 | $\mathrm{D}_{34}$ |
| $V_{\text {cc }}{ }^{36}$ | 108 | $\mathrm{V}_{\mathrm{cc}}$ | GND | 109 | 37 | GND |

## PIN NAMES

| $D_{0}-D_{59}$ | Data 1/Os |
| :---: | :---: |
| $A_{0}-A_{13}$ | Address Inputs |
| $P 2 A_{0}-P_{2} A_{13}$ | Invalidate Address |
| P1LE1 | Data Address Latch Enable |
| P1LE2 | Instruction Address Latch Enable |
| P1OE | Data Address Enable |
| P2OE | Invalidate Address Enable |
| P2LE | Invalidate Address Latch Enable |
| CST1- CS1 $_{8}$ | RAM Selects |
| $\mathrm{CS2}_{1}-\mathrm{CS2}_{4}$ | RAM Selects |
| $W E_{1}-W E_{8}$ | Write Enables |
| $O E_{1}-O E_{8}$ | Output Enables |
| GND | Ground |
| $V_{C C}$ | Power Supply |
| NC | No Connection |

## NOTES:

1. All GND pins must be grounded for proper operation.
2. All $\mathrm{V}_{\mathrm{CC}}$ pins must be connected to +5 V for proper operation.

## DATA CACHE



## INSTRUCTION CACHE



## FEATURES:

- High-density 256 K ( $256 \mathrm{~K} \times 1$ ) CMOS static RAM module
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Available in low profile 28 -pin ceramic SIP (single in-line package) for maximum space saving
- Fast access times: 25ns (max.) over commercial temperature
- Low power consumption
- Dynamic: less than 600mW (typ.)
- Full standby: less than 30mW (typ.)
- Utilizes IDT7187s high-performance 64 K static RAMs produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT7MC156 is a 256 K (256K $\times 1$-bit) high-speed static RAM module constructed on a co-fired ceramic substrate using four IDT7187 64K x 1 static RAMs in surface mount packages.

The 7MC family of ceramic SIPs offers the optimum in packing density and profile height. The IDT7MC156 is offered in a 28 -pin ceramic SIP (single in-line package). At only 350 mils high, this low profile package is ideal for systems with minimal board spacing. Surface mount SIP technology also yields very high packing density, allowing greater than three IDT7MC156 modules to be stacked per inch of board space.

The IDT7MC156 is available with maximum access times as fast as 25 ns and maximum power consumption of 1.8 watts. The module also offers a full standby mode of 440 mW (max.).

All inputs and outputs of the IDT7MC156 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access times for ease of use.

PIN CONFIGURATION
CEMOS is a trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM

PIN NAMES

| $A_{0}-A_{15}$ | Address Lines |
| :--- | :--- |
| $D_{1 N}$ | Data Input |
| $D_{0 U T}$ | Data Output |
| $\overline{C S}_{0-3}$ | Chip Enable |
| $W_{E_{0-3}}$ | Write Enable |
| $V_{C C}$ | Power |
| $G N D$ | Ground |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CC}}(\mathrm{Min})=.4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}($ Max. $)=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7MC156 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|I_{L}\right\|$ | Input Leakage Current | $V_{C C}=M_{\text {ax }} ; \mathrm{V}_{\mathrm{N}}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | - | - | 15 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}} \mathrm{l}$ | Output Leakage Current | $V_{C C}=M_{\text {ax }} ., C S=V_{\text {IH }}, V_{\text {OUT }}=G N D$ to $V_{C C}$ | - | - | 15 | 15: | $\mu \mathrm{A}$ |
| lccl | Operating Power Supply Current | $\begin{aligned} & \overline{C S}=V_{L L}, V_{C c}=\text { Max. }, \\ & \text { Output Open, } f=0 \end{aligned}$ | - | 110 | 225 | 300. | mA |
| $\mathrm{ICC2}$ | Dynamic Operating Current | $\begin{aligned} & \overline{C S}=V_{1,}, V_{C C}=\text { Max., } \\ & \text { Output Open, } f=f_{\text {MAX }} \end{aligned}$ | - | 120 | 245 | 330: | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\begin{aligned} & C S \geq V_{H} \text { or (TTL Level) } \\ & V_{C C}=\text { Max., Output Open } \end{aligned}$ | - | 90 | 180 | $240$ | mA |
| $\mathrm{I}_{\text {S } 1}$ | Full Standby Power Supply Current | $\begin{aligned} & C S \geq V_{\mathrm{HC}}, V_{\mathrm{VN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{~V}_{\mathrm{CS}}=\text { Max., Output Open } \end{aligned}$ | - | 6 | 60 | $80$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{IOL}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.4 | 0,4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voitage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | - | - | - | V |

## NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{A A}=35,45,45,55 \mathrm{~ns}$
3. $t_{A A}=25,30 \mathrm{~ns}$

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{\mathrm{CLZ}, 2,2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHz}, 2,2} \mathrm{t}_{\mathrm{OHZ}}$, tow $^{\left(t_{\text {whz }}\right)}$
*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS

$N_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7MC156S25 MIN. MAX. | IDT7MC156S30 MIN. MAX. | IDT7MC156S35 MIN. MAX. | IDT7MC156S45 MIN. MAX. | IDT7MC156S55 MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 25 \% ${ }_{\text {\% }}$ | 30 | 35 | 45 | 55 | ns |
| $t_{A A}$ | Address Access Time | - $\quad 25^{\circ}$ | 30 | 35 | 45 | 55 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | \% 25 | 30 | 35 | 45 | 55 | ns |
| ${ }^{\text {t }}{ }_{\text {clil. }}{ }^{\text {(1) }}$ | Chip Select to Output in Low Z | 5 \% \% | 5 | 5 | 5 | 5 | ns |
| $t_{\text {chz }}{ }^{\text {(1) }}$ | Chip Select to Output in High Z | -\%\% 20 | 25 | 25 | 30 | 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5.). ${ }^{\text {\% }}$ - | 5 | 5 | 5 | 5 | ns |
| $t_{\text {PU }}{ }^{(1)}$ | Chip Select to Power Up Time | 0\% - | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | $\geqslant 25$ | 30 | 35 | 45 | 55 | ns |

NOTE:

1. This parameter guaranteed but not tested.

## AC ELECTRICAL CHARACTERISTICS

$\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7MC156S25 MIN. MAX. | IDT7MC156S30 MIN. MAX. | IDT7MC156S35 MIN. MAX. | IDT7MC156S45 <br> MIN. MAX. | IDT7MC156S55 <br> MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 25 シー | 30 | 35 | 45 | 55 | ns |
| ${ }_{t}{ }_{\text {cw }}$ | Chip Selection to End of Write | 25 \% | 25 | 30 | 40 | 50 | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 25 \% ${ }^{\text {\% }}$ | 25 | 30 | 40 | 50 | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 5 \%\% - | 5 | 5 | 5 | 5 | ns |
| $t_{\text {wp }}$ | Write Pulse Width |  | 20 | 25 | 35 | 45 | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 ${ }^{\text {\% }}$ - | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {WHZ }}{ }^{(1)}$ | Write Enable to Output in High Z | + $\times 20$ | 25 | 25 | 30 | 30 | ns |
| ${ }^{\text {tow }}$ | Data to Write Time Overlap | 45\% - | 20 | 20 | 25 | 25 | ns |
| ${ }^{\text {t }}$ DH | Data Hold from Write Time | \% ${ }_{\text {5\% }}$ - | 5 | 5 | 5 | 5 | ns |
| $\mathrm{tow}^{(1)}$ | Output Active from End of Write | O, - | 0 | 0 | 0 - | 0 | ns |

NOTE:

1. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{L L}$.
3. Address valid prior to or coincident with CS transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap (tw) of a low $\overline{C S}$ and a low WE.
3. $t_{W R}$ is measured from the earlier of CS or WE going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

TRUTH TABLE

| MODE | CS | OE | WE | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High Z | Active |
| Write | L | X | L | DiN | Active |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| SYMBOL | TEST | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=O V$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 40 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



## 1 MEGABIT (1024K x 1-BIT) CMOS STATIC RAM SIP MODULE

## FEATURES:

- High-density 1 megabit (1024K x 1) CMOS static RAM module
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Available in low profile 30-pin ceramic SIP (single in-line package) for maximum space saving
- Fast access times: 35ns (max.)
- Separate I/O lines
- Low power consumption
- Dynamic: 1.35W (max.)
- Full standby: 330mW (max.)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT7MC4001 is a 1 megabit (1024K $\times$ 1-bit) high-speed static RAM module with separate I/O. The module is constructed on a co-fired ceramic substrate using four IDT71257 256K $\times 1$ static RAMs in surface mount packages.

The 7MC family of ceramic SIPs offers the optimum in packing density and profile height. The IDT7MC4001 is offered in a 30 -pin ceramic SIP (single in-line package). At only 420 mils high, this low profile package is ideal for systems with minimal board spacing. Surface mount SIP technology also yields very high packing density, allowing five IDT7MC4001 modules to be stacked per inch of board space.

The IDT7MC4001 is available with maximum access times as fast as 35 ns , with maximum power consumption of 1.35 watts. The module also offers a full standby mode of 330 mW (max.).

All inputs and outputs of the IDT7MC4001 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access times for ease of use.

## PIN CONFIGURATION



NOTE:

1. For module dimensions, please refer to module drawing M20 in the packaging section.

## FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

| $A_{0-17}$ | Address |
| :--- | :--- |
| DATA $_{\text {IN }}$ | Data Input |
| DATA $_{\text {our }}$ | Data Output |
| $\overline{\mathrm{CS}}_{0-3}$ | Chip Select |
| $\overline{W E}_{0-3}$ | Write Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply Voitage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{C C}($ Min. $)=4.5 \mathrm{~V}, \mathrm{~V}_{C C}($ Max. $)=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{HL}^{\text {l }}$ | Input Leakage Current |  | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{HLO}_{\text {LO }}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{CS}=\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\text {OuT }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 50. | $\mu \mathrm{A}$ |
| lcCl | Operating Power Supply Current | $\begin{aligned} & \overline{C S}=V_{I L}, V_{c C}=\text { Max. } \\ & \text { Output Open, } f=0 \end{aligned}$ | - | 225 , | mA |
| ${ }^{\text {cce2 }}$ | Dynamic Operating Current | $\begin{aligned} & \overline{C S}=V_{V L}, V_{C C}=\text { Max., } \\ & \text { Output Open, } f=f_{\text {MAX }} \end{aligned}$ | - | 245* | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{C S} \geq V_{H}$ or (TTL Level) $V_{C C}=$ Max., Output Open | - | 180\% | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & C S \geq V_{\mathrm{HC}}, V_{I N} \geq V_{\mathrm{HC}} \text { or } \leq V_{\mathrm{LC}} \\ & V_{\mathrm{CS}}=\text { Max., Output Open } \end{aligned}$ | - | 60\% | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | 04* | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | $\stackrel{1}{ }$ | V |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ} 1,2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHz}}, 2, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\text {ow }}$ and $\mathrm{t}_{\text {WHZ }}$

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS

$N_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7MC4001S35 MIN. MAX. | IDT7MC4001S45 MIN. MAX. | IDT7MC4001S55 MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 35 | 45 | 55 | ns |
| $t_{\text {A }}$ | Address Access Time | 35 | 45 | 55 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | 35 | 45 | 55 | ns |
| $\mathrm{t}_{\mathrm{CLZ1,2}}{ }^{(1)}$ | Chip Select to Output in Low Z | 10 | 10 | 10 | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{(1)}$ | Chip Select to Output in High $\mathbf{Z}$ | 25 | 35 | 45 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | 5 | 5 | ns |
| $t_{\text {PU }}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | 0 | 0 | ns |
| $t_{P D}{ }^{(1)}$ | Chip Deselect to Power Down Time | 35 | 45 | 55 | ns |

NOTE:

1. This parameter guaranteed but not tested.

## AC ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7MC4001S35 MIN. MAX. | IDT7MC4001S45 MIN. MAX. | IDT7MC4001S55 MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE CYCLE |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 35 | 45 | 55 | ns |
| ${ }^{\text {cow }}$ | Chip Selection to End of Write | 30 | 40 | 50 | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 30 | 40 | 50 | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 5 | 5 | 5 | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 25 | 35 | 45 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 5 | 5 | 5 | ns |
| $t_{\text {WHZ }}{ }^{(1)}$ | Write Enable to Output in High Z | 25 | 30 | 40 | ns |
| $t_{\text {bw }}$ | Data Valid to End of Write | 20 | 25 | 35 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 5 - | 5 - | 5 | ns |
| $\mathrm{t}_{\text {OW }}{ }^{(1)}$ | Output Active from End of Write | 5 - | 5 - | 5 | ns |

## NOTE:

1. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{L L}$.
3. Address valid prior to or coincident with CS transition low.
4. $\overline{J E}=V_{\mathbb{L}}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twA of a low CS and a low WE.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or WE going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | CS | WE | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | X | High Z | Standby |
| Read | L | H | Dour | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | TEST | CONDITIONS | TYP. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 20 | pF | NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



256K (16K x 16) CMOS STATIC RAM DUAL SIP MODULE

## FEATURES:

- High-density 16-bit word 256K (16K x 16) static RAM module
- Low profile 36 -pin sidebraze ceramic DSIP (dual single-inline package)
- Fast access time: 20ns (max.)
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- CEMOS ${ }^{\text {TM }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single $5 \mathrm{~V}( \pm 10 \%)$
- Inputs/outputs directly TTL-compatible
- Multiple GND pins for maximum noise immunity


## DESCRIPTION:

The IDT7MC4005 is a 16 -bit wide 256 K ( $16 \mathrm{~K} \times 16$ ) static RAM module constructed on a co-fired ceramic substrate using four IDT7198 16K x 4 static RAMs in leadless chip carriers. Extremely

## PIN CONFIGURATION



## NOTE:

4. For module dimensions, please refer to module drawing M22 in the packaging section.
fast speeds can be achieved due to the use of 64 K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS technology. The IDT7MC4005 is available with access times as fast as 20 ns , with minimal power consumption.

The IDT7MC family of ceramic DSIPs offers the optimum in packing density and profile height. The IDT7MC4005 is packaged in a 36 -pin ceramic DSIP (dual single-in-line package). The dual row configuration allows 36 pins to be placed on a package 1.8 inches long and .27 inches wide. At only .500 inches high, this low profile package is ideal for systems with minimum board spacing. Extremely high packing density can also be achieved, allowing four IDT7MC4005 modules to be stacked per 1.2 inches of board space.

All inputs and outputs of the IDT7MC4005 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

| $1 / O_{0-15}$ | Data Inputs/Outputs |
| :--- | :--- |
| $A_{0-13}$ | Addresses |
| $\overline{C S}$ | Chip Select |
| $W E$ | Write Enable |
| $\overline{O E}$ | Output Enable |
| $V_{C C}$ | Power |
| $G N D$ | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| louT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$N_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | MILITARY |  | COMMERCIAL |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|l| | Input Leakage Current (Address \& Control) | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{VN}}=\mathrm{GND} \text { to } V_{\mathrm{CC}} \end{aligned}$ | - | 40 | - | 20 | $\mu \mathrm{A}$ |
| $\\|_{1}{ }^{\text {l }}$ | Input Leakage (Data) | $\begin{aligned} & V_{\mathrm{CC}}=M a x . \\ & V_{\mathrm{IN}}=G N D \text { to } V_{C C} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| 1 LO | Output Leakage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & C S=V_{\mathrm{H}} \cdot V_{\text {OUT }}=G N D \text { to } V_{\mathrm{CC}} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{loL}=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS

$N_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { IDT7MC4005 } \\ \text { 20ns } \end{gathered}$ |  | $\begin{aligned} & \text { IDT7MC4005 } 25 \mathrm{~ns} \end{aligned}$ |  | $\begin{array}{\|c} \text { IDT7MC4005 } \\ 30,35,45,55 \mathrm{~ns} \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L | MIL | COM'L | MIL | COM'L | MIL |  |
| lcCl | Operating Current | $\begin{aligned} & F=0, C S=V_{L} \\ & V_{C C}=\text { Max.; Output Open } \end{aligned}$ | 480 | - | 480 | 500 | 400 | 440 | mA |
| 1002 | Dynamic Operating Current | $V_{C C}=M a x . ; \overline{C S}=V_{L L} ; f=f_{M A X}$ Output Open | 600 | - | 600 | 620 | 500 | 560 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current | $\overline{C S}=V_{1 L}$ | 240 | - | 240 | 240 | 200 | 220 | mA |
| Isal. | Full Standby Supply Current | $\begin{aligned} & \overline{C S} \geq V_{c c}-0.2 \mathrm{~V} \\ & V_{\mathrm{IN}}>V_{c \mathrm{cc}}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | 80 | - | 80 | 80 | 60 | 80 | mA |

## AC ELECTRICAL CHARACTERISTICS

$N_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | 7MC4005S20 (COM'L.) MIN. MAX. | $\begin{aligned} & \text { 7MC4005S25 } \\ & \text { MIN. MAX. } \end{aligned}$ | $\begin{aligned} & \text { 7MC4005S30 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { 7MC4005S35 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{MC4005S} 45 \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline 7 \mathrm{MC} 4005 \mathrm{~S} 55 \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 20 - | 25\% - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | 20 | \%. $\%$ \& 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $t_{\text {a }}$ | Chip Select Access Time | 20 |  | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $t^{t_{\text {clil, }}{ }^{(1)}}$ | Chip Select to Output in Low Z | 5 - |  | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - 15 | $-\ldots 15$ | - | 20 | - | 20 | - | 25 | - | 35 | ns |
| $\mathrm{t}_{\text {OLZ }}{ }^{(1)}$ | Output Enable to Output in Low Z | $5 \quad-$ | 5.... | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{(1)}$ | Chip Deselect to Output in High Z | - 8 | - \% ${ }^{\text {a }} 10$ | - | 13 | - | 15 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(1)}$ | Output Disable to Output in High Z | 8 | ๙. | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | 5\% | 5 | - | 5 | - | 5. | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{pu}}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | 0, - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | \% | \% 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {Wc }}$ | Write Cycle Time | 17 \# | 20 | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $\mathrm{t}_{\text {cw }}$ | Chip Selection to End of Write | 17 \% | 20 | 25 | - | 25 | - | 35 | - | 50 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 17 - | 0 | 25 | - | 27 | - | 37 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 0 तथ. | 0 | 0 | - | 2 | - | 2 | - | 2 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 17 § \% 莨 | 20 | 25 | - | 25 | - | 35 | - | 48 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | 0 | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHZ }}{ }^{(1)}$ | Write Enable to Output in High Z | - \% ${ }^{\text {\% }}$, | 7 | - | 10 | - | 10 | - | 15 | - | 25 | ns |
| ${ }_{\text {tow }}$ | Data to Write Time Overlap | 10 , \% | 13 | 15 | - | 15 | - | 20 | - | 25 | - | ns |
| $t_{\text {DH }}$ | Data Hold from Write Time |  | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {ow }}{ }^{(1)}$ | Output Active from End of Write |  | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTE:

1. This parameter guaranteed but not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ} 1,2}, \mathrm{t}_{\mathrm{oLz}}, \mathrm{t}_{\mathrm{CHZ1}, 2}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\text {ow }}$ and $\mathrm{t}_{\mathrm{wHz}}$ )

[^21]TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{i L}$.
3. Address valid prior to or coincident with CS transition low.
4. $\overline{O E}=V_{L L}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( ${ }_{\text {wif }}$ ) of a low CS.
3. $\mathrm{I}_{\text {WP }}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, $1 / O$ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low ( $\overline{O E}=V_{\mathrm{IL}}$ ).
7. Dour is the same phase of write data of this write cycle.
8. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | $\mathrm{D}_{\text {OUT }}$ | Active |
| Write | L | X | L | $\mathrm{D}_{\text {IN }}$ | Active |
| Read | L | H | H | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN (D) }}$ | Input Capacitance (Data) | $\mathrm{V}_{\mathbb{N}}=\mathrm{OV}$ | 20 | pF |
| $\mathrm{C}_{\text {IN (A) }}$ | Input Capacitance <br> Address and Control | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 50 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 20 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Semiconductor Components
Compliant to MIL-STD-883, Class B
Dual Ceramic SIP
Commercial Only $\}$ Speed in Nanoseconds
Standard Power
$16 \mathrm{~K} \times 16$ Static RAM Module

## FEATURES:

- High-density $64 \mathrm{~K} \times 6$ CMOS static RAM module
- Separate data inputs and outputs
- Configurable as $64 \mathrm{~K} \times 18$ using 3 modules
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Available in low profile 40-pin ceramic SIP (single in-line package) for maximum space saving
- Fast access times: $20 n s$ (max.) over commercial temperature
- Low power consumption
- Utilizes IDT7187s, high-performance 64 K static RAMs, produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs directly TTL compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7MC4018 is a $64 \mathrm{~K} \times 6$-bit high-speed static RAM module constructed on a co-fired ceramic substrate using six IDT7187 $64 \mathrm{~K} \times 1$ static RAMs in surface mount packages.

The 7MC family of ceramic SIPs offers the optimum in packing density and profile height. The IDT7MC4018 is offered in a 40-pin ceramic SIP (single in-line package). At only 360 mils high, this low profile package is ideal for systems with minimal board spacing. Surface mount SIP technology also yields very high packing density, allowing five IDT7MC4018 modules to be stacked per inch of board space.

The IDT7MC4018 is available with maximum access times as fast as $20 n \mathrm{n}$. Separate data inputs and outputs are supplied for high-performance systems. Three modules can be configured to yield $64 \mathrm{~K} \times 18$, which is ideal for 16 -bit systems with 2 parity bits.

All inputs and outputs of the IDT7MC4018 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal chip select and access times for ease of use.

All IDT military module components are compliant with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION


FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{L}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERAATURE | GND | V cc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETERS | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|uا | Input Leakage (Address \& Control) | $\begin{aligned} & V_{c c}=\text { Max. } \\ & V_{\text {IN }}=G N D \text { to } V_{c c} \end{aligned}$ | - . | 30 | $\mu \mathrm{A}$ |
| \|l| | Input Leakage (Data) | $\begin{aligned} & V_{c c}=\text { Max. } \\ & V_{I N}=G N D \text { to } V_{c c} \end{aligned}$ | - | 30 | $\mu \mathrm{A}$ |
| \|Lol | Output Leakage | $\begin{aligned} & V_{C C}=M_{a x} \\ & C S \\ & =V_{H}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | - | 5 | $\mu \mathrm{A}$ |
| V L | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETERS | TEST CONDITIONS | IDT7MC4018 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MAX. ${ }^{(1)}$ |  | MAX. ${ }^{(2)}$ |  |  |
|  |  |  | COM'L. | MIL | COM'L | MIL |  |
| lccı | Operating Current | $\begin{aligned} & F=0, \overline{C S}=V_{L} \\ & V_{\mathrm{CC}}=\text { Max.; Output Open } \end{aligned}$ | 720 | - ${ }^{\prime}$ | 540 | 630 | mA |
| 1 Cc 2 | Dynamic Operating Current | $\begin{aligned} & V_{C C}=\text { Max.; } \overline{C S}=V_{I L} ; F=F_{M A X} \\ & \text { Output Open } \end{aligned}$ | 900 | - | 660 | 720 | mA |
| $I_{\text {SB }}$ | Standby Supply Current | $\overline{C S}=V_{1 L}$ | 360 | - | 270 | 300 | mA |
| IsB1 | Full Standby Supply Current | $\begin{aligned} & \overline{C S} \geq V_{C C}-0.2 V \\ & V_{I N}>V_{C C}-0.2 V \text { or }<0.2 V \end{aligned}$ | 120 | - | 90 | 120 | mA |

## NOTES:

1. $20,25 \mathrm{~ns}$
2. $30,35,45,55 \mathrm{~ns}$

AC ELECTRICAL CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges

| SYMBOL | PARAMETER | $\begin{array}{\|c\|} \hline \text { 7MC4018S20 } \\ \text { COM'L. ONLY } \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{array}{l\|} \hline \text { 7MC4018S25 } \\ \text { COM'L. ONLY } \\ \text { MIN. MAX. } \end{array}$ |  | $\begin{aligned} & \hline \text { 7MC4018S30 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|r\|r\|} \hline 7 \text { MC4018S35 } \\ \text { MIN. } & \text { MAX. } \end{array}$ |  | $\begin{array}{\|l\|} \hline 7 \mathrm{MC} 4018 \mathrm{~S} 45 \\ \text { MIN. } \\ \hline \end{array}$ |  | $\|$7MC4018S55 <br> MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $t_{\text {clZ1, } 2^{(1)}}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 35 | - | 45 | - | 55 | - | ns |
|  | Chip Deselect to Output in High Z | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{P}}(1)$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {p }}(1)$ | Chip Deselect to Power Down Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {twe }}$ | Write Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{1}{ }^{\text {cw }}$ | Chip Selection to End of Write | 20 | - | 25 | - | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 | - | 25 | - | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 15 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {W }}$ WHZ ${ }^{(1)}$ | Write Enable to Output in High Z | - | 20 | - | 20 | - | 25 | - | 25 | - | 30 | - | 30 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | 15 | - | 15 | - | 20 | - | 20 | - | 25 | - | 25 | - | ns |
| $t_{\text {dH }}$ | Data Hold from Write Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {OW }}{ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTE:

1. This parameter guaranteed but not tested.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10ns |
| Input Timing Reference Levels | $\cdots 1.5 \mathrm{~V}$ |
| Output Reference Levels | $\because 1.5 \mathrm{~V}$ |
| Output Load | $\cdots$ See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ1}, 2}, \mathrm{t}_{\mathrm{OZ}}, \mathrm{t}_{\mathrm{CHZ}}, 2, \mathrm{t}_{\mathrm{OHZ}}$, tow $^{\text {, }}$ (whz)
*Including scope and jig.

## TIMING WAVEFORM OF READ CYCLE (1)



NOTES:

1. WE is High for Read Cycle.
2. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3, \eta}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 , ( $\overline{\text { CS }}$ CONTROLLED TIMING $)^{(1,2,3,5)}$


NOTES:

1. WE or CS must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\text {wP }}$ ) of a low $\overline{C S}$ and a low WE.
3. $t_{\text {WR }}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. During a WE controlled write cycle, write pulse ( $t_{W P}$ ) $>t_{W H Z}+t_{D W}$ to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{DW}}$. If $\overline{O E}$ is high during a WE controiled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t_{w p}$.

TRUTH TABLE

| MODE | CS | OE | WE | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | Dour | Active |
| Read | L | H | H | High Z | Active |
| Write | L | X | L | DIN | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN (D) }}$ | Input Capacitance <br> (Data) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 20 | pF |
| $\mathrm{C}_{\text {IN (A) }}$ | Input Capacitance <br> Address and Control | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 60 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 20 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )
Semiconductor Components Compliant
to MIL-STD-883, Class B
Ceramic SIP
Commercial Only
Commercial Only
Speed in Nanoseconds

Standard Power
$64 \mathrm{~K} \times 6$ Ceramic SIP Module

## FEATURES:

- High-density 32 -bit word 512 K ( $16 \mathrm{~K} \times 32$ ) static RAM module .
- Available in low profile 88-pin sidebraze dual ceramic SIP (dual single in-line package)
- Separate I/O
- Fast access time: 20 ns (max.)
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- High impedance outputs during write mode
- CEMOS ${ }^{\text {TM }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL-compatible
- Multiple GND pins for maximum noise immunity


## DESCRIPTION:

The IDT7MC4032 is a 32 -bit wide 512 K ( $16 \mathrm{~K} \times 32$ ) static RAM module with separate I/O constructed on a co-fired ceramic substrate using eight IDT71982 16K x 4 static RAMs in leadless chip carriers. Extremely fast speeds can be achieved due to the use of 64K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS ${ }^{\text {TM }}$ technology. The IDT7MC4032 is available with access time as fast as 20 ns , with minimal power consumption.

The 7MC family of ceramic SIPs offers the optimum is packing density and profile height. The IDT7MC4032 is packaged in a 88 -pin dual ceramic SIP. The dual row configuration allows 88 pins to be placed on a package less than 4.5 inches long and .27 inches wide. At only 520 mils high, this low profile package is ideal for systems with minimum board spacing. Extremely high packing density can also be achieved allowing four IDT7MC4032 modules to be stacked per inch of board space.

All inputs and outputs of the IDT7MC4032 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION ${ }^{(1)}$

NOTE:

1. For module dimensions, please refer to module drawing M23 in the packaging section.

PIN NAMES

| $A_{0-13}$ | Addresses |
| :--- | :--- |
| $\mathrm{D}_{0-31}$ | Data Input |
| $\mathrm{DO}_{0-31}$ | Data Output |
| WE | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{CS}_{\mathrm{L}}$ | Chip Select (Lower) |
| $\mathrm{CS}_{\mathrm{U}}$ | Chip Select (Upper) |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{A}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lour | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5{ }^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$N_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETERS | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|L_{u}\right\|$ | Input Leakage (Address \& Control) | $\begin{aligned} & V_{c c}=M a x . \\ & V_{i N}=G N D \text { to } V_{C c} \end{aligned}$ | - | 40 | $\mu \mathrm{A}$ |
| $\\| u$ | Input Leakage (Data) | $\begin{aligned} & V_{c c}=\text { Max. } \\ & V_{I N}=G N D \text { to } V_{C c} \end{aligned}$ | - | 5 | $\mu \mathrm{A}$ |
| \| $\mathrm{L}_{\mathrm{LO}}$ \| | Output Leakage | $\begin{aligned} & V_{C C}=M a x . \\ & C S \end{aligned}=V_{\mathrm{VH}}, V_{\text {OUT }}=G N D \text { to } V_{C C}$ | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{l}_{\mathrm{LL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS

$N_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { IDT7MC4032 } \\ & \text { 20ns } \\ & \text { MAX. } \\ & \text { COM'L. } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7MC4032 } \\ & \text { 25ns } \\ & \text { MAX. } \\ & \text { COM'L } \end{aligned}$ |  | $\begin{aligned} & \text { 1DT7MC4032 } \\ & \text { 30, 40,50,70ns } \\ & \text { COM'L. MIL. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loct | Operating Current | $\begin{aligned} & \mathrm{F}=\mathrm{O}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{L}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX} ; \text { Output Open } \end{aligned}$ | 960 | - | 960 | 1000 | 800 | 800 | mA |
| $\mathrm{ICC2}$ | Dynamic Operating Current | $\begin{aligned} & V_{C C}=\text { MAX; } \overline{C S}=V_{L} ; \\ & F=F_{\text {MAX OUT }} ; \end{aligned}$ | 1200 | - | 1200 | 1200 | 1000 | 1120 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Supply Current | $\overline{C S}=V_{\text {LI }}$ | 480 | - | 480 | 480 | 400 | 440 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Supply Current | $\begin{aligned} & \overline{C S} \geq V_{C C}-0.2 V \\ & V_{\mathbb{N}}>V_{C C}-0.2 V \text { or }<0.2 V \end{aligned}$ | 160 | - | 160 | 160 | 120 | 160 | mA |

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | 7MC4032S20 COM'L. ONLY MIN. MAX. |  | 7MC4032S25 <br> MIN. MAX. |  | 7MC4032S30 MIN. MAX. |  | 7MC4032S40 <br> MIN. MAX. |  | 7MC4032S50 <br> MIN. MAX. |  | 7MC4032S70 MIL ONLY MIN. MAX |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 20 | - | $\stackrel{25}{25}$ | - | 30 | - | 40 | - | 50 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 20 | \% | 25 | - | 30 | - | 40 | - | 50 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 30 | - | 40 | - | 50 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{CLZX1,2}^{(1)}}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - | 15 | 二... | 15 | - | 20 | - | 22 | - | 30 | - | 45 | ns |
| $\mathrm{t}_{\mathrm{OZ}{ }^{(1)}}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{\text {(1) }}$ | Chip Select to Output in High Z | - | 8 | \& | 10 | - | 13 | - | 17 | - | 18 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(1)}$ | Output Disable to Output in High Z | - | 8 | $\stackrel{\square}{*}$ | 15 | - | 17 | - | 17 | - | 18 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | $\cdots$ | 5. | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{PU}}(1)$ | Chip Select to Power Up Time | 0 | , ${ }^{\text {a }}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}(1)$ | Chip Deselect to Power Down Time | - | 20. | - | 25 | - | 30 | - | 40 | - | 50 | - | 70 | ns |

WRITE CYCLE

| $t_{\text {wc }}$ | Write Cycle Time | 17 | ${ }^{20}$ | - | 25 | - | 35 | - | 45 | - | 65 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ W ${ }_{\text {w }}$ | Chip Selection to End of Write | 17 \% | 20 | - | 25 | - | 28 | - | 38 | - | 62 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 17 | 20 | - | 25 | - | 30 | - | 40 | - | 65 | - | ns |
| $t_{A S}$ | Address Set-up Time | 0 | 0 | - | 0 | - | 2 | - | 2 | - | 3 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 17 \% \% | 20 | - | 25 | - | 28 | - | 38 | - | 62 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 \% \& \% | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHZ }}{ }^{(1)}$ | Write Enable to Output in High Z | -\%, \% 7 \% | - | 7 | - | 10 | - | 12 | - | 17 | - | 30 | ns |
| $t_{\text {dw }}$ | Data to Write Time Overlap |  | 13 | - | 15 | - | 17 | - | 23 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Data Hold from Write Time | \%\% \% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {OW }}{ }^{(1)}$ | Output Active from End of Write |  | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTE:

1. This parameter guaranteed but not tested.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load
 tow $^{\text {, }}$ whz)
*Including scope and jig.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{\mathrm{IL}}$.
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. $\overline{O E}=V_{I L}$.
5. Transition is measured $\pm 500 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


## NOTES:

1. $\overline{W E}$ or CS must be high during all address transitions.
2. A write occurs during the overlap (tw) of a low CS.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with the $\overline{W E}$ low transitions or after the $\overline{W E}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low ( $\overline{O E}=V_{\mathrm{IL}}$ ).
7. DATAour is the same phase of write data of this write cycle.
8. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 500 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TRUTH TABLE

| MODE | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | Dour | Active |
| Write | L | X | L | High Z | Active |
| Read | L | H | H | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}{ }^{(\mathrm{D})}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 15 | pF |
| $\mathrm{C}_{\mathrm{IN}^{(A)}}$ | Output Capacitance <br> Address and Control | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 80 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 15 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



## DESCRIPTION

The IDT7MP156 is a 256 K (256K x 1-bit) high-speed static RAM module constructed on an epoxy laminate surface using four IDT7187 64K x 1 static RAMs in surface mount packages. Extremely fast speeds can be achieved with this technique due to use of 64K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS technology.

The 7MP family of surface mounted SIP technology is a costeffective solution allowing for very high packing density. The IDT7MP156 is offered in a 28 -pin SIP (single in-line package). The IDT7MP156 can be mounted on 200 mil centers, yielding 1.25 megabits of memory in less than 3 square inches of board space.
The IDT7MP156 is available with maximum access times as fast as 25 ns with maximum power consumption of 1.8 watts. The module also offers a full standby mode of 440 mW (max.).
All inputs and outputs of the IDT7MP156 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refteshing for operation, and providing equal access and cycle times for ease of use.

## PIN CONFIGURATION



NOTE:

1. For module dimensions, plese refer to module drawing M14 in the packaging section.

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $A_{0}-A_{15}$ | Address Lines |
| :--- | :--- |
| $\mathrm{A}_{N}$ | Data Input |
| $D_{0 U T}$ | Data Output |
| $\overline{C E}_{0-3}$ | Chip Enable |
| $W_{0-3}$ | Write Enable |
| $V_{c c}$ | Power |
| GND | Ground |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{H}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{LL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CC}}($ Min. $)=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}($ Max. $)=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7MP156 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|L_{1}\right\|$ | Input Leakage Current | $V_{C C}=M a x . ; V_{\text {IN }}=G N D$ to $V_{C C}$ | - | - | 15 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{LO}} \mathrm{l}$ | Output Leakage Current | $V_{C C}=$ Max., $\overline{C S}=V_{\text {IH }}, V_{\text {OUT }}=G N D$ to $V_{C C}$ | - | - | 15 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cct}}$ | Operating Power Supply Current | $\begin{aligned} & \overline{C S}=V_{V L}, V_{C C}=M a x ., \\ & \text { Output Open, } f=0 \end{aligned}$ | - | 110 | 225 | 300 | mA |
| ${ }^{\prime} \mathrm{Cc} 2$ | Dynamic Operating Current | $\begin{aligned} & \overline{C S}=V_{V}, V_{C C}=\text { Max. } \\ & \text { Output Open, } f=f_{\text {MAX }} \end{aligned}$ | - | 120 | 245 | 330 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{C S} \geq V_{H}$ or (TTL Level) <br> $V_{C C}=$ Max., Output Open | - | 90 | 180 | 240 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\mathrm{CS} \geq \mathrm{V}_{\mathrm{HC}}, \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}}$ or $\mathrm{V}_{\mathrm{LC}}$ $V_{\text {CS }}=$ Max., Output Open | - | 6 | 60 | 80 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.4 | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | - | - | - | V |

NOTES:

1. $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $t_{A A}=35,45,45,55 \mathrm{~ns}$
3. $t_{A A}=25,30 \mathrm{~ns}$

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{\mathrm{CLZ} 1,2}, \mathrm{t}_{\mathrm{OLZ}},{ }^{t_{\mathrm{CHz}}, 2, \mathrm{t}_{\mathrm{OHZ}}}$, ${ }^{t_{\text {ow }},{ }^{\text {whz }} \text { ) }}$
*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS
$N_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7MP156S25 MIN. MAX. | IDT7MP156S30 MIN. MAX. | IDT7MP156S35 MIN. MAX. | IDT7MP156S45 MIN. MAX. | IDT7MP156S55 MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |
| $t_{\text {R }}$ | Read Cycle Time | 25 | 30 | 35 | 45 | 55 | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time | 25 | 30 | 35 | 45 | 55 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | 25 | 30 | 35 | 45 | 55 | ns |
| $t_{\text {clz1. } 2}{ }^{\text {(1) }}$ | Chip Select to Output in Low Z | 5 | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{(1)}$ | Chip Select to Output in High Z | 20 | 25 | 25 | 30 | 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\text {Pu }}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | 25 | 30 | 35 | 45 | 55 | ns |

## WRITE CYCLE

| $t_{\text {wc }}$ | Write Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{t}{ }_{\text {cw }}$ | Chip Selection to End of Write | 25 | - | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 25 | - | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {twp }}$ | Write Pulse Width | 20 | - | 20 | - | 25 | - | 35 | - | 45 | - | ns |
| $t_{\text {wr }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {WHZ }}{ }^{(1)}$ | Write Enable to Output in High Z | - | 20 | - | 25 | - | 25 | - | 30 | - | 30 | ns |
| $t_{\text {dw }}$ | Data to Write Time Overlap | 15 | - | 20 | - | 20 | - | 25 | - | 25 | - | ns |
| $t^{\text {dH }}$ | Data Hold from Write Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {ow }}$ (1) | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{I L}$ and $\overline{U B}, \overline{L B}=V_{\mathbb{I}}$ for 16 output active.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{w f}$ ) of a low $\overline{C S}$ and a low WE.
3. $\mathrm{t}_{\mathrm{W}}$ is measured from the earlier of CS or WE going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

CAPACITANCE ( $\left.T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | TEST | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 40 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



## FEATURES:

- High-density $256 \mathrm{~K}(64 \mathrm{~K} \times 4$ ) CMOS static RAM module
- Cost-effective plastic surface mounted RAM packages on an epoxy laminate (FR4) substrate
- Available in 28 -pin SIP (single in-line package) for maximum space saving
- Fast access times: 25ns (max.) over commercial temperature
- Low power consumption
-Dynamic: less than 1.2W (typ.)
-Full standby: less than 30 mW (typ.)
- Utilizes IDT7187 high-performance 64K static RAMs produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT7MP456 is a 256 K ( $64 \mathrm{~K} \times 4$-bit) high-speed static RAM module constructed on an epoxy laminate surface using four IDT718764K $\times 1$ static RAMs in plastic surface mount packages. Extremely fast speeds can be achieved with this technique due to the use of 64 K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS technology .

The 7MP family of surface mounted SIP technology is a costeffective solution allowing for very high packing density. The IDT7MP456 is offered in a 28 -pin SIP. The IDT7MP456 can be mounted on 200 mil centers, yielding 1.25 megabits of memory in less than 3 square inches of board space.

The IDT7MP456 is available with maximum access times as fast as 25 ns , with maximum power consumption of 3.3 watts. The module also offers a full standby mode of 440 mW (max.).

All inputs and outputs of the IDTMP456 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation and providing equal access and cycle times for ease of use.

## PIN CONFIGURATION



## NOTE:

1. For module dimensions, please refer to module drawing M19 in the packaging section.

## FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

| $A_{0}-A_{15}$ | Address Inputs |
| :--- | :--- |
| $\overline{C E}$ | Chip Enable |
| $\overline{W E}$ | Write Enable |
| $D_{\mathbb{N O}_{0}}-D_{\mathbb{N}_{3}}$ | Data Input |
| $D_{0 \pi_{0}}-D_{0 \text { our }}^{3}$ | Data Output |
| $V_{C C}$ | Power |
| $G N D$ | Ground |

CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{H}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{lL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{\text {cc }}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS $v_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{C C}($ Min. $)=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}($ Max. $)=5.5 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7MP456 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. ${ }^{(1)}$ | MAX ${ }^{(2)}$ | MAX ${ }^{(3)}$ |  |
| $1 \mathrm{IL}^{\prime}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | , 15 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} \\ & C S=V_{I H}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | - | - | 15 | 15 | $\mu \mathrm{A}$ |
| ICCl | Operating Power Supply Current | $\begin{aligned} & \overline{C S}=V_{I L} \\ & V_{C C}=M \text { ax. }, \text { Output Open } \\ & F=0 \end{aligned}$ | - | 180 | 360 | $480$ | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic Operating Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{II}} \\ & V_{\mathrm{CC}}=\text { Max., Output Open } \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }} \end{aligned}$ | - | 240 | 440 | \% $\begin{gathered}600 \\ \text { \% }\end{gathered}$ | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\begin{aligned} & \overline{C S} \geq V_{1 H} \text { or (TTL Level) } \\ & V_{C C}=M a x . \\ & \text { Output Open } \end{aligned}$ | - | 90 | 180 | $240$ | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\overline{\mathrm{CS}} \geq V_{\mathrm{HC}}, V_{\mathrm{IN}} \geq V_{\mathrm{HC}} \text { or } \leq V_{\mathrm{LC}}$ $V_{C C}=M a x . \text {. Output Open }$ | - | 6 | 60 | \% $\mathbf{F}_{80}$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.4 | 0.4.4: | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | - | - | \% | V |

## NOTES:

1. $V_{C C}=5 V, t_{A A}=25^{\circ} \mathrm{C}$
2. $t_{A A}=35,45,55 \mathrm{~ns}$
3. $\mathrm{t}_{\mathrm{AA}}=25,30 \mathrm{~ns}$

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathbf{t}_{\mathbf{c L z 1}, 2}, \mathrm{t}_{\mathrm{oL} 2}, \mathrm{t}_{\mathbf{C H z 1}, 2}, \mathrm{t}_{\mathrm{OHZ}}$, tow $_{\text {ow }}, \mathrm{t}_{\text {whz }}$
*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS

$\mathrm{N}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7MP456S25 MIN. MAX. | IDT7MP456S30 MIN. MAX. | IDT7MP456S35 MIN. MAX. | IDT7MP456S45 MIN. MAX. | IDT7MP456S55 MIN. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 25\%\% ${ }^{-}$ | 30 - | 35 | 45 | 55 | ns |
| $t_{\text {AA }}$ | Address Access Time | - 25 | 30 | 35 | 45 | 55 | ns |
| $\mathrm{t}_{\text {Acs }}$ | Chip Select Access Time | \%\%\%.\% 25 | 30 | 35 | 45 | 55 | ns |
| $\mathrm{t}_{\text {CLI, } 2^{(1)}}$ | Chip Select to Output in Low Z |  | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{(1)}$ | Chip Select to Output in High Z |  | 25 | 30 | 35 | 40 | ns |
| ${ }^{\text {OH}}$ | Output Hold from Address Change | 5 , ${ }^{\text {a }}$ | 5 | 5 | 5 | 5 | ns |
| $t_{\text {PU }}{ }^{(1)}$ | Chip Select to Power Up Time | $0_{\text {O., }}^{\sim}$ | 0 | 0 | 0 | 0 | ns |
| $t_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | $\xlongequal{\text { a }}$ | 30 | 35 | 45 | 55 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |
| ${ }^{\text {twc }}$ | Write Cycle Time | 2\% \% \% \% - | 30 | 35 | 45 | 55 | ns |
| ${ }^{\text {ctw }}$ | Chip Selection to End of Write | 25\%\%\%** | 25 | 30 | 40 | 50 | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 25 \% ${ }^{\text {a }}$ - | 25 | 30 | 40 | 50 | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 5 \% | 5 | 5 | 5 | 5 | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 20\% ${ }^{\text {20, }}$ | 20 | 25 | 35 | 45 | ns |
| $\mathrm{t}_{\text {Wh }}$ | Write Recovery Time | 0. \% \% ${ }^{\text {\% }}$ | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\mathrm{WHz}}{ }^{(1)}$ | Write Enable to Output in High Z | $\bigcirc$ | 25 | 25 | 30 | 30 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap |  | 20 | 20 | 25 | 25 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time |  | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\text {OW }}{ }^{(1)}$ | Output Active from End of Write | 0) \% \% \% | 0 | 0 | 0 | 0 | ns |

NOTE:

1. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3)}$


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\mathrm{CS}=\mathrm{V}_{\mathrm{L}}$
3. Address valid prior to or coincident with $\overline{C S}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. WE or CS must be high during all address transitions.
2. A write occurs during the overlap ( $t_{w}$ ) of a low $\overline{C S}$ and a low WE.
3. $t_{\text {WR }}$ Is measured from the earlier of CS or WE going high to the end of write cycle.
4. During this period, $1 / O$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER $^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=\mathrm{OV}$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 40 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Plastic SIP


## DESCRIPTION:

The IDT7MP4008L is a 4096 K ( $512 \mathrm{~K} \times 8$-bit) high-speed static RAM module constructed on an epoxy laminate surface using sixteen 32K $\times 8$ static RAMs in plastic surface mount packages.

The IDT7MP4008L is available with maximum access times as fast as 70 ns , with maximum operating power consumption of 910 mW . The module also offers a full standby mode of 430 mW (max.).

The IDT7MP4008L is offered in a 36 -pin SIP (single in-line package). Surface mount SIP technology is a cost-effective solution allowing for very high packing density. The IDT7MP4008L can be stacked on 300 mil centers, yielding greater than 12 Megabits of memory per inch of board space.

All inputs and outputs of the IDT7MP4008L are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

## PIN CONFIGURATION



SIP
SIDE VIEW
NOTE:

1. For module dimensions, please refer to moudle drawing M16 in the packaging section.

## FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

| $A_{0-18}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{0-7}$ | Data Input/Output |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |
| NC | No Connect |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| V CC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | 0.3 V | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{LL}}$ (min.) $=-2.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{C C}($ Min. $)=4.5 \mathrm{~V}, \mathrm{~V}_{C C}($ Max. $)=5.5 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7MP4008L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| II | Input Leakage Current ${ }^{(1)}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {. }}$, $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ to $\mathrm{V}_{C C}$ | - | 40 | $\mu \mathrm{A}$ |
| ILOI | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & C S=V_{\mathbb{H}}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | - | 40 | $\mu \mathrm{A}$ |
| ${ }^{\text {ccl }}$ | Operating Power Supply Current | $\begin{aligned} & \overline{C S}=V_{\mathrm{V}} \\ & V_{\mathrm{CC}}=\text { Max. Output Open } \\ & \mathrm{f}=0 \end{aligned}$ | - | 90 | mA |
| $\mathrm{lcC2}$ | Dynamic Operating Current | $\begin{aligned} & \overline{C S}=V_{\mathrm{VL}} \\ & V_{\mathrm{CC}}=\text { Max., Output Open }^{f=f_{\text {MAX }}} \\ & \hline \end{aligned}$ | - | 165 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HH}}$ | - | 78 | mA |
| $\mathrm{l}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{C S}>V_{C C}-0.2 \mathrm{~V} \\ & V_{\mathbb{N}}>V_{C C}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 78 | mA |
| $\mathrm{V}_{\mathrm{O}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | - | V |

## NOTE:

1. $\left|I_{u}\right|$ for $A_{15}-A_{18}$ and $M S$ is $400 \mu A$ max.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |




Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ}, 2,2}, \mathrm{t}_{\mathrm{OL},}, \mathrm{t}_{\mathrm{CHz}}, 2, \mathrm{t}_{\mathrm{OHZ}}$, tow, ${ }^{\text {whz }}$ )
*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETERS | 7MP4008L70MIN. |  | 7MP4008L85MIN. |  | $\begin{aligned} & \text { 7MP4008L100 } \\ & \text { MIN. } \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 70 | - | 85 | - | 100 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 70 | - | 85 | - | 100 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 70 | - | 85 | - | 100 | ns |
| $t_{\text {clzi.2 }}{ }^{(1)}$ | Chip Select to Output in Low Z | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {t }}$ OE | Output Enable to Output Valid | - | 40 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\mathrm{Oz}}{ }^{(1)}$ | Output Enable to Output in Low $\mathbf{Z}$ | 5 | - | 5 | - | 5 | - | ns |
| $\mathbf{t}_{\mathrm{CHZ}^{(1)}}$ | Chip Deselect to Output in High Z | - | 40 | - | 40 | - | 50 | ns |
| $\mathrm{t}_{\mathrm{OHz}}{ }^{(1)}$ | Output Disable to Output in High $\mathbf{Z}$ | - | 30 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\text {PU }}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | - | 70 | - | 85 | - | 100 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| ${ }_{\text {twc }}$ | Write Cycle Time. | 70 | - | 85 | - | 100 | - | ns |
| $t_{\text {cw }}$ | Chip Selection to End of Write | 65 | - | 75 | - | 90 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 65 | - | 75 | - | 90 | - | ns |
| $t_{\text {AS }}$ | Address Set-up Time | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 60 | - | 70 | - | 85 | - | ns |
| $t_{\text {wr }}$ | Write Recovery Time | 5 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{WHz}}{ }^{(1)}$ | Write Enable to Output in High 2 | - | 30 | - | 35 | - | 40 | ns |
| $t_{\text {bw }}$ | Data Valid to End of Write | 30 | - | 35 | - | 45 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {ow }}{ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | 二 | 5 | - | ns |

## NOTE:

1. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{L}$.
3. Address valid prior to or coincident with CS transition low.
4. $\overline{O E}=V_{i L}$.
5. Transition is measured $\pm 500 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


NOTES:

1. WE or CS must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{wA}}$ ) of a low CS.
3. $t_{\text {WR }}$ is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with the $\overline{W E}$ low transitions or after the $\overline{W E}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low ( $\overline{O E}=V_{\mathrm{L}}$ ).
7. DATA ${ }_{\text {our }}$ is the same phase of write data of this write cycle.
8. If CS is low during this period, $1 / O$ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 500 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{C S}$ | $\overline{O E}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Standby | $H$ | X | X | High Z | Standby |
| Read | L | L | H | D out | Active |
| Read | L | H | H | High Z | Active |
| Write | L | X | L | $D_{\text {IN }}$ | Active |

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 36 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 128 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## ORDERING INFORMATION



## FEATURES:

- $64 \mathrm{~K} x 8$ fully synchronous memory
- High-speed -20 MHz read cycle time
- 16-bit synchronous address input
- 8-bit synchronous data input
- Synchronous chip select and write enable
- Separate clock enable for each register
- Low standby power
- Onboard decoupling capacitors
- Available in 43-pin SIP (single in-line package) configuration
- 2 Ground and 2 Vcc pins


## DESCRIPTION:

The IDT7MP6025 is a 64K x 8 synchronous RAM with edge triggered registers on the address lines, data-in bus, data-out bus, chip select and write enable. The edge triggered register of the 16 address lines features an independent clock enable that allows the address register to be selectively loaded. The address register will be loaded on the low-to-high transition of the clock when the clock enable line is low and will hold its current contents on the low-tohigh transition of the clock when the clock enable is high. Similarly, the 8 -bit data-in register will be loaded with new data on the low-tohigh transition of the clock when the data-in clock enable is low and will hold its contents when the data-in clock enable is high. The data-out register will receive new data from the $64 \mathrm{~K} \times 8$ RAM when the clock enable line is low and will hold its data when the clock enable line is high at the low-to-high transition of the clock. All
clock enables, as well as address and data inputs, must meet the appropriate set-up and hold times with respect to the clock.

The eight data output bits are enabled when the output enable is low and are in the high-impedance state when the output enable is high. The chip select and write enable signals are also registered in D flip-flops. These two flip-flops are loaded with new data on each low-to-high transition of the clock. The chip select is passed directly from the Q output of the D-type flip-flop to the $64 \mathrm{~K} \times 8$ RAM. The write enable signal is gated with the clock signal to generate a delayed write enable pulse. In essence, this gives the output of the address register time to settle and internally select the appropriate byte of RAM before the write enable goes low to write new data into the RAM. Thus, the low-to-high transition of the clock causes the chip select and write enable flip-flops to be loaded with new data and immediately deselects a previous write by means of the clock going high. The data lines to the RAM and the address lines to the RAM may indeed change to new values based on the low-to-high transition of the clock. When the clock goes from high-to-low, if the chip select is low and the write enable is low, a write cycle is begun and the data at the RAM data inputs will be written into the selected address. If the write enable is high or the chip enable is high, data will not be written into the memory.

One of the features of this configuration of memory that has registers on all of the address lines, data input lines and data output lines as well as the control lines, is to provide the highest possible clock rate in the system. All that is necessary is that the data, address, chip select, write enable and clock enables signals meet the required set-up and hold time with respect to the clock. In this manner, fully asynchronous operation is achieved. The IDT7MP6025 is offered as a compact, cost-effective 43-pin plastic SIP module.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



PIN NAMES

| $A_{0-15}$ | Addresses |
| :---: | :---: |
| CK | Clock |
| $\mathrm{DI}_{0-7}$ | Data Input |
| $\mathrm{DO}_{0-7}$ | Data Output |
| DI-CLKEN | Data Input Clock Enable |
| A-CLKEN | Address Clock Enable |
| DO-CLREN | Data Output Clock Enable |
| $V_{C C}$ | Power |
| GND | Ground |
| CS | Chip Select |
| WE | Write Enable |
| OE | Output Enable |

NOTE:

1. For module dimension, please refer to module drawing M18 in the packaging section.

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | RATING | COMMERCIAL | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage with Respect to <br> GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | mA |

NOTE:
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational'sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{H}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20ns.

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{C C}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IL}_{\mathrm{L}} \mathrm{l}$ | Input Leakage (Address \& Control) | $V_{C C}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}$ | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{HL}_{\mathrm{L}} \mathrm{l}$ | Input Leakage (Data) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}$ IN $=G N D$ to $\mathrm{V}_{\text {CC }}$ | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}}$ | Output Leakage | $\begin{aligned} & V_{\text {CC }}=\text { Max., } \overline{\text { CS }}=V_{\text {OUT }} \\ & V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $V_{\text {CC }}=$ Min., $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $V_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{lccl}^{\text {cher }}$ | Operating Current | $\begin{aligned} & f=0, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{LL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max.; } \\ & \text { Output Open } \end{aligned}$ | 725 | mA |
| $\mathrm{I}_{\mathrm{CO} 2}$ | Dynamic Operating Current | $\begin{aligned} & V_{C C}=\text { Max.; } \\ & C S=V_{L L} ; f \\ & =f_{\text {MAX }} \\ & \text { Output Open } \end{aligned}$ | 950 | mA |
| $\mathrm{I}_{\text {SBI }}$ | Standby Power Supply Current | $\begin{aligned} & \overline{C S} \geq V_{C C}-0.2 \mathrm{~V} \\ & V_{N}>V_{C C}-0.2 \mathrm{~V} \\ & \text { or }<0.2 \mathrm{~V} \end{aligned}$ | 125 | mA |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 20 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 22 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

AC ELECTRICAL CHARACTERISTICS
$V_{C C}=5 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | 7MP6025S35 |  | 7MP6025S45 |  | 7MP6025S55 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| ${ }^{\text {c }}$ CP | Read Cycle Time | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High Time | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {ct }}$ | Clock Low Time | 10 | - | 10 | - | 10 | - | ns |
| $t_{s}$ | Address, WE, CS, CE Set Up Time | 4 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Address, WE, CS, CE Hold Time | 4 | - | 6 | - | 6 | - | ns |
| $\mathrm{t}_{\mathrm{OZ}}{ }^{\text {(1) }}$ | Output Low 2 Time | - | 10 | - | 15 | - | 15 | ns |
| $\mathrm{t}_{\mathrm{OH}}{ }^{(1)}$ | Output High Z Time | - | 8 | - | 11 | - | 11 | ns |
| $\mathrm{t}_{\mathrm{PVD}}$ | Prop Delay to Valid Data Out | - | 10 | - | 15 | - | 15 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CP}}$ | Write Cycle Time | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High Time | 10 | - | 10 | - | 10 | - | ns |
| ${ }_{\text {cha }}$ | Clock Low Time | 23 | - | 30 | - | 37 | - | ns |
| $\mathrm{t}_{\text {s }}$ | Data, Addr, WE, CS, CE Set Up Time | 4 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data, Addr, WE, CS, CE Hold Time | 4 | - | 6 | - | 6 | - | ns |

NOTE:

1. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE ${ }^{(1)}$


NOTE:

1. The device must be selected by a $\overline{C S}$ level for the conditions above to take place.

## TIMING WAVEFORM OF WRITE CYCLE



NOTES:

1. Either $\overline{C S}$ or WE can be used to trigger a write cycle, provided that the other signal is low at the same time.
2. When a write is terminated, either CS or WE must become high at least one $t_{S}$ before the next rising edge of CLK.

TRUTH TABLE

| MODE | CS | OE | CK | DO-CLKEN | DI-CLKEN | A-CLKEN | WE | OUTPUT | : POWER |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | H | $\dagger$ | H | H | H | X | High Z | Standby |
| Read | L | L | $\dagger$ | L | X | L | H | Low Z | Active |
| Read | L | H | $\uparrow$ | L | X | L | H | High Z | $\vdots$ Active |
| Write | L | H | T | H | L | L | L | High Z | Active |

AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLz}} \mathrm{t}_{\mathrm{chz}} \mathrm{t}_{\mathrm{OHz}}$, $t_{w H z}$ and $t_{o w}$ )

* Including scope and jig.


## ORDERING INFORMATION



## FEATURES:

- High-density $256 \mathrm{~K} / 128 \mathrm{~K}$ CMOS static RAM modules
- $16 \mathrm{~K} \times 16$ organization (IDT8MP656S) with $8 \mathrm{~K} \times 16$ option (IDT8MP628)
- Upper byte $\left(1 / \mathrm{O}_{9-16}\right)$ and lower byte ( $/\left(\mathrm{O}_{1-8}\right.$ ) separated control - Flexibility in application
- Fast access times
- 40ns (max.)
- Low power consumption
- Active: less than 825 mW (typ. in $16 \mathrm{~K} \times 16$ organization)
- Standby: less than 20 mW (typ.)
- Cost-effective plastic surface mounted RAM packages on an epoxy laminate (FR-4) substrate
- Offered in an SIP (single in-line) package for maximum space-savings
- Utilizes IDT7164s-high-performance 64 K static RAMs produced with advanced CEMOS ${ }^{T M}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT8MP656S/IDT8MP628S are $256 \mathrm{~K} / 128 \mathrm{~K}$-bit high-speed CMOS static RAMs constructed on an epoxy laminate substrate using four IDT7164 8K x 8 static RAMs (IDT8MP656S) or two IDT7164 static RAMs (IDT8MP628S) in plastic surface mount packages.

Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address $A_{13}$ to select one of the two $8 \mathrm{~K} \times 16$ RAMs as the by-16 output and using LB and UB as two extra chip select functions for lower byte ( $/ / \mathrm{O}_{1-8}$ ) and upper byte ( $/ / \mathrm{O}_{9-18}$ ) control, respectively. (On the IDT8MP628S $8 \mathrm{~K} \times 16$ option, $\mathrm{A}_{13}$ needs to be externally grounded for proper operation.) Extremely high speeds are achievable by the use of IDT7164s, fabricated in IDT's highperformance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest $256 \mathrm{~K} / 128 \mathrm{~K}$ static RAMs available.

The IDT8MP656S/IDT8MP628S are available with maximum operating power consumption of only 1.8 W (IDT8MP656S $16 \mathrm{~K} \times 16$ option). The modules also offer a full standby mode of 330 mW (max.).

The IDT8MP656S/IDT8MP628S are offered in a 40-pin plastic SIP. For the JEDEC standard 40-pin DIP, refer to the IDT8M656S/ IDT8M628S.

All inputs and outputs of the IDT8MP656S/IDT8MP628S are TTL-compatible and operate from a single 5V supply. (NOTE: Both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



SIP
FRONT VIEW
NOTE:

1. For module dimensions, please refer to module drawing M17 in the packaging section.

## PIN NAMES

| $A_{0-13}$ | Addresses |
| :--- | :--- |
| $I_{1-18}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| GND | Ground |
| $\overline{\mathrm{UB}}$ | Upper Byte Control |
| $\overline{\mathrm{LB}}$ | Lower Byte Control |

## NOTES:

1. Both $V_{C c}$ pins need to be connected to the 5 V supply and both GND pins need to be grounded for proper operation.
2. On IDT8MP628S, 128 K ( $8 \mathrm{~K} \times 16$-Bit) option, $\mathrm{A}_{13}$ (Pin 39) is required extemal grounding for proper operation.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $V_{c c}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{C C}($ Min. $)=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}($ Max. $)=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}=-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT8MP656S MIN. TYP. MAX. |  |  | IDT8MP628S MIN. TYP. MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{HL}_{\mathrm{L}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max.; $\mathrm{V}_{\mathbb{I N}}=\mathrm{GND}$ to $\mathrm{V}_{\text {cC }}$ | - | - | 15 | - | - | 15 | $\mu \mathrm{A}$ |
| ILLOI | Output Leakage Current | $\begin{aligned} & V_{C C}=M_{\text {ax }} \\ & C S=V_{H} \cdot V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | - | - | 15 | - | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{ICCX18}$ | Operating Current $\ln$ X16 Mode | $\begin{aligned} & \overline{C S}, \overline{U B} \& \overline{L B}=V_{I L} \\ & V_{C C}=\text { Max., Output Open } \\ & f=f_{\text {mAX }} \end{aligned}$ | - | 165 | 330 | - | 150 | 300 | mA |
| $\mathrm{l}_{\text {ccx } 8}$ | Operating Current In X8 Mode | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{LL}}, \overline{U B} \text { or } \overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{LI}} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max., Output Open } \\ & \mathrm{f}=\mathrm{f}_{\text {MAX }} \end{aligned}$ | - | 100 | 200 |  | 80 | 170 | mA |
| $\begin{aligned} & \mathrm{I}_{\mathrm{sB} \&} \\ & \mathrm{I}_{\mathrm{sB} 1} \end{aligned}$ | Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{UB} \geq \mathrm{V}_{\mathrm{H}} \text { and } \overline{\mathrm{LB}} \geq \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{CC}}=M \text { Max. } \\ & \text { Output Open } \end{aligned}$ | - | 4 | 60 | - | 2 | 30 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | - | - | 2.4 | - | - | V |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $\mathbf{t}_{\mathbf{c L Z} 1,2}, \mathrm{t}_{\mathrm{OLz}}, \mathrm{t}_{\mathbf{C H z 1}, 2}, \mathrm{t}_{\mathrm{OHZ}}$, tow $^{\left(t_{\text {whz }}\right)}$
*Including scope and jig.
AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETERS | IDT8MP656S40 IDT8MP628S40 MIN. MAX. |  | IDT8MP656S50 IDT8MP628S50 MIN. MAX |  | IDT8MP656S70 IDT8MP628S70 MIN. MAX |  | IDT8MP656S85 IDT8MP628S85 MIN. <br> MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 40 | - | 50 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 40 | - | 50 | - | 70 | - | 85 | ns |
| ${ }^{\text {A ACS }}$ | Chip Select Access Time | - | 40 | - | 50 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\mathrm{clz1,2}}{ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - | 25 | - | 30 | - | 40 | - | 50 | ns |
| $\mathrm{t}_{\mathrm{OZ}^{(1)}}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{(1)}$ | Chip Select to Output in High Z | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| $\mathrm{t}_{\mathrm{OHz}}{ }^{(1)}$ | Output Disable to Output in High Z | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| t | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {PU }}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}{ }^{(1)}$ | Chip Deselect to Power Down Time | - | 40 | - | 50 | - | 70. | - | 85 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ w | Write Cycle Time | 40 | - | 50 | - | 70 | - | 85 | - | ns |
| ${ }^{\text {t }}{ }_{\text {cw }}$ | Chip Selection to End of Write | 5 | - | 45 | - | 65 | - | 75 | - | ns |
| ${ }^{\text {t }}$ W | Address Valid to End of Write | 35 | - | 45 | - | 65 | - | 75 | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Set-up Time | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {w }}$ W | Write Pulse Width | 30 | - | 40 | - | 55 | - | 65 | - | ns |
| ${ }^{\text {wn }}$ | Write Recovery Time | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| ${ }^{\text {WHHZ }}{ }^{(1)}$ | Write Enable to Output in High Z | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {d }}$ W | Data to Write Time Overlap | 15 | - | 20 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {t }}$ DH | Data Hold from Write Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OW }}{ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTE:

1. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$ for 16 output active.
3. Address valid prior to or coincident with CS transition low.
4. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{iL}}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. WE or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{wH}}$ ) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or WE going high to the end of write cycle.
4. During this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. During aWE controlled write cycle, write pulse ( $\left.\left.t_{W P}\right)>t_{W H Z}+t_{D W}\right)$ to allow the I/O drivers to turn off and data to be placed on the bus for the required $t_{D W}$. If $O E$ is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $\mathrm{t}_{\text {wp }}$.

## TRUTH TABLE

| MODE | $\overline{\mathrm{CS}}$ | UB | LB | $\overline{O E}$ | WE | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | X | X | High Z | Standby |
| Standby | $L$ | H | H | X | X | High Z | Standby |
| Read | L | L | L | L | H | Dout 1-16 | Active |
| Lower Byte Read | L | H | L | L | H | Dout ${ }_{\text {1-8 }}$ | Active (X8) |
| Upper Byte Read | L | L | H | L | H | Dout $_{9-16}$ | Active (X8) |
| Read | L | L | L | H | H | High Z | Active |
| Lower Byte Read | L | H | L | H | H | High Z | Active (X8) |
| Upper Byte Read | L | L | H | H | H | High Z | Active (X8) |
| Write | L | L | L | X | L | $\mathrm{D}_{\mathrm{IN}_{1-16}}$ | Active |
| Lower Byte Write | L | H | L | X | L | $\mathrm{DiN}_{1-8}$ | Active (X8) |
| Upper Byte Write | L | L | H | X | L | $\mathrm{D}_{\text {ING-18 }}$ | Active (X8) |

CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 40 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.


## ORDERING INFORMATION


Product Solector and Cross Pererence cuides
Technology/Gapabinies
Qually and Reliability
Staic FAME
Wuhtupor Rams
FHO Memoris
Digital Signal Processing (DSP)
Bu. Bice Microprocessor Devices (NICROSHIOETM) and EDC
Reduced Instruction Set Computer (RISC) Processors
Logic Devices
Data Conversion
ECI Products
Subsystems Modules
Application and Technical Notes
Package Diagram Outlines

## TABLE OF CONTENTS

CONTENTS PAGE
Application and Technical Notes
Technical Notes
TN-02 Build a 20 MIP Data Processing Unit ..... 14-200
TN-03 Using the IDT49C402A ALU ..... 14-203
TN-04 Using High-Speed $8 \mathrm{~K} \times 8$ RAMs ..... 14-207
TN-05 FCT-Fast, CMOS TTL-Compatible Logic ..... 14-209
TN-06 Designing with FIFOs ..... 14-251
TN-07 Fast RAMs Give Lowest Power ..... 14-253
TN-08 Operating FIFOs on Full and Empty Boundary Conditions ..... 14-254
TN-09 Cascading FIFOs or FIFO Modules ..... 14-257
TN-10 Dual-Port RAM Address Arbitration Metastability Testing ..... 14-260
TN-11 Cache Timing for the 68020 ..... 14-264
TN-12 Using IDT's Video DACs in 5V Only Systems ..... 14-266
TN-13 Cache Timing for the 80386 ..... 14-268
TN-14 Expand Your IDT49C403 ..... S14-1
TN-16 Programmable Length Shift Registers Using RAMs and Counters ..... S14-4TN-18
Application Notes
AN-01
AN-02
Using the IDT7MB6049 Cache Module ..... S14-6
Dual-Port RAMs Simplify Communications in Computer Systems (Rev. 1) ..... 14-9AN-03Understanding the IDT7201/7202 FIFO14-1
Trust Your Data with a High-Speed CMOS 16-, 32-, or 64-Bit EDC ..... 14-22
AN-04
High-Speed CMOS TTL-Compatible Number-Crunching Elements for Fixed- andFloating-Point Arithmetic14-30
AN-05 Separate I/O RAMs Increase Speed and Reduce Part Count ..... 14-36
AN-06
16-Bit CMOS Slices - New Building Blocks Maintain Microcode Compatibility Yet Increase Performance ..... 14-41
AN-07 Cache Tag RAM Chips Simplify Cache Memory Design ..... 14-47
AN-08 CMOS Breathes New Life Into Bit-Slice ..... 14-56
AN-09 Dual-Port RAMs Yleld Bit-Slice Designs Without Microcode ..... 14-68
AN-10 Low-Power and Battery Back-Up Operation of CMOS Static RAMs ..... 14-74
AN-11 A Powerful New Architecture for 32-Bit Bit-Silice Microprocessor ..... 14-86
AN-12 Using the IDT721264/65 Floating-Point Chip Set ..... 14-95
AN-13 The IDT49C04 32-Bit Microprogram Microprocessor ..... 14-111
AN-14 Dual-Port RAMs with Semaphore Arbitration ..... 14-139
AN-15 Using the IDT72103/04 Serial-Parallel FIFO ..... 14-146
AN-16 SPC ${ }^{\text {TM }}$ Provides Board and System Level Testing Through a Serial Scan Technique ..... 14-154
AN-17 FIR Filter Implementation Using FIFOs and MACs ..... 14-193
AN-18 High-Performance Controllers Need Microprogramming ..... 14-197
AN-19 RISC and the Memory Hierarchy ..... S14-9
AN-20 Static RAM Timing ..... S14-12
AN-22 Performance Advantages with IDT's Flagged FIFOs ..... S14-26
AN-23 High-Performance Fixed-Point Fast Fourier Transform Processor ..... S14-31
AN-24 Designing with the IDT49C460 and IDT39C60 Error Detection and Correction Units ..... S14-49
AN-25 The Key Advantages of Multi-Port Static RAMs ..... S14-63
AN-26 Interrupt Latency and Handling in the IDT79R3000 ..... S14-67
AN-27 Cache Design Considerations Using the IDT79R3000 ..... S14-72
AN-28 Using the IDT79R3000 in a Multiprocessor Organization ..... S14-78
AN-30 The Complete High Performance Cache System for the 80386 Microprocessor ..... S14-83 EXPAND YOUR
IDT49C403

## INTRODUCTION

One of the key features of the IDT49C403 that distinguishes it from other registered ALUs, such as the IDT49C402, is its 3-bus architecture which allows for flexibility expanding its function. This technote shows how the ALU can be expanded in an example employing a very high speed fixed point multiplier. The technote goes on to further demonstrate the flexibility of the IDT49C403 in an example expanding the register file using a 2 K by 16 Dual Port RAM.

## EXPANDING THE ALU

The IDT49C403 (Figure 1) is comprised of a 3-Port register file tightly coupled with an ALU. There are 3 data buses which go on and off this device-DA, DB, and Y. These are 16 bit buses and are bidirectional, each with its own output enable control, $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB}}$, and $\overline{O E Y}$ respectively. The onboard 64 location by 16 register file is capable of outputting two 16 -bit words simultaneously, the contents of which are selected by the address buses A and B. Data is written back into the register file via the Y bus to the location identified by the B address bus. The Y bus is also connected to the output of the ALU.


Figure 1. The IDT49C403 16-Bit Registered ALU
The flow of data in and out of the register file is controlled primarily by the system clock (CP). The output of the register file is put into two latches which hold the data constant through the write cycle. When the clock CP is HIGH, the register file is in the Read mode and the latches are transparent. When the clock is LOW the register file enters into a Write mode and the latches are closed, thus holding the data previously fetched during the Read portion of the cycle. Data is written when CP is LOW, the instruction enable $\overline{I E N}$ is LOW and the write enable WE is LOW.

The data from the latches travels through output buffers and onto the DA and DB buses as well as into the ALU. When OEA or $\overline{O E B}$ are LOW, data is supplied from the register file to the DA or DB bus and to the ALU. When either of these control lines are HIGH the respective data bus becomes an input and data can be fed from an external source into the ALU. The Y bus is the output bus of the ALU. When $\overline{\mathrm{OEY}}$ is low the data present on the Y bus comes from the ALU. When $\overline{O E Y}$ is high data can be brought onto the chip through the $Y$ bus and written into the RAM.

The IDT7217 (Figure 2) is a fixed point multiplier capable of providing a $16 \times 16$-bit multiply in 20 ns . It too is organized with 3 data buses going on and off the chip. The $X$ and $Y$ buses are the input into the multiplier chip. Data coming in on these buses is captured in the $X$ register and $Y$ register on every rising edge of $C P$. The two enable signals ENX and ENY are used as clock enables for the $X$ and $Y$ register respectively and control which given cycle new data will be loaded. On every cycle the output of the $X$ and $Y$ registers are multiplied together, the result being a 32-bit binary number which is clocked into the MSP and LSP register on the rising edge of CP. Again, the enable signal ENP is used to control which cycle will load these two registers. Two paths are provided for bringing data off the chip. The LS P register contents may be read back out onto the $Y$ bus through a buffer controlled by OEL. When OEL is low the $Y$ pins become output pins. The other path is through a multiplexer which selects the contents of the MSP or LSP registers. The multiplexer is controlled by MSPSEL. $\overline{\mathrm{OEP}}$ is the control line which controls when the $P$ Port will be driven with the data selected by the multiplexer at the output of MSP and LSP.


Figure 2. Block Diagram of IDT7217 $16 \times 16$ Multiplier
The functionality of the IDT49C403 can be expanded by connecting an IDT7217 in parallel with the ALU on the IDT49C403. This is accomplished by connecting the X bus to the DA bus and the $Y$ bus to the DB bus, thus providing a path to take data out of the
register file on the IDT49C403 and place it into the $X$ and $Y$ registers on the IDT7217 (Figure 3a). On the following clock edge the results are put into the MSP and LSP registers of the IDT7217 at which point the data can be read out on the $P$ bus which is connected to the $Y$ bus. The $Y$ bus then is used to write data back into the register file as shown in Figure 3b. Therefore operands go out on the DA and DB bus and results come back on the Y bus.

The FT control input on the IDT7217 can be used to make the MSP and LSP registers transparent. In this way the multiplier would have only one pipeline delay thus allowing the actual multiply and register file update to happen in one cycle.


Figure 3b.

Figure 3. Data Flow Between the IDT49C403 and IDT7217

An alternate path for bringing results into the IDT49C403 is using the $Y$ bus of the IDT7217 as shown in Figure 4. By lowering $\overline{O E L}$ the $Y$ bus becomes an output. Correspondingly the $\overline{O E B}$ signal on the IDT49C403 must be brought HIGH. The data then can
be brought back on the DB bus, passed through the ALU, possibly added with an accumulation value in the register file, and written back into the accumulation register in the register file.


Figure 4. Alternate Data Flow From the IDT7217 to the IDT49C403

## EXPANDING THE REGISTER FILE

Three buses on the IDT49C403 also make it convenient for expanding the register file. In the previous discussion we explored how data has been taken out of the register file via the DA and DB buses. In this section we explore how data can be brought from external memory on the DA and DB buses, pass through the ALU and the result brought out on the Y bus is written back into the external memory or register file.

The IDT7133, ( $2 \mathrm{~K} \times 16$ Dual Port RAM) is an ideal selection with respect to register file expansion. It is comprised of two address buses and two data buses which can be operated at the same time in both the read or the write modes. In the first example shown in Figure 5, the Dual Port RAM is configured in such a way that in one
half of the cycle (CP HIGH) two operands may be read out of the Dual Port RAM and passed through transparent latches. When the clock goes LOW, the latches are then closed providing continuous data to the ALU. The result may be brought out on the Y bus which is then enabled back onto the B port data bus. At this point the Dual Port RAM could be put into the write mode on the B side, thus turning the B data bus around and writing the results back in. Also, the A side at this point could be turned around and new data could be brought in from the outside host system and written into the Dual Port RAM. The advantage of this configuration is that two operands can be fetched simultaneously from the Dual Port RAM at the beginning of the cycle and on the last part of the cycle two values can be written back into the Dual Port RAM, one being the result from the ALU and one being from the host system.


Figure 5. Expanding the IDT49C403 Register File with Dual Port RAM

In the second design example shown in Figure 5, the Dual Port RAM provides one operand while the host system might be providing the other operand. The host system may be buffered through some memory device like another Dual Port RAM or a FIFO. The result of the IDT49C403 could be written back into the Dual Port RAM on the B port. Thus the A port would be dedicated to only reading operands and the B port would be dedicated only to writing the results. This architecture can run much faster because the data buses are not constantly being switched from input to output.

## CONCLUSION

Because of the 3-bus architecture, the IDT49C403 allows for easy expansion of the chip register file as well as expanding the ALU. These three buses not only add flexibility, but they also increase the bandwidth going on and off the ALU. While the IDT49C402 may operate at a slightly faster cycle time, the IDT49C403 has fifty percent more bandwidth capability in its third data bus, thus making it an ideal choice in certain applications.

## By David C. Wyland

Programmable length shift registers can be made using counters and RAMs. These shift registers can be quite long and reprogrammed during use if desired.

A block diagram of a programmable length shift register made from a RAM and counter is shown in Figure 1. This shift register can be from one to 16,384 words long by four bits per word. It can shift at clock cycle times down to 38ns for 15ns RAMs and FCT161A counters.

The RAM and counter configuration provide a circular buffer. The counter size (in total counts) sets the size of the circular buffer. The counter points to the next location for storing data in this buffer.

Before storing new data at this location, the old data is read out and latched. As the counter walks around the ring, the old data is continuously read out and new data written in.

The programmable length is provided by the counter. In the case shown, the counter counts from zero and increments up to the compare value which is the shift register effective length minus 1. The 521 comparator output is active at this maximum count and causes the counter to be parallel loaded with zero, effectively resetting the counter.


Figure 1. Variable Length RAM Based Shift Register Block Dlagram

Timing for this shift register is shown in Figure 2. Data is read out from the RAM during the first half of the clock cycle and latched in the 373 during the second half. Data is written into the RAM in the
second half, and the counter is incremented at the end of the cycle. Clock cycle time calculations are shown in Table 1.


Figure 2. Variable Length RAM Based Shift Register Timing Dlagram

Table 1. Clock Cycle Time Calculations

| Counter settling time: FCT161A | 7.2 ss |
| :--- | :---: |
| RAM access time: IDT6167SA15 | 15.0 |
| Latch setup time: FCT373A | $\underline{2.0}$ |
| Clock high time, minimum | 24.2 ns |
| Clock low time = RAM write time: IDT6167SA15 | $\underline{13.0}$ |
| Total | 37.2 ns |

By Kelly Maas

The IDT7MB6049 is a complete cache module for the R3000 RISC processor and is designed for both single- and multi-processor systems. It has two banks of SRAM, each configured as $16 \mathrm{~K} \times 60$, and each with address latches. One bank is used to cache data, and the other is used to cache instructions. They share a data bus, allowing one bank to be accessed at a time.

Use in multi-processor systems is facilitated by a second address bus and an additional set of latches for that bus. This bus is used in multi-processor applications to latch an address from a source other than the R3000. This allows the system to invalidate entries in the data cache in conjunction with the R3000. This is done in order to maintain cache coherency. The second address latch for the instruction cache is included in the module for symmetry, although normally no invalidations are done to the instruction cache. Only data cache invalidation is described below. Instruction cache invalidation would require cache swapping.

When the system wants to invalidate an entry in the data cache, it forces the R3000 into an MP Stall by asserting CpCond(3). During the one clock cycle that it takes for the processor to enter the MP Stall, it is the responsibility of the system to disable the output of the latch which supplies the processor's address to the data cache, and enable the output of the latch which supplies the invalidate address. The module pins P1OE*(1) and P2OE*(1) are used for this purpose. It is important that they should never be activated simultaneously since the outputs of the latches are tied together. The same applies to P1OE*(2) and P2OE*(2) for the instruction cache. Both address latches of the data cache are normally clocked by the same DClk signal from the R3000 through the P1LE(1) and P2LE(1) pins of the 7MB6049.

Once the processor is in MP Stall, it strobes DRd* white CpCond(2) is unasserted, allowing the system to read the contents of the cache. The actual invalidation of data cache entries begins when the system asserts CpCond(2) and provides the appropriate invalidate address. CpCond(2) causes the R3000 to output an invalid bit and strobe DWr*. Multiple invalidations are performed by keeping $\mathrm{CpCond}(2)$ and (3) asserted, and changing the invalidate address. Note that the invalidate address timing must be consistent the processor timing. One suggestion is that the invalidate address input of the module be driven by a register that is clocked by SysOut.

The IDT7MB6049 has two chip select (CS*) signals. Both of these should be grounded if the cache is not depth expanded. The four output enable (OE*) and four write enable (WE*) signals are
split evenly between the data and instruction caches: (1-2) control the data cache, and (3-4) control the instruction cache.

OE*(1-2) of the 7MB6049 connect to DRd1* and DRd2* on the R3000. DRd1* and DRd2* are identical, and the load should be distributed evenly between them. Likewise, OE*(3-4) connect to IRd1* and IRd2*. WE*(1-2) connect to DWr1* and DWr2*, and WE* (3-4) connect to DWr ${ }^{*}$ and DWr2*.
The convention of the pin naming of the 7MB6049 is that P1 refers to the address from the R3000, and that P2 refers to the (invalidate) address from the system. Likewise, (1) refers to the data cache and (2) refers to the instruction cache. As shown in Figure 2, P1LE*(1) and P2LE* (1) are typically connected together to DCIk since they latch addresses into the two data cache latches. P1LE*(2) and P2LE*(2) likewise connect together to IClk, although P2LE*(2) is not used if instruction cache invalidation is not performed.
Similarly, P1OE*(1) and P1OE*(2) are typically connected together so that the outputs of the two R3000 address latches are enabled and disabled together, while P2OE* $^{*}$ (1) and P2OE* (2) can together control the output of the invalidate address latches. P2OE*(2) may be pulled continuously high if the instruction invalidate address latch is unused.

The 60 data I/O pins of the module are labeled $D(0)$ to $D(59)$. Although the ordering of the data and address pins of a RAM is normally arbitrary and can be ignored, that is not the case with the 7MB6049. Because of steps taken to reduce the chip count and power consumption of the module, Tag(12)-Tag(15) of the R3000 must connect to $\mathrm{D}(36)-\mathrm{D}(39)$ on the $7 \mathrm{MB6049}$, and AdrLo(12)-AdrLo(15) of the R3000 must connect to P1A(10)-P1A(13) on the 7MB6049. The order in which the other I/O pins are connected is not critical. Table 1 shows recommended I/O pin connections between the R3000 and the 7MB6049.

| R3000 Slgnals |  | IDT7MB6049 Signals |
| :--- | :--- | :---: |
| data | Data(0) - Data(31) | $D(0)-D(31)$ |
| data parity | DataP(0) - DataP(3) | $D(32)-D(35)$ |
| tag | Tag(12) - Tag(31) | $D(36)-D(55)$ |
| tag parity | TagP(0) - TagP(2) | $D(56)-D(58)$ |
| tag valid | TagV | $D(59)$ |

Table 1. Connection of Data and Tag Buses


Figure 1. Block Diagram of the 7MB6049


Figure 2. Pin Connections of the 7MB6049


By Michael J. Miller

The goal of every computer architecture is to decrease the time it takes to execute a task. With RISC the goal is no different, but the way this is achieved is different than previous architectures such as CISC. To achieve this desired goal, many aspects of CPU design must be addressed. One of the techniques used in RISC to achieve a faster execution rate is to implement a reduced instruction set to gain shorter clock cycles. However it is not sufficient to just speed up the cycle time of the processor. One must pay attention to how to best feed the streamlined processor. In other words, the architect needs to solve the problem of how to support the increased instruction and data bandwidth required by the CPU. Beyond speeding up the datapath, the architect must also address issues such as how to achieve efficient exception handling, fast context switching, memory management and fast Floating Point operation. For further performance, the architect must also address how to tie together multiple copies of this architecture to achieve ever increasing power. This application note will concentrate on how these issues are addressed by the IDT79R3000.

## The Performance Equation

The measurement of performance is the time it takes to complete a task, (which is a product of the number of instructions to be executed for the task, the number of cycles per each instruction and cycle time (Figure 1.)) The architects of some of the most recent generation of CPUs (CISC) have spent most of their time addressing the number of instructions per task. By increasing the complexity of the instruction set, the number of instructions to execute the task was decreased. However, each term of the basic performance equation is not independent from the others. In increasing the complexity of the instructions, the number of cycles to execute the instructions increased. The RISC philosophy is to roll-back the complexity of the instructions and reduce the cycles per instruction. This reapportions the resources of the silicon to execute more instructions in parallel as well as include structures to control cache and memory management.

$$
\frac{\text { TIME }}{\text { TASK }}=\frac{\text { INSTRUCTIONS }}{\text { TASK }} \times \frac{\text { CYCLES }}{\text { INSTRUCTION }} \times \frac{\text { TIME }}{\text { CYCLE }}
$$

Figure 1. Performance Equation
The first term of the performance equation is the number of instructions per task. Whether it be RISC or CISC, the number of instructions to be executed can be minimized by optimizing compilers that have come into their own in the last 6 years. RISC strives to take advantage of these optimizing compilers by including simple register to register instructions which can be utilized more efficiently by the compiler. Additionally, it takes less time to operate on data already in the register than it does to go external to the CPU. The RISC philosophy is to include a large number of registers on the CPU chip and to require the compiler to make efficient use of the registers through effective allocation. Register allocation is an operation that allows optimizing compilers to achieve some of the biggest gains in performance.

In choosing those instructions to be included in the architecture, the designers of RISC analyzed the typical programs executed on
the CPU. It was found that about $90 \%$ of all instructions executed in a task were simple loads and stores, ALU operations and branches. If the architects could speed up these instructions, they could make a significant performance gain. The other $10 \%$ of instructions were more complex operations. Previous generations of CPUs used more of the silicon for this $10 \%$ than they used for the $90 \%$ of simple operations. It was found that few architectural additions could be made to speed up this $10 \%$ of the instruction space without slowing the execution of the other $90 \%$ of the instructions. Therefore, RISC design focuses in the area that promises the biggest gain, i.e. the simpler instructions.

Once the architects isolated the key instructions to speed up, they could minimize the cycles that it took to execute those instructions. Pipelining was employed so that on every clock cycle a new instruction could be started before the previous one completed. Although the goal of RISC is to execute one instruction on every clock cycle, not all instructions can be completed on one clock cycle. Some Instructions have a latency effect. These instructions typically are branches, loads and stores. Therefore, the task is to remove the latency as much as possible in these instructions to achieve the single-cycle execution goal. These latencies are mainly caused by the external memory pipelines for loads and branches. When branching, the way the test conditions are determined has the most affect on the latency. Fast RISC CPUs therefore, only compare operands for equality or against zero to eliminate carry/propagate chains in ALUs. This solution simplifies the architecture for increased speed without compromising the power.

The third part of the equation is to maximize the clock speed. This is done through improving the process technology that is used to implement the architecture, (such as bipolar, NMOS or CMOS), as well as the implementation of the architecture in it's logical form. As the internal delays are decreased and clock cycles shortened, the impact of external paths becomes greater. With RISC, the critical path extemal to the CPU is through the memory. To speed up the memory access for systems with big main memories implemented in DRAM, caches have been employed. The access time of the cache is determined by the organization and the implementation of the tag checking. Therefore, caches are integral to supporting the increased clock speed of RISC in big systems, but the caches alone cannot keep the CPU supplied.

## The Memory Hierarchy

Programs and data are stored in DRAMs and secondary storage devices like hard disks which have slow access times in comparison with a cycle time of the ALU. The total RISC system implementation utilizes a memory hierarchy where each level of the hierarchy is, in effect, a cache for the next level down. The top of the hierarchy is a very small fast cache (register file) while the bottom level (main memory) is slow and very large. As an example, to support 20 MIPS operation, the CPU needs at least 200 Mbytes/sec of instruction and data bandwidth while main memory typically only supports 28 Mbytes/sec (see Figure 2). Previous CPUs, like the 68020, only required 15 Mbytes/sec to support 1.5 MIPS of performance.


Figure 2. The Memory Hierarchy

The first level of the hierarchy is the register file that keeps the ALU fed with data. The management of the register file is performed at compile time. Without optimizing compilers, the total power of RISC cannot be realized.

The second level of the hierarchy is the instruction and data caches. Because RISC CPUs require a new instruction every clock cycle, the access time of the cache SRAM is the pacing delay in a RISC CPU's cycle time. To further increase the bandwidth into the RISC CPU, a separate cache for data is used.

The third level hierarchy is the main memory consisting of cache hard disks. Today's RISC CPUs employ on-chip a memory management unit (MMU) to manage the swapping of program segments between main memory and the disk. The Translation Lookaside Buffer (TLB) is a key element in the MMU that translates the logical addresses to the physical address of the programs stored in main memory. The TLB is a look-up table of addresses. Since circuitry to implement TLBs is costly in silicon area, TLBs are kept small and function as another cache for a large master look-up table kept in main memory.


Figure 3. Managing the Memory Hierarchy

## More than a Data Path

Therefore, RISC CPUs need not only a datapath, but also a memory hierarchy that must be managed by the CPU and software in order to operate efficiently. All levels of the hierarchy are used to feed the insatiable appetite of the instruction and data path of
today's RISC CPUs. Since the reduced instruction set is only one aspect of the RISC CPU technique, perhaps a more appropriate name would be Bandwidth Increased Streamlined Computer (BISC). This new term could be used at the 'risc' of adding more letters to todays' already full bowl of alphabet soupl

## STATIC RAM TIMING

By Mammad A. Safal

## INTRODUCTION

This application note is about timing parameters involved in the use of static RAMs. The application note describes these parameters, their individual meanings and their uses.

Optimum performance can be accomplished by understanding the timing of the memory element. A system which is designed using this knowledge will be fast and will not consume a lot of power.

The timing parameters are actually the reflection of the internals of the static RAMs. These internals will be discussed and the relationship between the timing at the cell level and the timing at the component level will become clear.

The timing parameters are divided into two groups: those that are involved with common I/O parts and those that are involved with the separate I/O parts.

In order to show the different aspects of the timing problem in static RAMs, two IDT 16K static RAMs will be used as examples.

## The RAM Cell

In order to better represent the different timing parameters involved in read or write operations in static RAMs, we will start with the basic memory cell. The basic memory cell of Integrated Device Technology is the four transistor cell (4T Cell shown in Figure 1).


Figure 1. Four Transistor Cell

In the four transistor cell of Figure 1, transistors Q2 and Q3 constitute a latch. When Q2 is on, it keeps Q3 off, and when Q3 is on, it keeps Q2 off. A zero (0) bit is accomplished by Q2 on and Q3 off. A one (1) bit is accomplished by Q3 on and Q2 off.

## WRITING INTO THE CELL

To write a one (1) into the cell, Row Select becomes active. Transistors Q1 and Q4 turn on. Bit-Line is forced high and Bit-Line is forced low. Transistor Q2 will turn off and transistor Q3 will turn on. Therefore, the contents of the latch becomes a " 1 ".

## READING FROM THE CELL

To read the contents of the cell, Row Select becomes active. Transistors Q1 and Q4 turn on. The state of the drains of transistors Q2 and Q3 becomes available on Bit-Line and Bit-Line. One of the two Bit-Lines will be pulled down through Q1Q2 or Q3Q4. If Bit-Line is high and Bit-Line is low, the contents of the latch is a " 1 ".

## RAM

A RAM is a RAM cell together with some logic interface for read or write operations. Figure 2 shows a one-bit RAM with some logic Interface in order to operate it.


Figure 2. One-Bit RAM

## WRITING TO THE ONE-BIT RAM

The writing operations of the one-bit RAM are performed in the following order:

- Force Bit-Line high and Bit-Line low (to write a " $1^{\text {" }}$ )
- Row Select goes high to select the cell to be written
- Q1 and Q4 turn on
- Q2's drain is pulled high towards the supply
- Q3's drain is pulled down to ground level
- Q2's gate will be low, therefore Q2 is OFF
- Q3's gate will be high, therefore Q3 is ON

As shown in Figure 2, in order to write, the control logic has to enable the differential write amplifier that is placed in the path of $\mathrm{D}_{\text {IN }}$. When a data bit has to be written into the latch, $\mathrm{D}_{\mathrm{IN}}$ is put through that differential amplifier which will charge up one of the bit lines and will charge down the other. The Row Select line has already selected the appropriate latch, and finally, the data is written into the cell.

## READING FROM THE ONE-BIT RAM

The reading operations of the one-bit RAM are performed in the following order:

- Row Select becomes active
- Q1 and Q4 turn on
- Bit-Line will charge to the value of the drain of Q2
- Bit-Line will charge to the value of the drain of Q3
- Read amplifier will evaluate the two Bit-Lines and will output the logic value corresponding to the content of the latch.
While reading from the latch, Row Select selects the appropriate latch. The control logic will enable the appropriate sense amplifier. The sense amplifier will sense the bit lines and output a value that will represent the content of the latch in question.

In Figure 2, the read amplifier is a differential amplifier that senses which bit line is being pulled low. Both bit lines start high and are pulled low by Q1Q2 or by Q3Q4. By sensing the movement of the bit line being pulled low, the time spent to determine the content of the latch is reduced.

## A $2 \times 2$ RAM ARRAY

Before showing the general picture, let us examine the inner connections of four cells arranged as a 2-word-by-2-bit RAM. Figure 3 shows the configuration of this memory array. This array could be extended in both directions.

AO selects the particular row that interest the user. If AO is low, RSO becomes active, and if it is high, RS1 becomes active. A1 selects the particular column that interest the user. If A1 is low, CSO becomes active, and if it is high, CS1 becomes active.

In the manner described above, if the user would like to access the latch placed on the top left part of the Figure 3A, A1A0 $=00$. Latch $(0,0)->A 1 A 0=00$
Latch $(1,0)->$ A1AO $=10$
Latch $(0,1)-->A 1 A 0=01$
Latch $(1,1)-->A 1 A 0=11$


Figure 3. A $2 \times 2$ Array

## A REAL PART

Before going into detail about the different aspects and trade-offs of the various approaches of reading or writing, let us take a look at Figure 4 which represents an actual part. This part
has 16 K of memory and is arranged in a $16 \mathrm{~K} \times 1$-bit manner (IDT6167). It is similar to the array shown in Figure 3 but has been expanded from $2 \times 2$ to $128 \times 128$.


Figure 4. Functional Block Diagram of IDT6167 16K x-Bit

The selection of a particular row is done using address lines A0---A4, A12 and A13. The selection of a particular column is done using address lines A5---A11. The chip select line ( $\overline{\mathrm{CS}}$ ), enables the row select logic and the write/read signal. Data In and Data Out paths are controlled by $\overline{\mathrm{CS}}$ and the $\overline{\mathrm{WE}}$ signal. If $\overline{\mathrm{CS}}$ and $\overline{W E}$ are active, the path for Data In becomes valid. If $\overline{\mathrm{CS}}$ is active and $\overline{W E}$ high, the path for Data Out becomes active. If $\overline{\mathrm{CS}}$ is not active, both paths are turned off.

## WRITING METHODS: WE vs. CS CONTROLLED WRITE

There are also two different ways for executing a write, i.e. the WE-controlled or the CS-controlled write. For the $\overline{W E}$-controlled write, the basic steps that one should consider are:

- Bring the address bits to the address pins
- Wait for the address pins to settle
- Select the chip
- Strobe the Write Enable pin: This will turn on the write amplifier switches
- Bring the data bits to the data pins
- Terminate the strobe
- Keep the data bits stable for a while

Chip Select controlled write uses a slightly different set of steps:

- Bring the Write Enable low (enabled)
- Bring the address bits to the address pins of the IC
- Wait for the address pins to settle
- Strobe the Chip Select: This will turn on the bit and row select switches
- Bring the data bits to the IC data pins
- Terminate the strobe
- Keep the data bits stable for a while


## READING FROM THE RAM ARRAY

During a read operation, the $\overline{W E}$ signal is high, disabling the write amplifiers and enabling the output drivers. In Figure 4, since the part is a by one ( $\times 1$ ) part, there is only one output driver and one write amplifier.

Once the sense amplifier is active, the address lines (using the row and column select logic) enable a particular memory cell. The state of the cell is sensed by the sense amplifier (read amplifier) which in turn will output the corresponding logic level.

The user has to wait a certain amount of time for the read amplifier to sense the value of the latch. This amount of time will correspond to the access time of the device.

Here are some steps representing a read operation:

- Select the device (CS low).
- Enable the read amplifier or sense amplifier ( $\overline{\text { WE }}$ high): This will actually turn on the driver at the output of the sense amplifier (see Figure 2)
- Wait for the access time
- Read the data bit out of the data bus


## COMMON I/O AND SEPARATE I/O

What we have discussed is called a Separate I/O part. Separate I/O means that you have separate input and output paths. As far as the user is concemed, it means that, at the device level, the part has different pins for the Data In and Data Out bits.

## A $2 \times 2$ COMMON I/O RAM ARRAY

There are aiso other memory parts that are called Common I/O RAMs. A common I/O part has only one path for the data bits and
this path is'bidirectional. At the cell level in a common I/O part, the $\mathrm{D}_{\text {IN }}$ line is connected directly to the Dout line. Figure 5 illustrates
the idea of a common I/O part at the cell level. It represents a $2 \times 2$ common I/O array of RAM.


Figure 5. A $2 \times 2$ Common I/O ARRAY

If the user decides to execute a write on a common I/O part, there will be one extra step to take compared to our previous set of steps illustrated for a separate I/O part. This extra step is just
turning off the output driver, enabling the input differential amplifier and finally executing a write into the array.

## A REAL COMMON I/O PART

Let us now take a look at another actual part from Integrated Device Technology. Figure 6 shows the functional block diagram of a $4 \mathrm{~K} \times 4$-bit memory device, the IDT6168.


Figure 6. Functional Block Diagram of $4 \mathrm{~K} \times 4$-Bit Common I/O Memory

In order to understand the different timing parameters involved in the read/write operation of the memory elements in general, let us examine Figure 6 in more detail.

## WRITING METHODS: WE vs. CS CONTROLLED WRITE

Writing is achieved using two different techniques. Similar to the previous section, a write can be achieved by either strobing the chip select or strobing the write pulse. Here is the sequence to follow if the WE (Write Pulse) controlled write is used:

- Bring the address bits to the IC address pins
- Select the IC by enabling Chip Select
- Wait for the address pins to settle
- Start the Write Pulse: This will turn off the output drivers and enable the input differential amplifier
- Bring the data bits to the IC data pins
- Turn off the write pulse
- Keep the data bits stable for a while after the Write pulse: This is required hold time for the cells to settle
The other way of writing is the Chip Select controlled write. The steps that follow are very similar to the steps taken for the separate I/O part. Here is the sequence:
- Bring the address bits to the IC address pins
- Wait for the address pins to settle
- Keep the Write Enable pin low: This will keep the output drivers off and allows the input differential amplifier to get enabled as soon as the CS goes low
- Bring the data bits to the IC data pins
- Strobe the Chip Select: This will enable the input differential amplifier for writing
- Bring the Chip signal high again: This will disable the input differential amplifier
- Keep the data bus stable for a while after the Chip Select pulse goes high: This is the required hold time for the cells to settle


## READING FROM THE COMMON I/O ARRAY

Again, reading the common I/O part is not very different from reading the separate $1 / O$ part. If the user decides to continuously read an entire block sequentially, the Chip Select signal should be kept low and the Write Enable signal high. In this way, the output drivers are enabled and the concerned memory cells are selected. The steps to follow are described below:

- Bring the address bits to the pins of the IC
- Select the IC by bringing the CS signal low
- Turn the outputs on by bringing the WE signal high: This step and the two above can be executed together
- Wait for a while for:

The concerned cells to be selected
The output drivers to be enabled (tzz)
The data bits to be valid (tacs)

- Read the Data Out of the IC after the above wait

Data will be available after $T_{A A}$ (address access time) from the last time the address changed or after $t_{\text {Acs }}$ (chip select access time) from the time $\overline{C S}$ became active, whichever is longer.
two different sorts of array. We have shown that the difference is not a big one (Separate I/O vs. Common I/O) and that the parts are not only similar in their base structure, but also similar in the way they work.

Then the description of the necessary steps to take for a write or a read operation was given. In order to finalize the idea about memory parts, and before going into further detail about the timing parameters and what they mean, Figure 7 shows a general block diagram representing a memory part.

## WHAT DID WE TALK ABOUT SO FAR?

We have talked about latches and how they work. We have described the structure of an array and then shown that there are


Figure 7. Block Dlagram for a Static RAM Memory Device

## TIMING

At this point let us divide the timing parameters into two different categories: those involved with common I/O and those involved with separate I/O. To have a better understanding of these parameters, let us take a look at various timing diagrams taken from actual devices that Integrated Device Technology produces.

## WRITING TO SEPARATE I/O SRAM

To start, let us take a look at the $16 \mathrm{~K} \times 1$-bit part (separate I/O), the IDT6167. As the reader remembers, there are two ways of accomplishing a write. Figure 8 illustrates the Write Enabled controlled write for the mentioned memory IC.

## WRITE ENABLED CONTROLLED WRITE



Figure 8. Timing Diagram for WE Controlled Write, IDT6167

Figure 8 shows the timing for Write Enabled controlled write and the steps described below relate to that Figure:

- Bring the address bits at the IC address pins. (At this point the user should keep the address bits stable throughout the write operation.) The Write Cycle time is twc during which the address must remain constant.
- Select the chip. At this point the chip is selected and tow is the chip select to end of write ( $\overline{\mathrm{WE}}$ signal) time. This is the minimum amount of time that the IC has to remain in a selected mode.
- Wait a while for the address pins to settle. The address set-up time is tas. During that particular time the user is giving the memory some time for the concerned cells to be selected with the row and column select logic.
- Strobe the Write Enable pin. This will enable the write differential amplifiers (since CS is active already). The write pulse width is twp. This is the minimum amount of time necessary for the WE signal to be active in order to give enough time for the cells to change state.
- Bring the data bits to the IC data pins. The data bits should be stable by the cells for at least tow, which is the data valid to end of write time. The set-up time is tow for the latches of the IC.
- Terminate the strobe. At this point, the $\overline{\text { WE }}$ signal is deactivated and the strobing is done.
- Keep the data bits stable for a while. This corresponds to the hold time for the latches of the IC, IDH. By holding the data bits stable during this time, the user is giving the cells a chance to settle at the correct logic state while the write switches turn off.
- This is the end of the cycle. At this point, the user can make an address transition for the next operation but remember, $\overline{\mathbf{C S}}$ or WE must be high during address transition. If the $\overline{C S}$ or the WE signals are not held high during an address transition, the address decoders can glitch when addresses change, and therefore, cause random cells to be written:

Figure 9 shows the timing for chip select controlled write and the steps described below relate to this Figure:

- Keep the Write Enable low (enabled). During a Chip Select controlled write, the Write Enable signal is low during the the Chip Select pulse. It should be active for at least the minimum. The write pulse width is twp.
- Bring the Address bits at the IC address pins.The user must keep the address bits stable throughout the write operation. The Write Cycle time is twc during which the address must remain constant.
- Wait for the address pins to settle. The address set-up time is $\mathrm{t}_{\mathrm{As}}$. During that time, the user is giving the memory time for the cells to be selected by the row and column select logic.
- Strobe the Chip Select. This will turn on the bit and row select switches and will bring the cells to a situation where they are ready to be written into. tcw is the chip select to end of write time. This is the minimum width of the CS strobe.
- Bring the data bits at the IC data pins. The Data bits should be stable at the cells for at least tow, which is the data valid to end of write time. The set-up time tow is for the latches of the IC.
- Terminate the strobe. At this point the $\overline{\mathrm{CS}}$ signal is deactivated and the strobing is done.
- Keep the data bits stable for a while. This corresponds to the Hold time for the latches of the IC. TDH is the data hold time. By holding the data bits stable during this time, the user is giving the cells a chance to settle at the correct logic state while the select lines turn off.
- This the end of the cycle. At this point the user can make an address transition for the next operation but remember, $\overline{\text { CS }}$ or WE must be high during address transition. If the $\overline{\mathrm{CS}}$ or the WE signals are not held high during an address transition, the address decoders can glitch when addresses change and, therefore, cause random cells to be written.


## CHIP SELECT CONTROLLED WRITE



Figure 9. Timing Diagram for CE Controlled Write, IDT6167

## TIMING FOR CONTINUOUS READ

Let us now take a look at the timing for a read cycle. Let us assume that the user wants to constantly read the IC. The WE
signal is high and the $\overline{\mathrm{CS}}$ signal is low, continuously. The timing that will apply is shown in Figure 10.

## TIMING WAVEFORM OF READ CYCLE NO. 1



Figure 10. Timing Waveform for Read Cycle No. 1

During this read cycle, the Write Enable (WE) is high (therefore disabled) and the Chip Select line is low ( $\overline{\mathrm{CS}}$, therefore enabled). The output drivers are turned on while the chip is selected, putting the IC in a constant read mode. The amount of time that the previous data will still be valid after an address transition has occurred is toн. Finally, after $T_{A A}$ has passed since the address transition, the valid data bits are available. Since $T_{A A-t o H ~}^{\text {is }}$ changing, data from the IC is not valid during this time.

Let us go through Figure 10 step by step:

- Bring the address bits to the IC address pins. The read cycle time parameter during which the address must remain constant is $t_{R C}$.
- At this point the previous data is still valid on the bus. This data is going to stay valid for toн, which is the output hold from address change time.
- At this point the valid data will appear at the pins. $T_{A A}$ is the IC access time and is the amount of time that has to pass since the address transition for the valid data to appear at the pins.
- At this point the IC is ready for a new address.


## TIMING FOR CS CONTROLLED READ

Figure 11 shows the timing of a chip select continuous read operation.

## TIMING WAVEFORM OF READ CYCLE NO. 2



Figure 11. Timing Waveform for Read Cycle No. 2

In Figure 11, it is assumed that the $\overline{W E}$ signal is high and that the address transition has occurred and the address is valid prior to the $\overline{\mathrm{CS}}$ transition to a low state:

- The $\overline{\mathrm{CS}}$ signal makes a high-to-low transition, therefore becoming active. trc is the read cycle time and represents the amount of time that this signal has to stay active.
- The Chip Select to Output in low Impedance state is tzz. This shows that tiz time after the $\overline{\mathrm{CS}}$ high-to-low transition the output drivers will be on.
- The Chip Select access time is tacs. This shows the amount of wait necessary after the high-to-low transition of the $\overline{\mathrm{CS}}$ signal before the valid data will appear at the output pins.
- Terminate the strobe. This will start turning off the output drivers. At this point the $\overline{\mathrm{CS}}$ signal will become inactive.
- From this point on, the output drivers are turning off and the valid data will be present for only $t_{H z}$ time after this point. $t_{H z}$ is the Chip Deselect to output in high impedance time parameter.


## WRITING TO COMMON I/O SRAM

Let us take a look at the $4 \mathrm{~K} \times 4$-bit part (Common I/O), the IDT6168. Figure 12 illustrates the Write Enabled controlled write for the common I/O RAM.

WRITE CYCLE NO. 1


Figure 12. Timing Diagram for WE Controlled Write, IDT6168

## TIMING FOR WE CONTROLLED WRITE

The steps described below relate to Figure 12:

- Bring the address bits to the IC address pins. At this point, the user must keep the address bits stable throughout the write operation. The Write Cycle time during which the address must remain constant is twc.
- Wait for the address pins to settle. The address set-up time is $\mathrm{t}_{\text {As }}$. During that time, the user is giving the memory time for the cells to be selected with the row and column select logic.
- Select the chip by enabling Chip Select. At this point the chip is selected and Tcw is the chip select to end of write (WE signal) time. This is the minimum amount of time the IC has to remain selected.
- Strobe the Write Enable pin. This will enable the write differential amplifiers (since CS is active already). The minimum write pulse width is twp. This is part of the amount of time necessary for the $\overline{\text { WE }}$ signal to be active in order to give enough time to the cells to change state. On the data out graph in Figure 12 (bottom), the
user should notice that at this time, the output drivers start to turn off and, in twz time, they will be completely in the high impedance state.
- Bring the data bits to the IC data pins. The data bits should be "seen" by the cells for at least tow, which is the data valid to end of write time. The Set-up time is tow for the latches of the IC.
- Terminate the strobe. Ai this point the $\overline{W E}$ signal is deactivated and the strobing is done.
- Keep the data bits stable for a while. This corresponds to the Hold time for the latches of the IC. The data hold time is toh. By holding the data bits stable during this time, the user is giving the cells a chance to settle at the correct logic state.
- This is the end of the cycle. At this point, the user can make an address transition for the next operation. Remember, $\overline{\text { CS }}$ or WEmust be high during address transition. By keeping them inactive, the user is preventing the row and column select logic to expose the cells to the address bus while it is in transition.


## WRITE CYCLE NO. 2



Figure 13. Timing Diagram for CS Controlled Write, IDT6168

## TIMING FOR CS CONTROLLED WRITE

The steps described below refer to Figure 13.

- Keep the Write Enable low (enabled). During a Chip Select controlled write, the Write Enable signal is supposed to be active for at least the write pulse width amount of time. The time that the WE signal is enabled should correspond to the time where the IC is selected for at least the width of the write pulse. From the moment that WE becomes active, twz is the amount of time after which the output drivers are turned off and reach high impedance state.
- Bring the address bits to the IC address pins. The user should keep the address bits stable throughout the write operation. The Write Cycle time is twe during which the address must remain constant.
- Wait for the address pins to settle. The address set-up time is $t_{A S}$. During that time, the user is giving the memory time for the cells to be selected with the row and column select logic.
- Strobe the Chip Select. This will turn on the bit and row select switches and bring the cells to a situation where they are ready to be written into. The chip select to end of write time is tcw. This is the minimum width of the CS strobe.
- Bring the data bits to the IC data pins. The Data bits should be "seen" by the cells for at least tow, which is the data valid to end of write time. The Set-up time is tow for the latches of the IC.
- Terminate the strobe. At this point, the $\overline{\mathrm{CS}}$ signal is deactivated and the strobing is done.
- Keep the data bits stable for a while. This corresponds to the Hold time for the latches of the IC. The data hold time is tor. By holding the data bits stable during this time, the user is giving the cells a chance to settle at the correct logic state.
- This the end of the cycle. At this point the user can make an address transition for the next operation. Remember, CS or WE must be high during address transition. By keeping them inactive, the user is preventing the row and column select logic to expose the cells to the address bus while it is in transition.


## SOME POINTS TO NOTICE IN COMMON I/O SRAMs

## 1. WE vs. CS Controlled Write on Common I/O SRAMs

One more detail about common I/O is that it is possible to improve the speed of operation of the system by intelligently choosing what signal will be strobed during a write:
if the user decides to strobe the WE signal, he would have to wait for at least:

- Twz + Tow (Write Enable to output in high Z+ data valid to end of write)
if the user decides to strobe the CS signal, he would have to wait only for:
- Twp (Write Pulse width)
- And generally -------> $T_{w z}+T_{D w} \geq T_{w P}$


## 2. WE Controlled Write

An additional timing requirement is to wait for the drivers to turn off at the beginning of the write.

## 3. CS Controlled Write

In a Chip Select controlled write, the designer does not have to wait for the drivers to turn off.

## TIMING FOR CONTINUOUS READ

Let us now take a look at the read cycles of a common I/O device. Again, they are not really different from the separate I/O case. Figure 14 shows the read cycle for continuous enabled write.

In this cycle, it is assumed that the IC is continuously selected and that the addresses are changing at a certain rate. The data is being read after an appropriate wait after each address transition.

## TIMING WAVEFORM OF READ CYCLE NO. 1



Figure 14. Timing Waveform for Read Cycle No. 1

In a continuously enabled read cycle, $\overline{\mathrm{CS}}$ is active, therefore the $I C$ is selected and $\overline{W E}$ signal is high-putting the $I C$ in the read "mode" by turning off the output drivers. Let us examine Figure 14 step by step:

- Bring the address bits to the IC address pins. The read cycle time is trc parameter during which the address remains constant.
- At this point the previous data is still valid on the bus. This data is going to stay valid for toн, which is the output hold from address change time.
- At this point the valid data will appear at the pins. $T_{A A}$ is the IC access time and is the amount of time that has to pass since the address transition for the valid data to appear at the pins.
- At this point the IC is ready for a new address.


## TIMING FOR CS CONTROLLED READ

Let us now take a look at Figure 15, which shows the timing of a single read operation.

## TIMING WAVEFORM OF READ CYCLE NO. 2



- WE goes high, pulting the IC in a read "mode". The read command set-up time is trcs. At this point the IC is ready to turn on the output drivers as soon as the CS (Chip Select) signal becomes active.
- The $\overline{C S}$ signal makes a high-to-low transition, therefore becoming active. The read cycle time is trc and represents the amount of time that this signal has to stay active.
- The Chip Select to Output in low impedance state is tiz . This shows that tuz time after the $\overline{\mathrm{CS}}$ high-to-low transition, the output drivers will be on.
- The Chip Select access time is $\mathrm{t}_{\text {Acs }}$. This shows the amount of wait necessary after the high-to-low transition of the $\overline{\mathrm{CS}}$ signal before the valid data will appear at the output pins.
- Terminate the strobe. This will start turning off the output drivers. At this point the CS signal will become inactive. The valid data will be present for only $t_{H z}$ time, the Chip Deselect to Output in High Impedance time is thz parameter.
- From this point on, the output drivers are turned off.


## CONCLUSION

To get a better understanding of the timing for read or write operations, this application note went through an overview covering a range of subjects.

To start, a RAM cell and its operation was presented. Then, the way of achieving an array of RAM by interconnecting the different RAM cells was shown.

There are two different sorts of RAMs: Separate I/O and Common I/O. The application note went through a complete explanation of read and write operations for these different types with concrete examples.

There are two different ways of writing into the memory: Chip Select controlled Write and Write Enabled controlled write.

While writing to a common I/O device, it is generally faster to use the Chip Select controlled write.

The use of all RAMs is very similar and generally, if the guidelines of this paper are followed, the operations will be accomplished successfully.

## INTRODUCTION

The most common application for the FIFO is an elastic data buffer between two synchronous or asynchronous systems for the purpose of passing data.

Because data is produced and accepted at different rates, it is important to monitor the boundary conditions (FULL or EMPTY) of the data buffer. Failure to act on the boundary conditions will result in data overflow or underflow. The current FIFO generation, such as IDT7201/02/03/04, signals the empty, half-full and full condition by asserting the $\overline{E F}, \overline{H F}$ and $\overline{F F}$, respectively. The empty and full flags are also fed back internally and inhibit further Read and Write operations until the FIFO is no longer empty or full.

The increasing use of high-speed CMOS, coupled with the introduction of the 32-bit CPU, has created the demand for a faster and smarter generation of FIFOs. New Flagged FIFOs offer
the basic features of IDT's industry standard FIFOs (IDT7201/02/03/04) while providing two new flags: ALMOST-EMPTY and ALMOST-FULL. These flags can be used as early warning flags in critical real-time applications such as data acquisition, high-speed data link and pipeline Digital Signal Processing applications. In the multi-tasking environment, the ALMOST-EMPTY and ALMOST-FULL can also be used to set the interrupt request in advance, so that the CPU has sufficient time to perform the task switch without loss of data due to the task switch latency. Other advantages of these Flagged FIFOs are an increase in memory utilization and the Three-State Control, $\overline{\mathrm{OE}}$, for the outputs (Q0-8). The use of independent Three-State Control simplifies the interface with bus and I/O channels and improves timing in read and write cycles. Figure 1 is a block diagram of the new Flagged FIFOs: IDT72021/31/41.


Figure 1. Simplified Block Diagram for Flagged FIFOs


ALMOST-EMPTY FLAG


ALMOST-FULL FLAG

Figure 2. Almost-Empty and Almost-Full Flags on the IDT72021/31/41

## APPLICATIONS USING THE FLAGGED FIFOS

Typical applications using the new features of the Flagged FIFOs are demonstrated below.

- ALMOST-EMPTY AND ALMOST-FULL FLAG AS EARLY WARNING FLAGS IN REAL-TIME DIGITAL SIGNAL PROCESSING APPLICATIONS
Figure 3 is a simplified block diagram of a real-time spectrum analyzer featuring ADD channels, input buffer, FFT processor, display processor, output buffer and CRT. In operation, the DSP engine processes on the previous frame of data at the 50 MHz
rate, while the A/D channel samples the analog signal at the comparatively slow rate of 20 MSPS. This data rate mismatch requires the use of a FIFO to act as an elastic data buffer. To prevent data overflow, the ALMOST-FULL flag is used as an early warning to the DSP controller. With this signal, the DSP engine has sufficient time to empty the input buffer (FIFO) into the buffer at its own high-speed data rate. Meanwhile, the A/D channel continues to refill the input buffer from other side at its much slow rate. At the other end of the system, a second FIFO acts as an output buffer between the high-speed display processor and slow CRT. In this case the ALMOST-EMPTY FLAG is used as an early warning so that the display processor can begin filling the buffer with the next image.


Figure 3. Simplified Block Diagram for a Real-Time Spectrum Analyzer

- MAXIMUM UTILIZATION OF MEMORY WITH THE ALMOST-FULL AND ALMOST-EMPTY FLAGS IN HARD DISK DRIVE APPLICATIONS
Because of the high data rates used in the hard disk drive protocols, SMD, SCSI and IPI or the standard data communication protocols (Ethernet, Supernet and Fiber-optics which can go up to 100 Mbits per second), even the newer and faster microprocessors will struggle to keep up with the speed of I/O channels. For this reason, data buffering is always considered in any high-speed I/O transfer. The design in Figure 4 shows the data buffer for a high-speed hard disk application. In such CPU-to-I/O controller applications, FIFOs are often used to construct the data buffer. Normally two sets of FIFOs are
arranged in the back-to-back manner, where one set acts as a transmit buffer and the other as the receiver buffer. In this arrangement, the CPU dumps data in the transmit FIFO until the FIFO is $7 / 8$ full. At this point, the FIFO sets the Almost-Full Flag, initiating the data transfer to the I/O channel at its higher speed rate. In similar fashion, the high-speed I/O channel dumps data into the receiver FIFO until it is almost full. In this case, the Almost-Full Flag triggers an interrupt request to the host processor or DMA request to the DMA controller. If the request goes to the DMA controller, the DMA channel can transfer the entire block of data into the system memory in one burst. Figure 4 illustrates a host interface between a 32-bit microcomputer system based on an Intel 80386 and a Disk Drive.


Figure 4. Block Diagram of a Disk Drlve Controller

## - ASYNCHRONOUS THREE-STATE CONTROL

Another common use for FIFOs is as a data buffer between a microcomputer and high-speed I/O bus for the purpose of passing data back and forth. The figures on the next page illustrate two examples of the interface between a 32 -bit processor and the I/O channel of the IBM PC AT, one using

FIFOS without three-state control and the other using FIFOs with their three-state control. As Table 1 indicates, using the new Flagged FIFOs with their three-state control pin produces faster read and write cycles. An additional advantage is the ability to repeat a reading from the same FIFO location without advancing the read pointer.


Figure 5. IDT7202 FIFOs Without Three-State Control as a Data Buffer Between IBM AT and an Accelerator Board


Figure 6. IDT72021 FIFOs withThree-State Control as a Data Buffer Between IBM AT and an Accelerator Board

Table 1. Read and Write Cycle with IDT7202/021

| DELAYS PATHS | WITHOUT THREE-STATE <br> CONTROL | WITHOUT THREE-STATE <br> CONTROL |
| :--- | :---: | :---: |
| IDT74FCT521A: TPLH | 7.2 ns | 0.0 ns |
| IDT74FCT138A: TPLH | 9.0 ns | 9.0 ns |
| IDT7402/021: TRC | 35.0 ns | 35.0 ns |
| TOTAL | 50.2 ns | 44.0 ns |

*Although this propagation delay is specified at 7.2 ns , it occurs in parallel with the slower $9.0 n$ p propagation delay of the IDT74FCT138A and is not additive as is the case in the "without three-state control" application.

## CONCLUSION

As the need for high-speed data computation increases, the FIFO must also become faster and smarter. The next generation of FIFO, as exemplified by the IDT72021/31/41, meets that challenge.

## By Julie Lin and Danh Le Ngoc

Some digital signal processing applications involve large amounts of data requiring very fast, real-time processing. In these cases, convolution in the time domain is too time consuming and is usually replaced by the frequency domain multiplication. The use of an FFT processor in a pipelined architecture meets the high-speed computation requirements for this class of applications. Typical application areas include:

- Digital Image Processing-Image compression, used for communication and storage, can be done in the Fourier transform domain. FFT processing has been successfully applied to image deblurring for motion blur and optical aberrations. Reconstruction from projections requires two-dimensional FFT processing.
- Radar Signal Processing-Doppler frequency determination for ambiguities is done in the frequency domain. Implementation of the critical digital match filter requires a high-speed FFT processor. When the detection processor encounters a large number of targets or clutter, a special kind of postprocessor is required, which is implemented with a small, fast FFT system. The moving target indication in air traffic control uses a bank of FFT-implemented bandpass filters. The sophisticated computation of signal compression used for synthetic aperture radar also needs the power of FFT processing.
- Sonar Signal Processing-In active sonar systems, the user transmits the acoustic energy. The energy is observed after it has propagated through the water and is reflected by a target. Uses include target detection, communications, navigation, mapping and charting. The signal processing methods used in active sonar signal processing have much in common with radar. As such, the detector processors are also implemented with FFT-based algorithms for building match filters and detecting ambiguities. With passive sonar systems, one listens to signals that are radiated by various sources of acoustic energy in the ocean. Some of these sources are natural, arising from wind, earthquakes, and marine life. The signals of most interest are man-made by shipping and military vessels. The most important use of passive sonar is in surveillance systems. Spectral analysis and array processing are the main signal processing elements of a passive sonar system and both are prime candidates for FFT processing.
The fixed point implementation of an FFT processor can be used to meet the very high performance requirements of some special-purpose systems, where the dynamic range has been carefully studied to prevent overflow problems. The IDT7317 (multiplier) and IDT7384 (ALU) are new building blocks with architectures optimized for fast pipeline digital signal processing (DSP) applications. With IDT's high-performance submicron CEMOS technology, both chips have low power consumption and very fast ( 20 ns ) clock cycle time.These two powerful ICs make it very easy to implement a high-speed FFT processor. This application note gives a brief introduction to the IDT7317 and the IDT7384, after which the general architecture of the FFT processor is described. Within the processor are several basic function blocks: control unit, butterfly unit, address generator, input and output buffers, and the coefficient look-up tables. Further explorations detail the design of the control and butterfly units. We
also consider the data addressing problem. The performance for 1024-point complex FFT is discussed. Appendix A contains the description of DFT and FFT algorithm.


## FEATURES OF THE IDT7317 AND IDT7384

The IDT7317 is a fixed point 16 -bit $\times 16$-bit parallel multiplier with a 32-bit output. Multiplier operations include unsigned, two's complement and mixed-mode multiplications for both integer and fractional numbers. A functional block diagram for the IDT7317 is shown in Figure 1. It features a flexible output scaling shifter and pipeline or flow-through operational modes. Figure 2 is the functional block diagram of the IDT7384 16-bit ALU, which can be cascaded to form a 32 -bit ALU. In addition to 32 basic ALU functions, an on-chip funnel shifter performs flexible scaling functions. On-chip merge capability is also provided. Input data on A0-15 and B0-15 can be fetched directly by the ALU or shifter in the flow-through mode or stored in the pipeline registers. Data path B has a single register, but Data path A can be optimized to match pipelined DSP systems with depths to 4 levels. The ALU or shifter result is fed into one of three output registers and can then go into either the internal feedback path for accumulation or through final stage manipulations. Available manipulations include shifting, rounding, bit-reversing, and flow-through. The output shifter is used for scaling. Rounding can be done on either bit 14 or bit 15 of the Least Significant Slice. The bit-reversing scheme is particularly suited for FFT processing on data lengths of $1 \mathrm{~K}, 4 \mathrm{~K}, 16 \mathrm{~K}$, and 64 K . Both the IDT7317 and the IDT7384 are housed in 84-pin packages.


PO-31

Figure 1. Functional Block Diagram of the IDT7317


Flgure 2. Functional Block Dlagram of the IDT7384

## GENERAL ARCHITECTURE

As shown in the block diagram of Figure 3, the FFT processor is composed of six basic blocks. The control unit contains the horizontally micro-coded program, which controls all the other blocks in parallel. Initially, a macro-instruction is fetched from the host processor. The opcode is then decoded and used as the jump-address to the microprogram. By executing a sequence of micro-instructions, the microprogram emulates this macroinstruction. All internal tasks, such as address generation, input-buffer access, table look-up, butterfly execution, and writing the result to the output-buffer, are controlled by these micro-instructions. All of these tasks are executed in a pipelined manner.


Figure 3. The Basic Block Dlagram of an FFT Processor

## CONTROL UNIT

The control unit coordinates the entire FFT engine. It consists of a high-speed 12-bit sequencer, IDT71502 Registered RAMs for microcode storage, and a multiplexer for condition code selection (Figure 4). The IDT71502 is a registered RAM with a high-speed pipeline register at the output and serial load and read capability using the IDT Serial Protocol Channel (SPC). FFT microprograms can be loaded through the SPC and executed in real time. An octal register (IDT49FCT818A) is inserted between the sequencer and the writable control store (WCS) to provide pipelining. Table 1 summarizes the control unit's worst case propagation delay time if the multiplexer is implemented with a 74F151 and the sequencer with an IDT39C10. It is clear that the propagation delay from register to WCS dominates the timing consideration of the whole control unit. 45 ns is the clock cycle requirement of the control unit.

Table 1. The Worst Case Propagation Delay Time Within the Control Unit

| $\bullet$ |  |
| :--- | :--- | ---: |
| Condition Multiplexer 74F151 | 9 ns |
| Sequencer IDT39C10 | 16 ns |
| $\bullet$ Input set up time of IDT49FCT818A | 2.5 ns |
| $\bullet$ Total | 27.5 ns |
| $\bullet$ Propagation delay of IDT49FCT818A | 10 ns |
| $\bullet$ WCS IDT71502 | 35 ns |
| Total | 45ns |



Figure 4. Block Diagram of the Control Unit

## BUTTERFLY UNIT

As discussed in Appendix A, the butterfly units execute the heart of the FFT computation, consisting of four multiplications, three additions and three subtractions. The signal flow graph of the butterfly computation is shown in Figure 5a, where the input variables are denoted as $C$ and $D$ and the output variables as $G$ and $H$.
With the twiddle factor represented as $W^{k}=e^{j} \theta=\cos \theta+j \sin \theta$, the relationship between butterfly input and output is redrawn in Figure 5b to separate the real and imaginary parts of complex numbers.

Because the butterfly computation is highly repetitive, implementation of the FFT algorithm lends itself to a pipelined structure. This section presents four different implementations of the butterfly unit, using the IDT7317 multiplier and IDT7384 ALU. Their designation-six-cycle, four-cycle, three-cycle, and single-

Cycle-reflect the clocked cycle time that each needs to complete an entire butterfly computation.


Figure 5a. The Signal Flow Graph of a Butterfly With One Complex Multiplication and Two Complex Additions

$\operatorname{ReG}=\operatorname{ReC}+(\operatorname{ReD} \bullet \cos \theta-I m D \bullet \sin \theta)$
$\mathrm{ReH}=\operatorname{ReC}-(\operatorname{ReD} \bullet \cos \theta-I \mathrm{mD} \bullet \bullet \sin \theta)$
$I m G=I m C+(I m D \bullet \cos \theta+R e D \bullet \sin \theta)$
$I m H=I m C-(I m D \bullet \cos \theta+R e D \bullet \sin \theta)$

Figure 5b. The Signal Flow Graph of a Butterfly With Four Real Multiplications and Six Real Additions

The six-cycle butterfly unit needs only one IDT7317 and two cascaded IDT7384s, which form a 32 -bit ALU (Figure 6). The addition of two consecutive results from the IDT7317 is accomplished by using the B register of the IDT7384's input path B. In addition, the three output registers can be used to hold temporary data which is fed back to the ALU as input for the next two addition cycles. Thus, the ALU performs the six additions in six continuous cycles. The pipeline is kept full as each succeeding butterfly computation is performed. Figure 7 shows the timing diagram of a complete six-cycle butterfly, where ReG and ReH outputs are at clock 5 and clock 6, $\operatorname{ImG}$ and $/ \mathrm{mH}$ outputs are at clock 8 and clock 9.


Figure 6. Six-Cycle Butterfly


Figure 7. The Timing Dlagram of Six-Cycle Butterfly

The four-cycle butterfly has one multiplier and two 32-bit ALUs (Figure 8). One of the ALUs handles the operations for ReG and ReH . The other one takes care of $/ \mathrm{mG}$ and $/ \mathrm{mH}$. The timing diagram in Figure 9 shows that four clock cycles are required at the
beginning to fill the pipeline. Starting from clock 5 , we get the results of ReG and ReH from one ALU output. The results of ImG and $I m H$ from the other ALU are at clock 7 and clock 8 . At clock 9 we will expect the result of $R e G$ from the next butterfly computation.


Figure 8. Four-Cycle Butterfly


Figure 9. The Timing Diagram of Four-Cycle Butterfly

The three-cycle butterfly requires the addition of one more multiplier (Figure 10). One multiplier and one ALU form one independent data path, one for $R e G$ and $R e H$, the other for $I m G$ and ImH . These two data paths proceed in parallel (Figure 11). Therefore, the results of $\operatorname{ReG}$ and ReH from different ALUs come out at the same time-at clock 5 . At clock 6 we get the results of

ReH and $I m H$. However, ReG and $I m G$ from next butterfly should wait for one more cycle because the ALUs are dedicated to the previous stage operations, i.e. $\operatorname{Re} D \cos \theta-I m D \sin \theta$ and $R e D \sin \theta$ $+\operatorname{ImD} \cos \theta$. It is clear that the three-cycle is formed because of this waiting cycle.


Figure 10. Three-Cycle Butterfly


Figure 11. The Timing Diagram of Three-Cycle Butterfly

The high-speed single-cycle butterfly is achieved by assigning a hardware element to each operation, i.e. four multipliers and six ALUs for one butterfly unit (Figure 12). The pipeline is now filled in just two cycles and generates outputs ReG, ReH, ImG, and $/ \mathrm{mH}$ in
every clock cycle thereafter (Figure 13). Since two IDT7384s are cascaded to perform 32-bit operations, 40 ns is required to finish one addition or subtraction.


Figure 12. Single-Cycle Butterfly


Figure 13. The Timing Diagram of Single-Cycle Butterfly

## ADDRESSING AND MEMORY DESIGN

Since the butterfly output rate can be as fast as 40 ns , the memory access time should match this speed. The two IDT71502 registered RAMs were selected to implement the SINE and COSINE look-up tables based on their speed ( $35 n \mathrm{~ns}$ ). Furthermore, the on-chip Serial Protocol Channel (SPC) allows user to load WCS and look-up tables simultaneously with the same serial input set-up. Both in-place and not-in-place computations require "bit-reversed" addressing in the input sequence for correctly ordered output results. This is easily accomplished with the special "bit-reversing" feature of the IDT7384, for data lengths of $1 \mathrm{~K}, 4 \mathrm{~K}, 16 \mathrm{~K}$, or 64 K . Hence, the IDT7384 is used as the address generator.

In the in-place computation, the butterfly outputs are stored back into the same storage locations (Figure 20). The drawback of this method is the complicated addressing scheme, because the addresses of the memory locations for each butterfly computation vary from stage to stage. Figure 14 shows the memory organization for the in-place computation.


Figure 14. Memory Allocation For the In-Place Computation

As the not-in-place computation of Figure 22 (in Appendix A) shows, the outputs of the butterfly are not put back where they came from. Since the butterfly span for input and output is kept constant from stage to stage, a simple and constant addressing method can be used to select data for each butterfly in all stages. The block diagram in Figure 15 illustrates the memory implementation for the not-in-place algorithm. However, the butterfly outputs stored in ReG, ImG, ReH, and ImH are not in one-to-one correspondence with the next stage input storage $R e C$, $\operatorname{ImC}, R e D$, and $/ m D$. Eight dual-port RAMs are used for input and output buffers-four for input and four for output. So, the output results can be put back to the proper input buffers once they are generated. This kind of data shuffling operation has to be done before the next-stage butterfly computation starts. The memory implementation with dual-port RAMs and pipeline structure make
this requirement feasible. The pipeline for butterfly computation from one stage to another stage will not be interrupted.


Figure 15. Memory Allocation For the Not-In-Place Computation

If we use the dual-port RAM IDT7132 and IDT7142 as the input/output buffers, the memory delay time for one butterfly computation is calculated in Table 2.

Table 2. Memory Delay Time For One Butterfly Computation

| : | Output delay to the clock on IDT7384 | 18 ns |
| :--- | :--- | ---: |
| - | $T_{\text {WC }}$ or $T_{\text {RC }}$ of the IDT7132/42 |  |
| Input setup time for IDT7317/7384 | 35ns |  |
| - | Total | 58 ns |

## CONCLUSION AND PERFORMANCE

This application note has introduced a high-speed CMOS FFT solution for a class of DSP applications that require very high-speed processing, such as imaging processing, radar and sonar signal processing. Fast (20ns) IDT7317 multipliers and IDT7384 ALUs are used to build the butterfly unit. The IDT7384 is also used for address generation. The SINE and COSINE look-up tables use the IDT71502 registered RAM. Input and output buffers are made up of IDT7132/42 dual-port RAMs. The control unit consists of an IDT39C10 sequencer and an IDT71502-based WCS. Figure 16 illustrates the complete hardware implementation for the high-speed fixed-point FFT processor.

Three factors affect the pipelined system performance: the signal delay time of the control unit (45ns), the memory delay time of the input register ( 58 ns ), and the butterfly computation time, which is 40 ns for a single-cycle butterfly implementation. Since the memory access delay path is the longest, the 58ns delay time determines the pipeline clock for the whole system.


Figure 16. A Fixed-point FFT Processor With Single-Cycle Butterfly and In-Place Design Where Control Lines Are Not Shown

However, for a single-cycle butterfly, this critical memory delay can be reduced by replacing the 35ns IDT7132/42 dual-port RAMs with a pair of fast IDT71682 static RAMs (20ns) arranged in the ping-pong structure shown in Figure 17. In this approach, the butterfly unit reads data from the first RAM, and writes output data to the second RAM. Once a single stage FFT operation is done, then, by changing the state of the WE* input, the butterfly unit reads data from the second RAM and writes output data to the first

RAM. In this fashion, one RAM is always in the read mode and the other is in the write mode.

The memory delay time now becomes 43ns, which moves the bottleneck to the control unit (45ns delay). Thus, the system clock cycle time for a single-cycle butterfly becomes 45 ns . The system processing time for a 1024-point complex FFT, where 5120 butterfly computations must be made, will be $5120 \times 45 \mathrm{~ns}=$ $230 \mu \mathrm{~s}$.


Figure 17. The Ping-Pong RAM Used to Replace Dual-Port RAM of Figure 16

## APPENDIX A

## FOURIER TRANSFORM AND DFT

In general, transforms are used to simplify certain types of problems by moving them into a different domain in which analysis is much easier. Specifically, the Fourier transform is used to determine the frequency components of a time series by transferring the time domain signal into the frequency domain. In essence, the Fourier transform decomposes the signal into the sum of sinusoids of different frequencies. The result can be plotted as amplitude or phase angle versus frequency. An inverse transform converts the frequency analysis back to the time domain. Mathematically, the relationship is based on the pair of equations:

$$
\begin{aligned}
& x(f)=\int_{-\infty}^{\infty} x(t) e-12 \pi t d t \\
& x(t)=\int_{-\infty}^{\infty} x(f) e-12 \pi t d f
\end{aligned}
$$

where $x(t)$ is the signal to be decomposed into a sum of sinusoids and $X(f)$ is the Fourier transform of $x(t)$. Inherent properties of the Fourier transform help solve problems easily in the frequency domain. For example, time domain convolution is equivalent to frequency domain multiplication.

If the signal $x(t)$ is sampled at equally spaced intervals of $\Delta t$ to produce a discrete sequence $x_{n}=x(n \Delta t)$ for $-\infty<n<\infty$, then the Fourier transform may be written as:

$$
X^{\prime}(f)=\Delta t \sum_{n=-\infty}^{\infty} x_{n} e^{-12 \pi m_{n} \Delta t}
$$

$X^{\prime}(f)$ will be identical in value to the transform $X(f)$ over the interval $-1 /(2 \Delta t) \leq f \leq 1 /(2 \Delta t) \mathrm{Hz}$, as long as $x(t)$ is band limited and all frequency components are in this interval.

If (a), the data sequence is only available from a finite time window over $n=0$ to $n=N-1$, and (b), a discrete-value transform is constructed for $N$ values by taking samples at the frequencies $f=m \Delta f$ for $m=0,1, \ldots, N-1$ where $\Delta f=1 / N \Delta t$, then one can develop the discrete Fourier transform (DFT) as:

$$
X_{m}=\Delta t \sum_{n=0}^{N-1} x_{n} e^{-J 2 \pi m n / N} \text { for } m=0, \ldots, N-1
$$

For simplicity, the $\Delta t$ sampling period, which is a constant, is factored out of the equation above to form the conventional DFT pair:

$$
\begin{aligned}
& x_{m}=\sum_{n=0}^{N-1} x_{n} e^{-j 2 \pi m n / N} \\
& x_{n}=\frac{1}{N} \sum_{m=0}^{N-1} x_{m} e^{j 2 \pi m n / N}
\end{aligned}
$$

The DFT pair are both cyclic with period $N$. Thus by using the DFT, we have forced a periodic extension to both the discrete data and the discrete transform values, even though the original continuous signal may not be periodic. Based on a finite data set, the discrete Fourier transform, $X_{m}$, is a distorted version of the Fourier transform, $X^{\prime}(f)$, which is based on an infinite data set. Inthe
time domain, the finite data set $\left\{x_{n}, n=0, \ldots, N-1\right\}$ is equivalent to the multiplication of an infinite data set $\{x(n), n=-\infty, \ldots, \infty\}$ and a rectangular window $\{y(n)=1, n=0, \ldots, N-1\}$. Therefore, the discrete Fourier transform $X_{m}$ of a finite data set will be the convolution of $X^{\prime}(f)$ and the Fourier transform of a rectangular window. This leads to "leakage" in the frequency domain, i.e., energy in the main lobe of a frequency response "leaks" into the sidelobes, obscuring and distorting the frequency response. Also, the frequency resolution of the DFT is limited by the length of the data sequence. However, resolution can be improved by simply increasing the number of data points and the distortion can be minimized by skillful selection of tapered windows.

Despite the limitation imposed by the frequency resolution and the distortion effect, the DFT has gained popularity in DSP implementations by adopting the fast Fourier transform (FFT), a high-speed algorithm noted for its computational efficiency.

## FFT ALGORITHM

For convenience in notation, the DFT equations are generally written in terms of $W_{N}$, defined as:

$$
W_{N}=e^{-j 2 \pi / N}
$$

Thus, the DFT pair are expressed as:

$$
\begin{array}{ll}
X(k)=\sum_{n=0}^{N-1} x(n) W_{N}^{k n} & \text { (Forward Transform) } \\
X(n)=\frac{1}{N} \sum_{k=0}^{N-1} X(k) W_{N}^{-k n} & \text { (Inverse Transform) }
\end{array}
$$

It is clear that for each value of $k$, the direct computation of $X(k)$ requires $N$ complex multiplications and ( $N-1$ ) complex additions, i.e., $4 N$ real multiplications and ( $4 N-2$ ) real additions. Since $X(k)$ must be computed for $N$ different values of $k$, the direct computation of the DFT of a sequence $x(n)$ requires $N^{2}$ complex multiplications and $N(N-1)$ complex additions. For large values of $N$, the number of arithmetic operations becomes very large. For this reason, the FFT algorithm is employed to reduce the number of multiplications and additions by exploiting the symmetric and periodic properties of $W_{N}^{k 7}$. The fundamental principle is to decompose the DFT computation of a sequence of length $N$ into successively smaller DFTs. Decimation-in-time (DIT) and decimation-in-frequency (DIF) are two different schemes used to implement this decomposition. Compared with direct computation on DFT equations, a dramatic increase in efficiency can be achieved by limiting the number of data points, $N$, to an integer power of 2 , i.e., $N=2^{v}$. Thus, it is called a "Radix-2" FFT algorithm.

The DIT algorithm is based on decomposing the time domain sequence $x(n)$ into smaller sequences. Since $N$ is an even integer, we can compute $X(k)$ by separating $x(n)$ into two $N / 2$-point sequences which consist of an even-numbered part and an odd-numbered part.

$$
\begin{aligned}
X(k) & =\sum_{n=0}^{N-1} x(n) W_{N}^{k n} \\
& =\sum_{r=0}^{N / 2-1} x(2 r) W_{N / 2}^{r k}+W_{N}^{k} \sum_{r=0}^{N / 2-1} x(2 r+1) W_{N / 2}^{r k} \\
& =G(k)+W_{N}^{k} H(k)
\end{aligned}
$$

It is recognized that $G(k)$ and $H(k)$ are the N/2-point DFTs of the even-numbered and odd-numbered $x(n)$ points, respectively. Using the property

$$
W_{N}^{N / 2+k}=W_{N}^{N / 2} W_{N}^{k}=-W_{N}^{k}
$$

we can define butterfly computation as in Figure 18 to compute $X(k)$ and $X(N / 2+k)$ using one complex multiplication, i.e., the multiplication of $H(k)$ and the twiddle factor $W_{N}^{k}$.


FIgure 18. The Notation of a DIT Butterfly Computation
Then, the DIT decomposition of an $N$-point DFT into two $N / 2$ -point DFT can be plotted as the flow graph in Figure 19, with $N=8$. Since $N / 2$ is still an even number, $N / 2$-point DFT $G(k)$ and $H(k)$ can be decomposed into two N/4 -point DFTs as:

$$
\begin{aligned}
G(k) & =\sum_{r=0}^{N / 2-1} x(2 r) W_{N / 2}^{I k} \\
& =\sum_{i=0}^{N / 4-1} x(2(2 l)) W_{N / 4}^{I K}+W_{N}^{2 k} \sum_{l=0}^{N / 4-1} x(2(2 l+1)) W_{N / 4}^{I k} \\
H(k) & =\sum_{r=0}^{N / 2-1} x(2 r+1) W_{N / 2}^{K} \\
& =\sum_{i=0}^{N / 4-1} x((2 \cdot 2 l)+1) W_{N / 4}^{l K} \\
& +W_{N}^{2 k} \sum_{i=0}^{N / 4-1} x\left((2 \cdot(2 l+1)+1) W_{N / 4}^{I K}\right.
\end{aligned}
$$

As the decomposition process continues, the number of data points for each DFT computation is reduced by half at each stage, until you reach a 2-point DFT. The complete FFT flow graph for computation of the N -point DFT is shown in Figure 20. The whole algorithm requires $v$ stages of computation, where $v=\log _{2} N$. There are N/2 butterfly computations in each stage, which means only ( $N / 2$ ) $\left(\log _{2} N\right.$ complex multiplications and $N\left(\log _{2} N\right.$ ) complex additions. Table 3 shows the comparison between $N^{2}$ and (N/2) $\left(\log _{2} N\right.$ for various values of $N$ from 2 to 2048. It proves that the FFT approach offers a really substantial computational saving.


Flgure 19. The DIT Decomposition of $\mathbf{N}$-Point DFT Into Two N/2-Point DFTs


Figure 20. Complete DIT Decomposition of $\mathbf{N}$-Point DFT With $\mathbf{N}=8$

Table 3. Comparison of $\mathrm{N}^{2}$ and $(\mathrm{N} / 2)\left(\log _{2} \mathrm{~N}\right)$

| $N$ | $N^{2}$ | $(N / 2)\left(\log _{2} N\right)$ | $N^{\delta} /(N / 2)\left(\log _{2} N\right)$ |
| ---: | ---: | :---: | :---: |
| 2 | 4 | 1 | 4.0 |
| 4 | 16 | 4 | 4.0 |
| 8 | 64 | 12 | 5.4 |
| 16 | 256 | 32 | 8.0 |
| 32 | 1024 | 80 | 12.8 |
| 64 | 4096 | 192 | 21.4 |
| 128 | 16384 | 448 | 36.6 |
| 256 | 65536 | 512 | 64.0 |
| 512 | 262144 | 2304 | 113.8 |
| 1024 | 1048576 | 5120 | 204.8 |
| 2048 | 4194304 | 11264 | 372.4 |

Denote the sequence of complex numbers resulting from the $m$ -th stage as $X_{m}(I)$, where $I=0,1, \ldots, N-1$, and $m=0,1,2,3$. We can think of $X_{m}(l)$ as the input array and $X_{m+1}(l)$ as the output array for the $(m+1)$ st stage of computations. It is clear from Figure 20 that only $N$ registers are needed to implement the complete computation if $X_{m+1}(p)$ and $X_{m+1}(q)$ are stored in the same registers as $X_{m}(p)$ and $X_{m}(q)$, where $p, q$ represent the data positions of a butterfly pair. The advantage of this kind of computation, called "in-place" computation, is that the results are saved in the original storage locations. For the computation to be done in place, the input data must be stored in a nonsequential order, called "bit-reversed" order. For the 8-point flow graph, three binary digits are required to index the data. Since $X_{0}(I)$ is the input data of the first stage, we can write the indices $I, n$ in binary form to relate $X_{0}(I)$ and $x(n)$ as in Table 4.

Table 4. The Natural-Order Index and the Blt-Reversed Index

| INDEX / | BINARY <br> FORM | BIT-REVERSE <br> BINARY FORM | BIT-REVERSED <br> INDEX $\boldsymbol{n}$ |
| :---: | :---: | :---: | :---: |
| 0 | 000 | 000 | 0 |
| 1 | 001 | 100 | 4 |
| 2 | 010 | 010 | 2 |
| 3 | 011 | 110 | 6 |
| 4 | 100 | 001 | 1 |
| 5 | 101 | 101 | 5 |
| 6 | 110 | 011 | 3 |
| 7 | 111 | 111 | 7 |

Conclusively, if $\left(n_{2} n_{1} n_{0}\right)$ is the binary representation of the index of the sequence $x(n), x\left(n_{2} n_{1} n_{0}\right)$ is stored in the position of $X_{0}\left(n_{0} n_{1} n_{2}\right)$. That is, in order to determine the position of $x\left(n_{2} n_{1} n_{0}\right)$ in the input sequence, we must reverse the order of the bits of index $n$. Bit-reversed order is the natural result of the decomposition of the input sequence. The separation of the even-numbered data and odd-numbered data can be carried out by examining the least significant bit ( $n_{0}$ ) of the index $n-" 0$ " corresponds to an even-numbered index, " 1 " to a n odd-numbered index. Next, subsequences are sorted into their even and odd parts by examining the second least significant bit of the index. This process is repeated until $N$ subsequences of length/ are obtained. This sorting into even and odd numbered subsequences is depicted by the tree diagram of Figure 21. Figure 22 shows a "not-in-place" computation of the DIT algorithm, wherein, by a rearrangement of Figure 20, each stage has the same geometry,
thereby permitting sequential data accessing and storage. Note that the input data is also "bit-reversed".


Figure 21. Tree Dlagram Depicting Bit-Reversed Sorting


Figure 22. Not-In-Place Computation of the DIT Algorithm

By dividing the output sequence $X(k)$ into smaller subsequences, we can derive the DIF algorithm. For Na power of 2 , we divide the input sequence $x(n)$ into the first half and the last half of the points so that:

$$
\begin{aligned}
X(k) & =\sum_{n=0}^{N / 2-1} x(n) W_{N}^{n k}+\sum_{n=N / 2}^{N-1} x(n) W_{N}^{n k} \\
& =\sum_{n=0}^{N / 2-1} x(n) W_{N}^{n k}+W_{N}^{(N / 2) k} \sum_{n=0}^{N / 2-1} x(n+N / 2) W_{N}^{n k} \\
& =\sum_{n=0}^{N / 2-1}\left(x(n)+(-1)^{k} x(n+N / 2)\right) W_{N}^{n k} \\
X(2 r) & \left.=\sum_{n=0}^{N / 2-1} x(n)+x(n+N / 2)\right) W_{N}^{2 m} \\
& =\sum_{n=0}^{N / 2-1} g(n) W_{N / 2}^{m} \\
X(2 r+1) & \left.=\sum_{n=0}^{N / 2-1} x(n)-x(n+N / 2)\right) W_{N}^{N} W_{N}^{2 m} \\
& =\sum_{n=0}^{N / 2-1}\left(n(n) W_{N}^{n}\right) \cdot W_{N / 2}^{m}
\end{aligned}
$$

The $N$-point DFT is decomposed into two $N / 2$-point DFTs $X$ (2r) and $X(2 r+1)$ at the output stage as shown in Figure 23.


Figure 23. The DIF Decomposition of N-point DFT Into Two $\mathrm{N} / 2$-Point DFTs

Similar to the decimation-in-time algorithm, N/2-point DFTX(2r) can be decomposed into two N/4-point DFTs as:

$$
\begin{aligned}
X(2(2 l)) & =\sum_{n=0}^{N / 4-1} g(n) W_{N / 2}^{2 l n}+\sum_{n=N / 4}^{N / 2-1} g(n) W_{N / 2}^{2 / n} \\
& =\sum_{n=0}^{N / 4-1}(g(n)+g(n+N / 4)) W_{N / 4}^{n} \\
X(2(2 I+)) & =\sum_{n=0}^{N / 4-1} g(n) W_{N / 2}^{(21+1) n}+\sum_{n=N / 4}^{N / 2-1} g(n) W_{N / 2}^{(21+1) n} \\
& =\sum_{n=0}^{N / 4-1}\left((g(n)-g(n+N / 4)) W_{N}^{2 n}\right) W_{N / 4}^{n}
\end{aligned}
$$

We follow the same decomposition process until a 2-point DFT is achieved. The complete flow graph of this FFT algorithm can be plotted as in Figure 24, with the butterfly configuration in Figure 25. It is easy to see from Figure 20 and Figure 24, that the number of arithmetic operations is the same for both DIT and DIF algorithms. However, the output sequence of DIF is in the "bit-reversed" order. The not-in-place computation of Figure 24 also exists, which is shown in Figure 26.


14
Figure 24. Complete DIF Decomposition of N -Point DFT With $\mathrm{N}=8$


Figure 25. The Notation of a DIF butterfly Computation


Figure 26. Not-In-Place Computation of the DIF Algorithm

There is an interesting relationship existed between the butterfly configurations of DIT and DIF. The corresponding equations for the DIT butterfly as in Figure 18 are
where $X_{m+1}(p)$ and $X_{m+1}(q)$ replace $G(k)$ and $H(k), X_{m}(p)$ and $X_{m}(q)$ replace $X(k)$ and $X(N / 2+k)$. We can solve $X_{m}$ in terms of $X_{m+1}$ by inverting the computations of the above equations.

$$
\begin{aligned}
& x_{m}(p)=\frac{1}{2}\left(x_{m+1}(p)+x_{m+1}(q)\right) \\
& x_{m}(q)=\frac{1}{2}\left(x_{m+1}(p)-x_{m+1}(q)\right) W^{-k}
\end{aligned}
$$

When compared to the butterfly of Figure 25, it can be seen that the reverse of the DIT butterfly is just the DIF butterfly with the added factor $1 / 2$ and an inverted twiddle factor, $W_{N}^{k}$. This implies that the reversed computation of the DIT algorithm (inverse FFT) has the same structure as the forward DIF algorithm. The flow graph of this reversed process is given in Figure 27. Similarly, the inverse FFT structure of the DIF algorithm will be the same as that of the forward DIT algorithm.


Figure 27. The Inverse FFT of DIT Structure Appears To Be a DIF Structure

$$
\begin{aligned}
& x_{m+1}(p)=x_{m}(p)+W_{N}^{k} x_{m}(q) \\
& x_{m+1}(q)=x_{m}(p)-W_{N}^{k}\left(x_{m}(q)\right.
\end{aligned}
$$



By Robert Stodieck

## INTRODIUCTION

The Erior Detection and Correction (EDC) chip itself is one olement ol' an EDC system. How it is connected to the surrounding system an d controlled is left to the system designer. Because there are so miany design variations possible, it is important for the dosigner to develop a clear idea of the target design before beginningl the design process. Basic design approaches and perturbations are enumerated in this application note.

The del:ails of the EDC control logic depend on the configuration of the ED.C system, EDC bus topology, the nature of the CPU or system bi is involved and the nature of diagnostic hardware used. The data tous topology is highly dependent on the individual target system.

This apjplications note approaches the bus topology issue first. The advantages and disadvantages of using EDC word widths that are different from the system bus are discussed. The next topic to be coverigd is the use of EDC in a system with a cache. Then the operatiorial configuration of the EDC system is discussed. This Implies answering questions about how the EDC unit handles orrors in a particular system is discussed. How an operating gystem deals with the EDC function is discussed, followed by a practical discussion of some non obvious hardware topics. The final topic is memory system diagnostics and verification. An appendly: includes tables and software that are useful in debugging and in writing diagnostic software for an EDC board.

## Data Bus Topology

Most ciontemporary CPUs execute write operations of a byte or other sut)-word width types. These cause special problems for all EDC units since EDC transactions with the memory are carried out on whole width EDC words. To facilitate partial word write operations with the IDT39C60 or IDT49C460 type EDC units, a set of tri-state transceivers are normally required between the system bus and the EDC unit. These buffers are required to prevent bus contention between the CPU or system bus drivers and the EDC units data outputs during partial word write operations. Figure 3 shows a bus arrangement appropriate for large DRAM arrays. The need for isolation of the EDC data bus and the system bus is shown by examining the data paths, shown with white arrows. These are used by the final write operation of a partial-word write cycle. In this case, only data bits 0-7 are being written from the processor to memory. If the processor or system bus drivers can be tri-stated on byte boundaries then this set of buffers could be removed, but this is not a common situation.

Deperiding on the memory size, additional buffering may be required between the EDC and the memory bus proper. The buffer configuration must be determined before beginning the EDC and memory controller design.

An appropriate general purpose bus topology is shown in Figure 1. It is common for one or the other sets of bi-directional
buffers to be a latched type such as an IDT74FCT646 instead of the IDT74FCT245 shown. A family of waveforms appropriate for the bus format shown in Figure 1 is shown in Figure 2. The waveform diagrams do not include precise timing considerations which are left to the designer.

In any given system, any of the buffers separating the EDC from the memory IC's may be eliminated if bus capacitance and speed considerations allow.

## EDC Bus Width vs. System Bus Width

The width of the EDC bus and the System Bus are normally matched. However, there are valid reasons for making the EDC bus both wider or narrower than the system bus.

Wide EDC words are significantly more efficient than narrower EDC word widths in terms of the amount of check-bit memory used for a given amount of data memory. The amount of check-bit memory required for 64 data bits is 8 bits if the 64 data bits are organized as one word and 14 bits if it is handled as two 32-bit words. Twenty-four bits of check-bit memory would required for 64 data bits organized as four 16-bit EDC data words.

For the purposes of speed, it would be ideal to have 8-bit EDC words for systems that do byte write operations. This would make it unnecessary to ever have to read a memory location prior to writing a partial word on these systems. Unfortunately, eight-bit EDC words are grossly inefficient in terms of check-bit memory usage. Therefore, the EDC word widths are normally 16-bits or more.

Since the EDC word widths must generally be 16-bits or more for check-bit memory efficiency, and since general-purpose computers generally use byte or partial-word-write operations, general-purpose computers force the EDC unit to be able to process partial EDC word-width write operations. Partial word-width write operations require the EDC subsystem to execute a read-modify-write type memory cycle. Thus, the EDC controller must take over control of the memory system and execute a read before completing a partial word write. For some applications, where EDC is in use, it may be desirable to speed up processing by prohibiting partial word operations either at the hardware level or software level. Speed critical sections of code should be executed without partial-word write operations.

The read-modify-write EDC cycle executed during a partial-word write is identical to the EDC correction cycle executed during a read cycle when an error has occurred. The read-modify-write EDC cycle should not be confused with the read-modify write cycle executed by some CPU's.

Verification of a memory system using an EDC word wider than the system word is complicated by the fact that all memory write cycles become read-modify-write cycles i.e. partial-word-write EDC cycles. Careful consideration of diagnostic procedures needs to be made during the design to avoid unnecessarily complex debugging procedures.


Figure 1. A general purpose 16-bit EDC data bus topology. Corresponding timing waveforms are shown in Figure 2. IDT74FCT245 bu tifers separate the EDC data bus from the CPU and the main memory. Separate-I/O RAMs are used in the check-bit memory.


Figure 2. A sample family of timing waveforms for an EDC system. The target system is based on IDT71256 static RAMs for main memory with IDT71981 separate I/O RAMs for checkblt memory. (See Figure 1.) The partial word write case illustrates a low order byte write.


Figure 3. A general purpose 32-blt EDC bus topology for 1 blt wide DRAMS. The white arrows indicate the data flow paths used on the final write phase of a partlal word write cycle. Data bits 0-7 are belng written into memory from the processor.

## EDC in Systems Using Cache

In systems using cache memory, it may be desirable to place the EDC function between the cache and main memory, as opposed to locating the EDC function between the processing elements and cache. Parity can be used as a single-bit error detection scheme between the CPU and cache. RISC architectures tend to require more memory accesses per unit time that complex-instruction-set processors. This makes the use of cache memory more important in the RISCsystem. An appropriate bus topology for a RISC type processor with cache memory is shown in Figure 4.

Use of a cache memory also affords the possibility of using a different error correcting philosophy. If the EDC function is located between the cache and main memory, then it may be allowable for data reads to be corrected and sent on to the cache, but not to be immediately written back to main memory, after an error has been discovered. In this approach, corrected memory words are updated in the normal write-back processes of the cache memory.

Instruction reads must be thought of differently than data reads since instructions are normally not written back to memory from the cache. However, it may be possible to not write a corrected
instruction word back to memory after detection, since the instruction is usually backed up on a different media. In most systems there is no way for the EDC to know whether it is operating on instructions or data, so a correction philosophy must be selected that can be applied to both instruction and data words.

## Diagnostic Hardware

A syndrome latch for capturing syndrome values after errors and transferring them to the system data bus is always recommended. Providing a check-bit memory read-back ability allows direct verification of the gross functionality of the check-bit memory 'on board'. This greatly facilitates check-bit memory verification. More subtle problems can be explored indirectly by interpreting correction patterns on known data or by using syndrome data to interpret failure patterns. Depending on the EDC configuration, it may be possible to use the same latch to capture check-bits from the check-bit memory, or a second latch may be provided to allow this.

Ideally, diagnostic hardware includes address latches to capture the address of an error. However, this may not be practical in any particular application. It may be sufficient to identify the individual RAM in which an error has occurred.


Figure 4. An EDC bus arrangement appropriate for a CPU with caches such as the IDT R3000 or IDT R2000 RISC processor.

## OVERVIEW OF EDC OPERATIONAL MODES

## Bus Watch vs. Correct Always for the Memory Read Cycle

In a bus-watch system, errors are only corrected after they have been detected by the EDC chip. Data is corrected and written back to memory to scrub errors, only after an error has been detected. In theory, the EDC chip only "watches" the bus normally, and does not slow memory read cycles with correction delays unless an error has been detected. Since errors during read operations are normally very rare, read cycle bus-watch systems are normally faster than correct-always systems.

In correct-always systems, data read by the system is always corrected. The EDC control logic is simpler to design and implement because there is only one type of read cycle. Memory cycle timing in correct-always systems can be completely deterministic and thus such systems may lend themselves more effectively to real-time applications.

## Bus Watch vs. Correct Always for the Partial Word Write Cycle

A write operation that is of a width less than the EDC word width forces the EDC subsystem to execute a read cycle prior to actually writing to memory. This is required to provide the EDC unit with the whole data word to be written into memory for the purpose of check-bit generation. No time is saved by not correcting the data read from memory prior to the subsequent write operation. The partial-word-write operation is virtually identical to a read cycle in correct-always mode or a read cycle with an error detected. Consequently, a partial word write is usually done in a "correct always" mode.

## Operating System Involvement

In systems capable of doing partial-word-write operations, it is necessary to initialize the memory on power up. This can be done in hardware but it is usually done by the operating system. Initialization implies writing every memory location with an arbitrarily chosen constant and thereby writing the check-bit memory with the correct corresponding check-bits. The need to initialize memory results from the nature of the read-modify-write EDC cycle required by the event of a partial-word-write operation. If the memory has not been initialized, the read cycle will normally result in an error indication and an attempt to 'correct' a bit in the data field before writing back to memory. This tends to introduce errors into previously written data bytes or sub-words.

It is possible to design a state machine EDC controller that corrects all single bit errors in a fashion transparent to the CPU. This is not always desirable since it masks hard single-bit errors that indicate hardware problems. In any case, the operating system must become involved in the event of multiple errors if only to issue an appropriate error message to the system operator.

It is desirable to log single bit errors and as much information about the error as is practical. Relevant data ideally includes the syndrome bits to identify the bit location in the word, and the physical address of the error. For complete EDC transparency, such as that desired for real time systems, error logging must be eliminated or accommodated entirely in hardware. For non real-time systems, interrupting the CPU after an error occurrence is the conventional way to log error data. Syndromedata is collected, and any other error information the system hardware retains is retrieved.

## Non-obvious Hardware Topics

In a 32-bit system with a bi-directional check-bit bus or in 64-bit cascaded mode, the check-bit input-output and syndrome functions are time-multiplexed onto the same bus. If the EDC unit is in the correction mode, the input latches are open, and the OESC pins are low, the bus will tend to oscillate. This combination of control inputs would not be appropriate for normal operation but might occur in an idle period between memory cycles unless the designer specifically designs this condition out. The oscillation occurs in this condition because the EDC units are attempting to output syndrome bits based on the data and 'check-bit' inputs. However, the syndrome outputs in this state are being fed back to the check-bit inputs. The result is an oscillation on the check-bit/ syndrome bus.

It is an important and sometimes overlooked fact that it is not acceptableto allow inputs on most CMOS parts to 'float'. The result of doing this is increased power consumption, on chip noise and sometimes outright oscillation which can lead to latch-up. The check-bit inputs and the data bus of an EDC unit should not be allowed to float when not being used. In low power systems in particular, all inputs not in use must be brought to logic highs or lows when not in use. This may imply not tri-stating some buffers that would otherwise be tri-stated when not actively driving, or actually including pull-up or pull-down resistors on a bus to bias it when it is not actively being driven.

## Basic EDC Unit Operation

Basic 32-bit 49C460 EDC operation with timing diagrams is illustrated in Figures 5, 6 and 7. These timing diagrams are also appropriate for a 16-bit IDT39C60 system. In the IDT39C60, the LEout and the Generate functions have separate pins. In the IDT49C460, they are both controlled by one pin. It is usually convenient when using the IDT39C60 to wire the two pins together.

In the non-expanded case, with either EDC unit, use of the input latch may be convenient but is not logically dictated (i.e. the LEin pin may be tied high). Also, the correct pin may be simply left asserted in normal operation. The "detect" mode is usually only used as a diagnostic aid, which allows the data correction function to be shut off while still generating an error signal based on the input data.

## Diagnositic Modes

Since the EDC function introduces a complicating layer betweentr ie system bus and the memory, diagnostic modes are provided fir the EDC to provide testability for the entire memory subsystem. In memory systems where the EDC word is wider that the system bus memory, verification is complicated by the fact that all writes ar e partial word writes. Good diagnostic design requires forethought:-

The EDC: unit's internal diagnostic latches have two distinct and unrelated d ata fields. The check-bit data field is used to provide check détal :o be substituted for normal check-bits in the diagnostic modes. The ise will be written to memory in diagnostic generate mode, or substituted for check-bits read from memory in diagnosic-detect or correct mode. The second field in the diagnosic I atch is the control field. The control field is ignored except whein the part is placed in the internal control mode.

The contt rol byte is used to control the operating features of the part when tr ie part has been placed in internal control mode. Each bit in thecor itrol field corresponds to a pin on the part and overrides the logic se nse of that pin when the part is in the internal control mode. For e xample, we could place the part into the correct mode by setting th $1 e$ correct pin on the EDC unit to a logic high, or we could put thi is part into the internal control mode and set the correct bit in the dia gnostic latch to ' 1 '. Thus there are always two ways to achieve any/ mode of operation. For example, the diagnostic modes may be entered by setting the external diagnostic inputs appropriatel $y$, or entering the internal control mode and setting the diagnostic latch bits appropriately. The internal control mode is provided as a convenience and is useful for controlling operating modes dur ing diagnostic testing and software initialization. Concepiuall ly, it is important to realize that anything that can be done in this mode can be done with external logic as well.

## Memory System Verification Strategies

When a new design is being verified, it is critical to isolate different problem factors; this is one function of the EDC diagnostics.

To prove the function of the primary memory array, the EDC unit is placed in the pass-through mode so that it does not interact with the data stream. Once the primary memory array has been verified as functional, the check-bit memory must be verified. The diagnostic generate mode is used to write known data into the check-bit memory. Reading the check-bit memory directly through the EDC is not possible, so gross functional testing must be done via an external latch or with a logic analyzer. Using an external latch greatly facilitates check-bit memory verification.

Collecting syndrome data from error events requires that an external latch be included in the design to capture the syndrome data after an error has occurred. It should be possible to clear this latch after reading its contents from the system bus. Depending on the EDC configuration, it may be possible to use the same latch to capture check-bits from the check-bit memory. More subtle problems can be explored indirectly by interpreting correction patterns on known data or by using syndrome data to interpret failure patterns.

## SUMMARY

The error detection and correction unit is located in the critical path between a CPU and the memory. The operational configuration of the EDC intimately affects the speed of the final system. Due to the wide variation between computer architectures that EDC is desirable for, the EDC unit is necessarily a generalized IC. Thus, designing an EDC system is not a straightforward process. The object of this applications note has been to illuminate some of the topics that any designer will encounter in the process of designing an EDC system.


DIAG MODE $0,1=00$
$L_{\text {dIAG }}=X$
CODE $\mathrm{ID}_{0.1}=00$ PDAE T@RS00002 8/18/87
Figure 5. 32-bit full-word-width write operation (generate mode).


Figure 6. Memory read and error detect. Identical for read operations and the first phase of a partial-word-write operation (correct mode).


PDAE RWS00004 8/18/87


CORRECT


태죠 $\overline{X X X X X}$


DIAG $_{\text {MODE }}^{0,1}=00$
LEDIAG $=X$
CODE $\mathrm{ID}_{0,1}=00$
Figure 7. Memory correct and check-bit regenerate. Identical for the second phase of a read operation in which an error has occurred, and for a partial-word-write operation except for the state of the individual byte output enables.

## Appendix

| ERROR |  |  | HE |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DECIMAL |  |  |  | S6 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| SYNDROME |  |  |  | S5 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| HEX |  |  |  | S4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
|  |  | S2 | S1 | So |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | NE | C4 | C5 | T | C6 | T | T | 30 |
| DEC <br> 1 | MAL E | Quiva | LEN | >> | 0 | 16 | 32 | 48 | 64 | 80 | 96 | 112 |
|  | 0 | 0 | 0 | 1 | Co | T | T | 14 | T | M | M | T |
|  |  |  |  |  | 1 | 17 | 33 | 49 | 65 | 81 | 97 | 113 |
| 2 | 0 | 0 | 1 | 0 | C1 | T | T | M | T | 2 | 24 | $T$ |
|  |  |  |  |  | 2 | 18 | 34 | 50 | 66 | 82 | 98 | 114 |
| 3 | 0 | 0 | 1 | 1 | T | 18 | 8 | T | M | T | T | M |
|  |  |  |  |  | 3 | 19 | 35 | 51 | 67 | 83 | 99 | 115 |
| 4 | 0 | 1 | 0 | 0 | C2 | T | $T$ | 15 | T | 3 | 25 | T |
|  |  |  |  |  | 4 | 20 | 36 | 52 | 68 | 84 | 100 | 116 |
| 5 | 0 | 1 | 0 | 1 | T | 19 | 9 | T | M | T | T | 31 |
|  |  |  |  |  | 5 | 21 | 37 | 53 | 69 | 85 | 101 | 117 |
| 6 | 0 | 1 | 1 | 0 | T | 20 | 10 | T | M | T | T | M |
|  |  |  |  |  | 6 | 22 | 38 | 54 | 70 | 86 | 102 | 118 |
| 7 | 0 | 1 | 1 | 1 | M | T | T | M | T | 4 | 26 | T |
|  |  |  |  |  | 7 | 23 | 39 | 55 | 71 | 87 | 103 | 119 |
| 8 | 1 | 0 | 0 | 0 | C3 | T | T | M | T | 5 | 27 | T |
|  |  |  |  |  | 8 | 24 | 40 | 56 | 72 | 88 | 104 | 120 |
| 9 | 1 | 0 | 0 | 1 | T | 21 | 11 | T | M | $T$ | T | M |
|  |  |  |  |  | 9 | 25 | 41 | 57 | 73 | 89 | 105 | 121 |
| A | 1 | 0 | 1 | 0 | T | 22 | 12 | T | 1 | T | T | M |
|  |  |  |  |  | 10 | 26 | 42 | 58 | 74 | 90 | 106 | 122 |
| B | 1 | 0 | 1 | 1 | 17 | T | T | M | T | 6 | 28 | T |
|  |  |  |  |  | 11 | 27 | 43 | 59 | 75 | 91 | 107 | 123 |
| c | 1 | 1 | 0 | 0 | T | 23 | 13 | $T$ | M | T | T | M |
|  |  |  |  |  | 12 | 28 | 44 | 60 | 76 | 92 | 108 | 124 |
| D | 1 | 1 | 0 | 1 | M | $T$ | T | M | T | 7 | 29 | T |
|  |  |  |  |  | 13 | 29 | 45 | 61 | 77 | 93 | 10 | 125 |
| E | 1 | 1 | 1 | 0 | 16 | T | T | M | T | M | M | T |
|  |  |  |  |  | 14 | 30 | 46 | 62 | 78 | 94 | 110 | 126 |
| F | 1 | 1 | 1 | 1 | T | M | M | T | 0 | T | T | M |
|  |  |  |  |  | 15 | 31 | 47 | 63 | 79 | 95 | 111 | 127 |

$\mathrm{NE}=\mathrm{NO}$ ERROR
$\mathrm{Cn}=$ check-bit error bit n
n = data-bit error bit n
$n=$ decimal equivalent of the syndrome

Table 1. 32-bit Syndrome Tables with Hex, Binary and Decimal Equivalents.


| NE=NO ERROR | $\mathbf{T}=$ Two errors |
| :--- | :--- |
| $C n=$ check-bit error bit $\boldsymbol{n}$ | $\mathbf{M}=$ Multiple errors |
| $\mathbf{n}=$ data-bit error bit $\mathbf{n}$ |  |
| $n=$ decimal equivalent of the syndrome |  |

Table 2. 64-blt Syndrome Tables with Hex, Binary and Decimal Equivalents.

| CB | DATA | CB | DATA | CB | DATA | CB | DATA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 28 | 20 | 127 | 40 | E | 60 | 101 |
| 1 | 1000F | 21 | 10100 | 41 | 10029 | 61 | 10126 |
| 2 | 10000 | 22 | 1010F | 42 | 10026 | 62 | 10129 |
| 3 | 27 | 23 | 128 | 43 | 1 | 63 | 10E |
| 4 | 1000 C | 24 | 10103 | 44 | 1002A | 64 | 10125 |
| 5 | 2 B | 25 | 124 | 45 | D | 65 | 102 |
| 6 | 24 | 26 | 12B | 46 | 2 | 66 | 10D |
| 7 | 10003 | 27 | 1010C | 47 | 10025 | 67 | 1012A |
| 8 | 10024 | 28 | 1012B | 48 | 10002 | 68 | 1010D |
| 9 | 3 | 29 | 10 C | 49 | 25 | 69 | 12A |
| A | C | 2A | 103 | 4A | 2A | 6A | 125 |
| B | 1002B | 2B | 10124 | 4B | 1000D | 6B | 10102 |
| C | 0 | 2 C | 10F | 4 C | 26 | 6C | 129 |
| D | 10027 | 2D | 10128 | 4D | 10001 | 6D | 1010E |
| E | 10028 | 2 E | 10127 | 4E | 1000E | 6 E | 10101 |
| F | $F$ | 2 F | 100 | 4F | 29 | 6 F | 126 |
| 10 | 10022 | 30 | 1012D | 50 | 10004 | 70 | 10108 |
| 11 | 5 | 31 | 10A | 51 | 23 | 71 | 12 C |
| 12 | A | 32 | 105 | 52 | 2 C | 72 | 123 |
| 13 | 1002D | 33 | 10122 | 53 | 10008 | 73 | 10104 |
| 14 | 6 | 34 | 109 | 54 | 20 | 74 | 12F |
| 15 | 10021 | 35 | 1012E | 55 | 10007 | 75 | 10108 |
| 16 | 1002E | 36 | 10121 | 56 | 10008 | 76 | 10107 |
| 17 | 9 | 37 | 106 | 57 | 2 F | 77 | 120 |
| 18 | 2 E | 38 | 121 | 58 | 8 | . 78 | 107 |
| 19 | 10009 | 39 | 10106 | 59 | 1002F | 79 | 10120 |
| 1A | 10006 | 3A | 10109 | 5A | 10020 | 7A | 1012F |
| 18 | 21 | 3B | 12E | 5B | 7 | 7 B | 108 |
| 1 C | 1000A | 3C | 10105 | 5C | 1002C | 7 C | 10123 |
| 1D | 2D | 3D | 122 | 5D | B | 7D | 104 |
| 1 E | 22 | 3E | 12D | 5 E | 4 | 7 E | 10B |
| 1 F | 10005 | 3 F | 1010A | 5 F | 10023 | 7 F | 1012C |

Table 3. Minimal 32-bit check-bit to data tables for diagnostic use. One data value is listed to generate every possible check-bit pattern.

| DATA | CB | DATA | CB | DATA | CB | DATA | CB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | C | 100 | 2 F | 10000 | 2 | 10100 | 21 |
| 1 | 43 | 101 | 60 | 10001 | 4 D | 10101 | 6 E |
| 2 | 46 | 102 | 65 | 10002 | 48 | 10102 | 6B |
| 3 | 9 | 103 | 2 A | 10003 | 7 | 10103 | 24 |
| 4 | 5E | 104 | 7D | 10004 | 50 | 10104 | 73 |
| 5 | 11 | 105 | 32 | 10005 | 1F | 10105 | 3 C |
| 6 | 14 | 106 | 37 | 10006 | 1 A | 10106 | 39 |
| 7 | 5B | 107 | 78 | 10007 | 55 | 10107 | 76 |
| 8 | 58 | 108 | 7 B | 10008 | 56 | 10108 | 75 |
| 9 | 17 | 109 | 34 | 10009 | 19 | 10109 | 3A |
| A | 12 | 10A | 31 | 1000A | 1 C | 1010A | 3 F |
| B | 5D | 108 | 7E | 1000B | 53 | 1010B | 70 |
| C | A | 10 C | 29 | 1000 C | 4 | 1010 C | 27 |
| D | 45 | 10D | 66 | 1000D | 4B | 1010D | 68 |
| E | 40 | 10E | 63 | 1000E | 4E | 1010E | 6D |
| F | F | 10F | 2 C | 1000F | 1 | 1010F | 1F |
| 20 | 54 | 120 | 77 | 10020 | 5A | 10120 | 79 |
| 21 | 18 | 121 | 38 | 10021 | 15 | 10121 | 36 |
| 22 | 1 E | 122 | 3D | 10022 | 10 | 10122 | 33 |
| 23 | 51 | 123 | 72 | 10023 | 5 F | 10123 | 7 C |
| 24 | 6 | 124 | 25 | 10024 | 8 | 10124 | 2 B |
| 25 | 49 | 125 | 6 A | 10025 | 47 | 10125 | 64 |
| 26 | 4 C | 126 | 6F | 10026 | 42 | 10126 | 61 |
| 27 | 3 | 127 | 20 | 10027 | D | 10127 | 2E |
| 28 | 0 | 128 | 23 | 10028 | E | 10128 | 2D |
| 29 | 4F | 129 | 6C | 10029 | 41 | 10129 | 62 |
| 2A | 4A | 12A | 69 | 1002A | 44 | 1012A | 67 |
| 2 B | 5 | 12B | 26 | 1002B | B | 1012B | 28 |
| 2 C | 52 | 12 C | 71 | 1002 C | 5 C | 1012C | 7 F |
| 2D | 1D | 12D | 3E | 1002D | 13 | 1012D | 30 |
| 2E | 18 | 12E | 3B | 1002 E | 16 | 1012E | 35 |
| 2F | 57 | 12F | 74 | 1002F | 59 | 1012F | 7A |

Table 4. Minimal 32-blt data to check-bit tables for diagnostic use. At least one data value is listed for every possible check-bit pattern. This table is identical to Table 3 except in sequence of presentation.

By Robert Stodieck


Figure 1. Dual-Port Memory With Separate Busses.

## MULTI-PORT STATIC RAM MEMORY

The popularity of multi-port RAM has increased as designers have become more sophisticated about the inherent advantages of multi-ports as a communications devices. Multi-port memory can be far faster than alternate approaches to memory based communication, as well as being simpler to implement. Of the available RAM based communications links, dual-port RAM is the least likely to limit the data processing algorithms that the link is intended to facilitate.

## THE HIERARCHY OF MEMORY BASED COMMUNICATIONS TECHNIQUES

Direct memory access (DMA) generally refers to a method of sharing common memory on a single common bus (fig 2). This requires that only one device at a time use the bus. This is a more efficient approach than having the CPU be responsible for all data transfers on a bus, since that usually requires multiple transfers on the bus for any data item moved (i.e. peripheral to CPU then CPU to memory). If the fraction of time spent in accessing peripherals is not large then this conventional DMA approach may be economical. The conventional DMA approach becomes limiting, as the fraction of time that each device needs to spend on a bus increases. This approach to DMA is completely inappropriate for
implementing multi-processor schemes where, ideally, all the processors use a memory bus all the time.

Another approach to memory based communication is that of sharing a RAM in a time multiplexed fashion (fig 2). Time-sliced or ping-pong shared RAM can be more efficient than conventional DMA since it provides for independent busses and local memory. Even so, data transfer through a shared RAM interface, as we shall see, is inherently slower and less flexible than a multi-port RAM interface. The additional hardware associated with implementing a real-world shared RAM detracts significantly from the operating speed as well as being more complex and difficult to design.

## DUAL-PORT TRANSFER SPEED ADVANTAGE OVER TIME-SHARED RAM

We will use a hypothetical, but realistic, case to examine the advantages of dual-ported memory over time shared RAM. Radar digital signal processing systems frequently use multi-port RAMs to act as a "rate-buffer". The multi-port is located between the analog-to-digital convertors, which must sample the incoming signals at a constant high rate, and the signal processing elements. The signal processors, in general, must access data from the incoming stream in a non-sequential way and this makes a hardware FIFO inappropriate for this task of rate buffering.


Figure 2. Two Members of a Hlerarchy of Memory Based Communications. Common Memory With a Common Bus, Shared RAM with Separate Busses.

Assume that the minimum write access time on the side of the A/D convertor is $35 n s$ and the read access time is 35 ns on the signal processor side. The signal processor works on one data set of N words then switches to another. The signal processors accesses are random within a data set. The A/D convertor outputs data continuously in a word-serial stream that wraps around when it reaches the end of the RAM. The two sides never need to simultaneously access the same location.

A dual-port memory handles this communications task painlessly. To better see what the duaL-port advantages are we will look at two possible alternatives. A time-sliced single RAM, and a ping-pong multiple RAM arrangement. Both approaches involve more hardware, more design-in time, and create more severe timing constraints than a multi-port memory. Both, we will see, limit the generality of the algorithms that may executed.

In order to begin to meet the basic timing requirements of our radar DSP system, the RAM in a time-sliced RAM system must have an access time at least half that of the equivalent dual-port. This is due to the fact that the RAM must do two accesses in the
same time as the dual-port. The buffers required for address and data bus isolation in a real design, will have basic prop-delays of about 6.5 ns . For the read path this would add $6.5+6.5 \mathrm{~ns}$ to the read cycle time. Thus before considering signal skews the basic RAM access times required would be less than 35/2-6.5ns-6.5ns or 4.5 ns versus 35 ns for a dual-port RAM.

## SYNCHRONIZATION AND ALGORITHMIC CONSTRAINTS OF THE TIME-SLICED RAM

The time-sliced example shows us that the dual-port has more than twice the effective data communications bandwidth of a real-world time sliced RAM arrangement for any given RAM speed grade. The time-sliced arrangement also places serious constraints on the algorithms that can be run. To match the transfer rate of the dual-port, the reads and writes in the time-sliced RAM must now be interlaced one to one and thus must occur at the same rate. If reads cannot be cleanly interlaced with writes then the transfer rate may become grossly slower.


Figure 3. A RAM Ping-Pong RAM. This Arrangement Can be Expanded Indefinitely to Provide Any Number of Independent Sets.

## DUAL-PORT RAM TRANSFER SPEED ADVANTAGES OVER THE PING-PONG RAM APPROACH

In order to begin to meet the basic timing requirements of our radar DSP system, the RAM in a ping-pong system (figure 3) must also have an access time that is less than that of the equivalent dual-port. Again in a real-world design, the buffers required for address and data bus isolation will have basic prop-delays of about 6.5 ns best case. For the read path this would add $6.5 \mathrm{~ns}+6.5 \mathrm{~ns}$ to the read access time. The basic RAM access times required would be less than $35-6.5 \mathrm{~ns}-6.5 \mathrm{~ns}$ or 22 ns .

## SYNCHRONIZATION AND ALGORITHMIC CONSTRAINTS OF THE PING-PONG APPROACH

The same kinds of algorithmic constraints are introduced by a ping-pong schemes, but they are less severe than the time-sliced single RAM. In a ping-pong scheme, two or more RAMs are used. In the signal processing scheme, blocks of data are written alternately to one RAM and then the other. Simultaneous accesses are now allowed if they are to different physical RAMs. A two RAM ping-pong scheme could serve the RADAR signal processing example relatively well, if it can operate on only two data sets
alternately. One RAM can be accessed at rates appropriate for the A to D convertor, and the other RAM can be accessed at rates appropriate for the signal processor.

If there are more than two datasets involved in the algorithm, we again have a potential scheduling conflict. One way to conquer this problem is to add yet more independent RAMs, One allocated to each dataset or block required by the overall machine algorithm. Each time we add an additional RAM, the algorithmic flexibility of the ping-pong communications link improves, until it approaches that of dual port RAM.

At this point it becomes apparent that we have created a spectrum of memory based communications devices. We can identify the members of this spectrum by the number of fully independent RAM blocks we can access. For example, a two RAM ping-pong arrangement, a three RAM ping-pong arrangement. By this numbering scheme a 1 K dual-port is an order one-thousand device. It has one-thousand one word data sets 999 of which can be freely accessed at any time from one side. The order three pin-pong device has three multi-word data sets two of which can be freely accessed at any time from one side. The order two ping-pong device has two multi-word data sets one of which can be freely accessed at any time from one side. The time sliced RAM is an order 1 device and cannot allow any simultaneous accesses.

In this discussion we have ignored the size of the individual RAMs, and in fact there are no advantages to using large individual RAMs in a ping-pong arrangement as long as the total number of words available remains the same. In a ping-pong arrangement the physical RAM sizes determine the maximum data block size. This, again, reduces the number of algorithms that can be run without conflicts. In a dual-port, the data block size is a software variable. It is possible to define any number of arbitrarily sized data blocks for transfer in either direction. In general, hardware synchronization per se is not required, only data block synchronization.

## DATA BLOCK SYNCHRONIZATION AND DATA COHERENCY IN TIME OR CONTEXT

A dual-port video interface is an example of a system where strict data-coherency in time is not required. It is usually not critical that a pixel be updated at a precise instant in time. An update can be made on one scan or the next if there is a timing conflict. However, data corruption in the RAM must be avoided.

The video example is a special case. In most data processing environments, however, all data written to memory has to be read again with perfect fidelity both in data content and in coherency in time or context. A reading device must know not only what data was written but it must also know its exact context or meaning. In any common memory system it is possible for data to be changed in a location with out 'informing' all of the devices using the data. So a mechanism must exist for updating the context of data for all devices using data from shared locations.

The passing of context or time information is usually done by semaphores or interrupts. This information synchronizes datablock transfers and, consequently, prevents simultaneous accesses to any location. Data writes and reads may be asynchronous from each other in timing of individual accesses, but the reading of a block of data does not begin until a block of data has been written and its context is known.

The importance of observing that data-coherencyin-time has to be guaranteed in software, in a particular system, is that it often eases the hardware design. For example, "busy" arbitration logic can be used to prevent simultaneous accesses to a single location. Busy logic might appear to be an essential feature of dual-port RAM systems. However, an active busy signal coming on a
dual-port usually indicates that something has gone wrong in software or hardware. In any system where strict data coherency-in-time or context is required, i.e. the transfer is block-synchronous, simultaneous accesses to one physical location cannot be allowed because the outcome is not deterministic. (Simultaneous write-read access to one address can be allowed in synchronous systems if timing is done correctly).

## TRANSFER ALGORITHMS

Having established that in general purpose computing environments data is normally passed in a block synchronous fashion it is useful to classify some common block transfer algorithms.

1. First-in-first-out (FIFO) buffer Word serial entry, word serial output in the same sequence.
2. Last-in-first-out (LIFO) buffer or stack Word serial entry, word serial output in reverse sequence.
3. Random input, random output buffers

## 4. Word Serial input/output, random output/input

Any of these algorithms can be run with any of the common memory schemes discussed. The dual-port solution will generally be faster, easier to implement, and much lass confining in utilization.

As a simple illustration of dual-port flexibility, consider the fact that a FIFO algorithm could be executed with a hardware FIFO. Using a dual-port RAM, instead, would allow any number of FIFO algorithms to run simultaneously in both directions, along with other types of transfers.

## SUMMARY

Single-chip dual-port memory offers greater data transfer rates, easier hardware design, and greater flexibility of application than any competing approach. It facilitates rate-buffering between hardware devices and allows bidirectional transfer. It's intrinsically separate address and data busses make it far faster than conventional approaches to DMA for peripheral-to-CPU data transfer. The application of dual-ported static RAM has seen rapid growth as multiple sources have become available, assuring that multi-ported static RAM will become a mainstream product.

## By Satyanarayana Simha

## INTRODUCTION

The exception processing capability of the IDT79R3000 is provided to assure an orderly transfer of control from an executing program to the supervisor program. Exceptions may be broadly divided into two categories: those caused by an instruction, including an unusual condition arising during its execution, and those caused by external events such as internupts. When an IDT79R3000 detects an exception, the normal sequence of instruction is suspended; the processor exits User mode and is forced to the Kernel mode where it can respond to the abnormal or asynchronous event. This paper presents an overall view of the types of exceptions in the R3000 and the exception handling registers. It then describes one specific exception, namely interrupts, the latency associated with it and gives an example of code on how to handle an interrupt event.

## EXCEPTION PROCESSING

The R3000's exception handling system efficiently handies machine exceptions, including Translation Lookaside Buffer (TLB) misses, arithmetic overflows, I/O interrupts, system calls, breakpoints, reset, and coprocessor unusable conditions. All of these events interrupt the normal execution flow. The R3000 aborts
the instruction causing the exception and also aborts all those following in the exception pipeline which have already begun execution. The R3000 then performs a direct jump into a designated exception handler routine.

When an exception occurs, the R3000 loads the EPC (Exception Program Counter) with an appropriate restart location where execution may resume after the exception has been serviced. The restart location in the EPC is the address of the instruction causing the exception. If the exception occurred in a branch delay slot, the EPC contains the address of the branch instruction immediately preceding the delay slot.

## EXCEPTION HANDLING REGISTERS

The system coprocessor (CPO) registers contain information pertinent to exception processing. Software can examine these registers during exception processing to determine such things as the cause of an exception, and the state of the CPU at the time of an exception. There are six registers handling exception processing (shown in Figure 1). These are the Cause register, the EPC register, the Status register, the BadVAddr register, the Context register, and the Prld register. A brief description of each follows.


Figure 1. The Exception Handling Registers

## The Cause Register:

The contents of this register describe the last exception. A 4-bit exception code indicates the cause. The remaining fields contain detailed information specific to certain exceptions. All bits in this
register with the exception of the Sw bits are read-only. The Sw bits can be written into in order to set or reset software interrupts. See Figure 2.


Figure 2. The Cause Register

## The EPC (Exception Program Counter) Register:

The 32-bit register contains the address where processing can resume after an exception has been serviced. This register contains the virtual address of the instruction that caused the exception. When the virtual address of the instruction resides in a branch delay slot, the EPC contains the virtual address of the instruction immediately preceding - which is the Branch or Jump instructions.

## Bad VAddr Register:

The Bad VAddr register saves the entire bad virtual address for any addressing exception.

## Context Register:

The Context register duplicates some of the information in the BadVAddr register, but provides the information in a form that may be more useful for a software TLB exception handler.

## The Status Register:

This register contains all the major status bits. Any exception puts the system in Kernel mode. All bits in the status register, with the exception of the TS (TLB shutdown) bit are readable and writeable; the TS bit is read-only. Figure 3 shows the functionality of the various bits in the status register.


| CU : Coprocessor Usability | IntMask : Interrupt Mask |
| :--- | :--- |
| BEV : Bootstrap Exception vector | KUo : Kernel/User mode, old |
| TS : TLB shutdown | IEo : Interrupt enable, old |
| PE : Parity Error | KUp : Kernel/User mode, previous |
| CM : Cache Miss | IEp : Interrupt enable, previous |
| PZ : Parity Zero | KUc : Kemel/User mode, current |
| SWC : Swap Caches | IEc : Interrupt enable, current |
| IsC : Isolate Cache | $\mathrm{O}:$ Reserved |

Figure 3. The Status Register

## Processor Revision Identifier Register:

This 32-bit register contains information that identifies the Implementation and revision level of the Processor and System Control Co-Processor.

## EXCEPTION VECTOR LOCATIONS

The R3000 uses three different addresses for exception vectors:

- The RESET exception vector is at address $0 x b f c 00000$
- The UTLB Miss exception vector at address $0 \times 8000000$
- The General exception vector for all other exceptions at address 0x80000080


## LATENCY FOR EXCEPTION PROCESSING

Different types of exceptions can occur in different stages of the pipeline. The exception handling routine itself occurs after a one cycle latency. The R3000 has a five stage pipeline that consists of instruction fetch, instruction decode, ALU operation, cache fetch, and the write-back stage. Table 1 shows in the last column the number of instructions in the pipeline that need to be flushed on an exception. Address error, for example, can have a maximum latency of four if it occurs on a memory operation cycle. This is because four instructions in the pipeline stage have to be flushed.

| Error | Pipeline stage | Plpellne stages <br> to be flushed |
| :--- | :--- | :---: |
| Illegal Instruction | Instruction Decode | 2 |
| Address Error | Memory Operation | 4 |
| Interrupts | Instruction Fetch | 3 |
| Overflow | ALU Operation | 3 |
| TLB Miss | Instruction Decode | 2 |

Figure 4 shows the pipeline stages in the R3000. The different stages are I:Instruction fetch; R:Read Decode; A:ALU operation; M:Memory operation; and W:Write-Back. When there is an exception on an instruction fetch cycle, the exception routine starts executing one clock cycle later as shown.

Table 1. Latency in the R3000 on an exception


Figure 4. Pipeline Stages in the R3000

## INTERRUPTS IN THE IDT79R3000

The R3000 processor has six general purpose hardware interrupts and two software generated interrupts. The hardware interrupts are sampled during phase 2 of all run and fixup clock cycles. This is shown in Figure 5. tDS is the data setup time, tHLD is the data hold time and tSMP is the phase delay between the Cik2xSmp input and the CIk2xPhi input. These two clock inputs are part of the four phase clock inputs given to the processor and are
useful for selecting the proper static RAM parts for interface considerations. The interrupts are level-sensitive. They continue to be sampled during phase 2 of the clock cycle after an interrupt exception has occurred. The interrupts are not latched within the processor when an interrupt exception occurs. Since the interrupts are not sampled during stall cycles, BusErr* can be asserted and used for exception processing. This is useful in cases where there is a need to abort from a stall mode.


Figure 5. Interrupt Timing Diagram

Each of the eight interrupts can be individually masked by clearing the corresponding bit in the IntMask field of the Status Register. All eight of the interrupts can be masked at once by clearing the IEc bit in the Status Register.

## INTERRUPT HANDLING

The R3000 branches to the general exception vector at address $0 \times 80000080$ for the exception. The R3000 sets the int code in the Cause Register's ExcCode field. The IP field in the Cause register
shows which of the six hardware interrupts are pending and the SW field in the Cause register shows which of the two software interrupts are pending. Multiple interrupts can be pending at one time.

When the interrupt occurs, the KUp, IEp, KUc and IEc bits of the Status register are saved in the KUo, IEO, KUp, IEp bit field in the Status register. The current kernel status bit KUc and the interrupt bit IEc are cleared. See Figure 6. This masks all the interrupts.


Figure 6. Kernel Status and Interrupt Status Are Saved on Interrupts

## INTERRUPT SERVICING

In case of an hardware interrupt, the interrupt must be cleared by deasserting the interrupt line. This has to be done by alleviating the conditions that caused the interrupt. Software interrupts have to be
cleared by setting the corresponding bits (SW1:0) in the Cause register to zero. A flow chart of a general exception routine handler is shown in Figure 7.


Figure 7. Flow Chart for Exception Handling

An example piece of code is given below in Figure 8. It illustrates a simple service routine that the processor branches to on detecting an interrupt. The actual interrupt handling code itself will depend on the user's application and, therefore, is not given. (an and sn are registers in the R3000.)

As soon as the branch to the address is taken on an interrupt, the exception program counter is saved. Line 2 indicates the reading of the cause register to determine the exception (in this case an
interrupt). The status register is saved to be restored after processing the exception. A lookup table contains the addresses of all the different exception processing routines. A jump is taken to the appropriate exception routine.

| 1. | mfcO | a0,EPC | ;save exception PC |
| :--- | :--- | :--- | :--- |
| 2. | mfcO | a3,CO_CAUSE | ;get CAUSE register |
| 3. | mfcO | sO,CO_STATUS | ;save status register |



Figure 9: Block Diagram of Interrupt Controller on Reset

## CONCLUSION

The IDT79R3000 provides both flexible and fast exception handling capability. Once an exception occurs, the first instruction of the exception handler routine is fetched on the very next clock cycle, providing minimal latency. Management of the processor and system state is left to the exception handling software, allowing the system designer to determine what must be done to respond to
a given exception and thus minimizing the amount of processor overhead required to handle exceptions. Even the prioritization of the external interrupts is under software control, providing the system designer with maximum flexibility in the target system*.
*Note: Chapter 5 of the "MIPS RISC Architecture" Book, available from IDT, contains further detail on exception processing of the 79R3000.

## By Satyanarayana Simha

## INTRODUCTION

The reduced instruction set computer (RISC), the IDT79R3000, has allowed for simplicity in hardware and synergy between architecture and compilers. To further increase the throughput of a computer system, direct-mapped cache memory is implemented on systems using the R3000. The availability of a wide variety of high-speed static RAMs from IDT gives the designer the flexibility of selecting the proper part for his application. It is necessary,
however, to know the critical timing parameters governing the design of a cache subsystem. This article is divided into three parts. The first part shows a general cache system with a description of the clock inputs. The second section details the equations used to calculate the critical parameters. It is followed by an example of an IDT7198 static RAM used as a cache RAM for the R3000.

## CACHE DESIGN



Figure 1. 64KB Instruction/Data Cache Configuration

A simplistic block diagram implementation of a 64 KB separate instruction cache and data cache is shown in Figure 1. The design of a cache subsystem such as the one above depends on the four input clocks to the R3000 processor. These clock inputs are twice the frequency of the output clock i.e., SysOut. By adjusting the timings of these clocks, the designer can accommodate a wide variety of static RAMs by properly considering specific parameters such as set-up and hold times. The clocks themselves can be adjusted using tap settings on a delay line or by using delay logic. The clock inputs are described below.

1) Clk2xSyS: Determines the position of SysOut with respect to the data, tag, and address buses. It is positioned so that devices in
the cache/bus interface clocked by SysOut meet the set-up and hold time requirements.
2) Clk2xSmp: Is used by the R3000 to capture external data onto data bus and control inputs.
3) CIk2xRd: Is used to delay the enable of data bus drivers.
4) Clk2xPhi: Is used to determine all R3000 outputs i.e., data, address, and tag buses.
Figure 2 shows the timing relationships between the four clocks. All the timing equations for cache design depend on the phase relationship between these clocks. Tsmp is the Clk2xSmp to Clk2xPhi delay, Trd is the Clk2xRd to Clk2xPhi delay, and Tsys is the CIk2xSys to CIk2xPhi delay.


Figure 2. Timing Relationships Between the Four 2x Clock Inputs

In the cache implementation scheme, instruction references begin their reference during phase 2 and transfer data during the following phase 1. Data references begin during phase 1 and transfer data during phase 2. Thus, data and instruction references
can take place in different phases of the same clock cycle. See Figures 3a and 3b. This is an important factor to consider in order to prevent contention between instruction and data caches.


Figure 3a. Data and Instruction Caches During Phase 1


Figure 3b. Data and Instruction Caches During Phase 2

Specific factors such as access time, set-up time, hold time, enable and disable times, and the deration factor are key in choosing the proper static RAM and in setting the phase delays in the clocks. The next section discusses the timing equations needed for selecting a static RAM for cache design.

## Equations Governing the Critical Parameters in RAM Selection:

Figure 4 shows the timing of the relevant signals for a 25 MHz (40ns) R3000. The numbers represent the equations that are critical in determining the selection of the static RAMs. The timing is given for the worst case condition i.e., a STORE followed by a LOAD. An explanation of the equations is given below.
Internal Sample to Phi: This timing parameter requirement guarantees that the processor internal sample to Phi is met.
$t_{s m p} \geq 5 n s$
(1)

Address Access to Data Sample: This timing parameter requirement guarantees that the cache RAMs have sufficient access time. This calculation assumes that the address delay through the FCT373 is limited by its propagation delay.
RAM $^{d_{A A}} \leq t_{\text {cyc }}-t_{s m p}-A d r L O^{d_{*}}-373_{P D}-t_{O S}--$ (2)
Cache Enable to Sample: This timing parameter requirement guarantees that the cache RAMs are enabled soonenough to meet the processor's input set-up specification.
$R A M_{O E}{ }^{d} \leq T_{c y c / 2}-t_{s m p-r d}-R d^{d}-t_{O S}-\cdots---$
Minimum Read Pulse Width: This timing parameter requirement guarantees that the read pulse generated by the processor is at least as long as the cache RAM output enable time.
$R A M^{d}{ }_{O E} \leq t_{\text {cyc } / 2}-t_{\text {sys-rd }}$

Read Write I-Cache Data Bus Contentlon: This timing parameter requirement guarantees that no contention will occur between the instruction cache and the processor on a store.
$R A M_{H Z} \leq t_{s y s}-R d^{d}+D_{e n}-\cdots-$
Processor Data Set-up to End of Write: This timing parameter requirement guarantees that the cache RAMs have adequate data set-up time when being written into by the processor.
RAMSD $\leq t_{\text {cyc/2 }}-t_{\text {smp }}-D V_{\text {al }}{ }^{d}+W_{r}^{d}-\ldots-$
Data Hold from End of Write: This timing parameter requirement guarantees that the data hold from end of write specification of the cache RAMs is met when either the processor or the read buffer is writing to the RAMs.
RAM $H_{H D}-$ RAM $_{L Z} \leq t_{\text {smp-rd }}$
Data Set-Up to SysClk: This timing parameter requirement guarantees that the set-up time into an external register is met on a processor store.
SetUp $p_{s y s} \leq t_{c y c / 2}-t_{s y s}-\left(D V a l^{d}+-S_{s}{ }^{d}-240_{P D}\right)-$ (8)
Data Hold from SysClk: This guarantees that the hold time specification of an external register is met on a processor store. The data holds on the bus until a subsequent read drives new data.
Hold $_{\text {sys }} \leq t_{\text {sys-rd }}-$ Sys $^{d}-240_{P D}+R A M_{L Z}+R d^{d}-$ (9)
Equations 1 to 9 are sufficient for the purpose of selecting the proper RAMs for use as cache memory. To illustrate the point further, an IDT RAM device, the IDT7198 (16K x 4), is chosen as an example.

[^22]

Figure 4. IDTR3000 40ns (25MHz) Cycle Timing

## CALCULATION OF TIMING PARAMETERS

An example of a cache subsystem design using an IDT7198 i.e., a $16 \mathrm{~K} \times 4$ static RAM follows. All the numbers used in the calculations have been taken from the IDT Data Book ${ }^{1}$ and the R3000 Interface Manual. The numbers are presented in Figure 6. The deration factor has been taken into account for DIPs. Surface mount would decrease the deration factor.

The following factors have been taken into account for calculating the deration factor ${ }^{2}$.

1) The SSI logic and cache RAM propagation delays are derated by 1 ns per 25 pF of additional load.
2) Cache RAM input capacitance is $5 p F$.
3) Cache RAM output capacitance is 7 pF .
4) Trace capacitance is estimated at 2 pF per inch.
5) Data and trace tag buses are 6 inches.
6) Address buses are $2 \times 5$ inches.
7) SysOut loading is 50 pF .
8) Test value of 30 pF to be subtracted.

## Deration Calculations:

Address Capacitance: $12 \times 2 \mathrm{pF}=24 \mathrm{pF}$; (factors 4,5, and 6) 5 Devices $=5 \times 10 \mathrm{pF}=50 \mathrm{pF}$; Test value $=-30 \mathrm{pF}$; Total capacitance $=45 \mathrm{pF}$; At ins per 25pF, total deration of address bus $=2 n s$.
Data Bus Deration: Is approximately the same i.e., 2ns. Read control capacitance for IDT7198 will be about 10 inches of trace and 8 devices at 7pF each. Therefore, Read control deration = (76-30) pF/25pF/ns $=2 n s$.

In Figure 5, the circled numbers are the equations previously described. The number in parentheses is the allowable worst case timing. The adjacent number is the total time taken using the IDT7198. The numbers for the IDT7198 with the R3000 running at different frequencies and the FCT373A are shown in Table 1 and Table 2 respectively.

The first value for each parameter in Table 1 shows the maximum allowable worst case rating and the second value shows the timing using the IDT7198 RAM.


Figure 5: IDT79R3000 40 ns cycle timing using an IDT 7198 SRAM.

| Parameter | Load (pF) | Symbol | R3000 Clock Frequencles |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { Min. } \\ & \text { ( } \mathrm{ns} \text { ) } \end{aligned}$ | $16 \mathrm{MHz}$ | $\begin{aligned} & \text { Max. } \\ & \text { (ns) } \end{aligned}$ | $\begin{aligned} & \text { Min. } \\ & \text { (ns) } \end{aligned}$ | $20 \mathrm{MHz}$ | $\underset{(\mathrm{ns})}{\mathrm{Max}} .$ | $\underset{(\mathrm{ns})}{\mathrm{Min}}$ | 25MHz | $\begin{aligned} & \operatorname{Max}_{(\mathrm{ns})} \\ & \hline \end{aligned}$ |
| Address to Data Valid | 30 | $t_{A A}$ |  |  | 31 |  |  | 25 |  |  | 19 |
|  |  |  |  |  | 29 |  |  | 25 |  |  | 19 |
| Output enable to Data Valid | 30 | $t_{\text {DOE }}$ |  |  | 17 |  |  | 13 |  |  | 10 |
|  |  |  |  |  | 15 |  |  | 13 |  |  | 10 |
| Output Disable time |  | $t_{\text {Hz }}$ |  |  | 14 |  |  | 12 | 2 |  | 8 |
|  |  |  |  |  | 12 |  |  | 10 |  |  | 7 |
| Output Enable Time |  | tra | 2 | , |  | 2 |  |  | 2 |  |  |
|  |  |  | 5 |  |  | 5 |  |  | 5 |  |  |
| Address SetUp to End of Write |  | $t_{\text {AW }}$ | 43 |  |  | 36 |  |  | 27 |  |  |
|  |  |  | 20 |  |  | 20 |  |  | 13 |  |  |
| Data SetUp to End of Write |  | tos | 14 |  |  | 13 |  |  | 11 |  |  |
|  |  |  | 13 |  |  | 13 |  |  | 8 |  |  |
| Write Pulse Width |  | $t_{\text {PWe }}$ | 55 |  |  | 47 |  |  | 37 |  |  |
|  |  |  | 20 |  |  | 20 |  |  | 13 |  |  |
| Data Hold from End of Write |  | $t_{\text {Ho }}$ | 0 |  |  | 0 |  |  | 0 |  |  |
|  |  |  | 0 |  |  | 0 |  |  | 0 |  |  |
| Address Hold from End of Write |  | $t_{\text {HA }}$ | 0 |  |  | 0 |  |  | 0 |  |  |
|  |  |  | 0 |  |  | 0 |  |  | 0 |  |  |

Table 1. Cache RAM Parameters. RAM Specifications vs. IDT7198 Specifications.

| Parameter | Load <br> (Units) | Symbol | Min. <br> $(\mathrm{ns})$ | Max. <br> $(\mathrm{ns})$ |
| :--- | :---: | :---: | :---: | :---: |
| FCT373A Propagation Delay | 50 | $\mathrm{t}_{373 \mathrm{PD}}$ |  | 5.2 |
| FCT373A Latch Enable Delay | 50 | $\mathrm{t}_{373 \mathrm{LE}}$ | 2 | 8.5 |
| FCT373A Latch Enable Hold | 50 | $\mathrm{t}_{373 \mathrm{Hld}}$ | 1.8 |  |
| FCT240A Prop Delay | 50 | $\mathrm{t}_{240 \mathrm{PD}}$ | 1.5 | 4.8 |

Table 2. Parameters for Latches and Buffers

Figure6 shows a block diagram of tap settings on a delay line for the four clock input signals. By varying the phase delay between these signals, the designer can select the proper static RAMs for cache memories and the operating frequency of the R3000. Table 3 shows suggested tap settings on the delay line for the R3000 running at different frequencies.


Figure 6. Tap Settings for the Clock Inputs

| Parameter | 16.67 MHz | 20 MHz | 25 MHz |
| :---: | :---: | :---: | :---: |
| Clk2xSys | 0 | 0 | 0 |
| Clk2xRd | 6 | 6 | 6 |
| Clk2xSmp | 6 | 6 | 6 |
| Clk2xPhi | 16 | 14 | 12 |

Table 3. Delay Line Setting Summarization

The designer can use a DDU-7F-20* chip for the delay line. The clock is the input to the device and the outputs at various points can be chosen with the appropriate phase delays.

## CONCLUSION

The IDT R3000 RISC processor allows an efficient cache system to be implemented with standard architecture static RAMs. To design a cache subsystem, it is essential to know only the critical equations mentioned above and their relation to the four input clocks. The tap settings provide further control of the cache subsystem design for different operating frequencies of the R3000.

## REFERENCES

1. IDT Data Book, pp 4-74 -- 4-83, pp 10-72 -- 10-75.
2. MIPS R3000 Processor Interface Manual, pp 105.
*d: deration due to additional load. 1 ns per 25 pF .
*Avallable from Data Delay Devices (201) 772-1106

# USING THE IDT79R3000 IN A MULTIPROCESSOR ORGANIZATION 

## APPLICATION NOTE AN-28

By Roy M. Johnson

## INTRODUCTION

High performance systems, such as shared memory multiprocessor architectures, can be built using IDT79R3000 RISC processors. The IDT79R3000 incorporates special features that provide support for multiprocessor environments. This
applications note discusses the features of shared memory multiprocessor architectures with local caches, examines the critical issue of cache coherency, and demonstrates how the features of the IDT79R3000 facilitate its use in a shared memory multiprocessor system.


Figure 1. Block Diagram of a Shared Memory Multiprocessor System

## SHARED MEMORY MULTIPROCESSOR SYSTEMS

A simplified block diagram of a shared memory multiprocessor with local caches is shown in Figure 1. This model of a multiprocessor system is defined to be tightly coupled and the N processors are connected to M memory modules and P I/O devices via an interconnection network. All the processors have a local cache memory, share the same global address space and communicate via shared memory. The interconnection network ensures complete connectivity between the processors and memory modules and can be implemented as a simple shared bus, multi-stage delta network or a more complex cross-bar switch. The global shared address space is assumed to be interleaved amongst the memory modules in order to minimize memory access conflicts. Note that the need for a interconnection network can be obviated by using a multi-port memory [1]. Examples of commercial machines employing a shared memory multiprocessor configuration using the R2000/3000 RISC processor include the Titan Graphics Supercomputer from Ardent Computers [2] and the 4D-MP Graphics Superworkstation from Silicon Graphics [3].

## CACHE COHERENCY

The presence of local caches in a shared memory multiprocessor system introduces the issue of cache coherency that may result in data inconsistencies. This problem arises because several copies of the same data may exist in local caches of different processors at the same time. If one of the processors modifies (writes) the value of its copy of the data, then the other processors will have the stale or incorrect copy of the modified data in their local caches. This is a potential problem created by asynchronous parallel algorithms that do not have explicit synchronization. Data inconsistencies may also arise in multiprogrammed multiprocessor systems whereby a suspended process may migrate to another processor and the most recently updated data of the process might still be in the original processor's local cache. When the process is run on the new processor, there is a possibility that stale data is used if the local cache was not previously flushed. This assumes that the process did run previously on this processor. It is clear that if data consistency is to be ensured in a multiprocessor system, cache coherency must be maintained.


Figure 2. Block Diagram of a Dual IDT79R3000 Shared Memory Multiprocessor

A static approach to maintain cache coherency is to make all writeable data that is shared, non-cacheable. This method ensures data consistency, but at the price of decreased performance'and with increased main memory conflicts. A dynamic approach to maintain cache coherency is to allow multiple copies of shared writeable data to exist and rely on a cache coherence protocol between the processors to ensure cache consistency. Several cache coherence protocols have been proposed and implemented using both hardware [4] and software support [5]. The type of protocol used depends primarily on interconnection network and the number of processors in the system.

## A DUAL IDT79R3000 SHARED MEMORY MULTIPROCESSOR

A simplified block diagram of a dual IDT79R3000 shared memory multiprocessor is shown in Figure 2. A simple shared bus configuration was chosen for clarity. The two processors are
connected to the main memory and an I/O device via a common bus. Access to the shared bus is arbitrated by the bus control logic. Each processor has an instruction and data cache and write-through cache update policy is assumed, i.e. all writes to the cache are also immediately transmitted directly to main memory. Note that a write-back cache update policy, (writes done only to the cache and main memory is updated when the cache line is replaced) would generate less memory traffic [10]. This is usually implemented when there are more than two processors in the system. Read and write buffers are included to provide a convenient asynchronous interface to the main memory. The snoop cache and control logic is used to implement a dynamic cache coherency check mechanism. For clarity, a very simple cache coherence protocol is chosen for the dual IDT79R3000 multiprocessor system and is described in detail below (more sophisticated and efficient schemes are described in [4], [5], [6], $[7] \&[8])$.


Figure 3. Processor Interface to the Snoop Control Logic

## CACHE COHERENCE PROTOCOL

Each snoop cache maintains a directory of the current entries in the local data cache, (i. e. it contains the tags of all the current entries in the local data cache). Its primary function is to monitor the external memory bus for an address match. In addition, the snoop cache maintains state information for each data cache line. A cache (tag) line can be in one of three states: private, shared or invalid. Data that is exclusive to the processor is marked private, data that is common to the processors is marked shared and data that is inconsistent is marked invalid. The snoop cache is updated concurrently with the data cache. Whenever processor 1 modifies or writes a line that is marked shared in its local cache, its snoop control logic signals processor 2 that a write to a shared line has occurred. The snoop control logic of processor 2 then interrogates its snoop cache to determine whether a copy of the modified data is present in the local data cache. If a copy is present, it is invalidated using the MP request and MP invalidate signals as shown in the Figure 2 and the tag line in the snoop cache of processor 2 is marked invalid. The snoop control logic of
processor 2 sends an acknowledge signal to processor 1 which then proceeds to complete its write operation to the shared location, i.e. writes into the data cache as well as into the write buffer. It must be noted that the data value in the write buffer must be retired to the main memory before the write operation can be completed. This prevents possible data inconsistencies that may arise by processor 2 trying to read that particular main memory location before it is updated. This cache coherence protocol is also known as cross-interrogation. Note that this protocol is applicable only to cache lines that are marked shared, while writes to cache lines marked private are performed at the processor speed. In the event of simultaneous writes to the same shared cache line by both the processors, only one of the processors will successfully acquire the external bus (determined by the bus arbitration logic) to issue a cross-interrogation signal to the other processor. The write operation of the processor that did not acquire the external bus will result in a write miss. Figure 3 shows a typical processor interface to the snoop cache and control logic in more detail, and is also described below.


Figure 4. Cache Invalidation Timing Diagram

## DYNAMIC CACHE COHERENCY CHECK MECHANISM

The signals at the snoop logic - processor interface include the MP request, MP invalidate, processor latch enable, invalidate latch enable and the invalidate address (address of the cache location to be invalidated). The snoop logic receives a crossinterrogation signal from the other processor when a write is performed to a shared cache line. It then searches its tags for an address match. If a match occurs, the address is captured in the invalidate address register which is clocked by SysOut*, as shown in the Figure 3. The CpCond(3) input (MP request signal) of the IDT79R3000 is then asserted, causing the 79R3000 to enter into a MP stall. As there is no cache activity on the first cycle of an MP stall, the processor latch enable signal is deasserted and the invalidate latch enable is asserted in order to present the invalidate address to the data cache. After the first stall cycle, the CPU will
issue DRd* pulses during every phase 2 and DCIk (connected to the transparent latches) during every phase 1 , this lasts until the end of the stall or until one cycle after the assertion of $\mathrm{CpCond}(2)$. This permits the snoop logic to read the data cache (Data and Tag values can be sampled by the falling edge of SysOut*) in order to determine whether an invalidation is to be performed. If the cache location is to be invalidated, the MP invalidate signal (connected to the CpCond(2) input of the 79R3000) is asserted. Invalidation occurs by the assertion of Dwr* during phase 2 of the stall cycle with an arbitrary invalid tag and arbitrary data value driven onto the Tag and Data buses. If CpCond(2) is deasserted while CpCond(3) is still asserted, the processor will return to issuing DRd* pulses to enable data cache reads. The cycle after CpCond(3) is deasserted contains no cache activity. This cycle is used to re-enable the processor's transparent latch and disable the invalidate transparent latch. A detailed timing diagram of a snapshot of the
cache invalidation process is shown in Figure 4. This is a modified version of the timing diagram shown in [11]. Note that Figure 4 shows the minimal timing required. CpCond(2) is asserted two cycles after CpCond(3) is asserted and before the first Drd*. This implies that the data location is invalidated irrespective of the value being read. The symbol "cD" denotes that the cache drives the data andtag buses when CpCond(3) is asserted. The symbol "pD" denotes that the processor drives the data and tag buses when CpCond(2) is asserted. The snoop control logic, at this stage, must mark the tag line in its snoop cache as invalid and send an acknowledge signal to the other processor. This indicates that the cache invalidation is complete. If desired, more sophisticated and efficient invalidation schemes, such as techniques for block invalidation, could be implemented.

## SECONDARY CACHE SCHEME

The cache-main memory interface described above could be made more efficient by using a system of multi-level caches [9], [12], to provide additional memory bandwidth. For instance, a secondary cache that is four times the size of the first level or primary cache could be implemented. The secondary cache is a superset of the primary cache and also includes state information to maintain cache coherency. The cache update policy is typically write-through, from the primary to the secondary cache and write-back from the secondary cache to main memory. Since the primary cache is always a subset of the secondary cache, consistent data is guaranteed. This type of multi-level cache organization is implemented in the 4D-MP Graphics Superworkstation [3] made by Silicon Graphics.

## CONCLUSION

Maintaining cache coherency is vital in shared memory multiprocessors. The implementation of the cache-main memory interface and the cache coherency protocol are critical issues. The IDT79R3000 RISC processor provides features that facilitate the implementation of cache coherence check mechanisms with minimum hardware and is well suited to be used in a shared memory multiprocessor environment.

## REFERENCES

[ 1] K. Hwang \& F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, 1984, pp 459-525.
[2] T. Diede et al, "The Titan Graphics Supercomputer Architecture", IEEE Computer, Sept. 1988, pp 13-30.
[ 3] F. Baskett, T. Jermoluk \& D. Solomon, "The 4D-MP Graphics Superworkstation: Computing + Graphics = 40 MIPS + 40 MFLOPS and 100,000 Lighted Polygons per second", Digest of Papers, COMPCON, Spring

1988, 33 'rd IEEE Computer Society Int. Conference, pp 468 - 471.
[4] J. Archibald \& J. Baer, "Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model ${ }^{n}$, $A C M$ Transactions on Computer Systems, Vol. 4, No. 4, Nov. 1986, pp 273-298.
[5] A. J. Smith, "CPU Cache Consistency with Software Support and Using "One Time Identifiers" ", Technical Report 86/290, EECS Department, University of Califomia, Berkeley, California 94720.
[6] M. Papamarcos \& J. Patel, "A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories", Proc. 11'th Annual Int. Symp. on Comp. Arch., June 1984, pp 348-354.
[7] L. Rudolph \& Z. Segall, "Dynamic Decentralized Cache Schemes for MIMD Parallel Architectures", Proc. 11 'th Annual Int. Symp. on Comp. Arch., June 1984, pp 340-347.
[8] P. Sweazey \& A. J. Smith, "A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus", Proc. 13 'th Annual Int. Symp. on Comp. Arch., June 1986, pp 414-423.
[ 9] A. J. Smith, "Design of CPU Cache Memories", Proceedings, IEEE TENCON, Korea, Aug. 1987, pp 1-10.
[10] A. J. Smith, "Cache Memories", ACM Computing Surveys, Vol. 14, No. 3, Sept 1982, pp 474-530.
[11] Multi-processor Interface, MIPS R3000 Processor Interface, MIPS Computer Systems, May 23 1988, pp 59-61.
[12] S. Przybylski, M. Horowitz \& J. Hennessey, "Performance Tradeoffs in Cache Design", Proc., 15th Annual Int. Symp. on Comp. Arch., June 1988, pp 1-18.


Integrated Device Technology.Inc.

THE COMPLETE HIGH PERFORMANCE CACHE SYSTEM FOR THE 80386 MICROPROCESSOR

## INTRODUCTION

The design of microprocessor systems, today, requires an extensive knowledge of the principles of cache controller and cache memory design-for it is the cache that enables the microprocessor to achieve its maximum throughput. For example, the Intel 25 MHz 80386 (using main memory DRAMs with a cycle time of 250 ns ), without a cache, is rated at 2 MIPs (peak). However, with a well designed cache, the system performance can reach 12.5 MIPs (peak). Similarly, for the Motorola 68030, the performance can be increased from 2 MIPs to 10 MIPs (again with 250 ns DRAMs as the main memory element).

Besides increasing the throughput of a microprocessor system, the inclusion of a cache decreases the system bus traffic, making it an ideal element for use in the design of multiprocessing and multi-master based systems. A well designed cache for coherent multiprocessing and multi-master systems.

Central to a cache design, is the coherency architecture employed. This application note discusses the design of a unique cache controller which uses two cache tags to achieve coherency. This dual cache tag design for the 80386 microprocessor offers greater speed than the more common time multiplexed cache tag design in addition to simplifying the system bus interface and timing requirements.

## CACHE DEFINITION AND OPERATION

A cache may be defined as a high speed memory element that serves as a high speed memory buffer between slower main memory and the microprocessor. The design of the cache is such that it has an effective cycle time that is less than the cycle time of main memory. This, of course, is because the design of the cache dictates that the data or code needed most often is usually in the cache memory.

The cache memory can not be too large in size because of cost and board space considerations. The main memory will therefore be divided into pages equal in size to the cache memory size. The size of a page will depend on the total size of the cache and the degree of associativity of the cache implementation.

The general operation of a cache based system can be understood by examining its interaction with the microprocessor and main memory during program execution. When a microprocessor issues a read instruction, the microprocessor's address's page field is compared against the page address stored in the cache tag. If the cache tag page address matches the microprocessor address's page field, a hit occurs, and the microprocessor reads the associated data from the data cache SRAM. On the other hand, if the microprocessor page address is not in the cache tag a cache miss occurs. In the latter case, the microprocessor will retrieve the data from main memory and update the cache memory and cache tag with the required main memory address and data i.e. a cache read miss cycle.

## CACHE ARCHITECTURE OVERVIEW

A cache system consists of a cache memory which may be divided into two parts; the dictionary or cache tag (a cache tag SRAM) and the cache memory (a data SRAM). The cache tag
stores the main memory page addresses of the data that is stored in the cache memory. Besides the cachetag and cache memory, a complete cache system for a microprocessor incorporates; a cache controller to instigate and respond to local and system bus states; system and local bus control logic to interface to external system bus masters and the local microprocessor; coherency logic to assure system coherency in multi-master based systems. Faster caches include a write buffer to allow for zero wait state posted writes.

## CACHE TIMING PARAMETERS

When designing a cache system using cache tag and data cache SRAMs, you have to consider the cycle time of the microprocessor used, the match time of the cache tag and the access time of the data cache SRAM. For the Intel $80386(25 \mathrm{MHz}$ version), the cycle time is 40 ns . This allows nearly 80 ns for the cache tag address to be compared against the microprocessor address and the data cache SRAM to be accessed (a minimum of two cycles are required for the read instruction). IDT's cache tag SRAMs and data cache SRAMs can be used to meet the timing requirements of most microprocessors. The IDT $71748 \mathrm{~K} \times 8$ cache Tag SRAM features a match time of 20 ns (maximum) while IDT's $71648 \mathrm{~K} \times 8$ has a cycle time of 20 ns (maximum). When both the cache memory and cache tag are accessed simultaneously, valid data can be placed onto the microprocessor address bus in nearly 20 ns (address to match time of the cache tag (20ns) is equal to the access time of the cache memory (20ns) in the above). Here, the controller will start the cycle as if the data is in the cache memory, if later during the cycle it was determined that the data is missing from the cache, the controller will float the I/Os of the cache memory and accesses the main memory.

## EFFECTIVE CYCLE TIME

The effective cycle time of a microprocessor based system is the average amount of time that is required to access memory. For a system without a cache, the effective cycle time is equal to the cycle time of main memory (today's 1Mbit DRAMs feature cycle times between 100 and 400 ns ). However, for a microprocessor system based on a cache, the effective cycle time is a function of the cycle time of main memory, the cycle time of the cache and the hit ratio of the cache, i.e. :

$$
t_{\text {eff }}=h t_{\text {cache }}+(1-h) t_{\text {maln }}
$$

$$
\begin{aligned}
& \text { where } \quad t_{\text {eff }}=\text { Effective Cycle Time } \\
& h=\text { Hit Ratio } \\
& \text { 1-h }=\text { Miss Ratio } \\
& t_{\text {maln }}=\text { Main Memory Cycle Time } \\
& t_{\text {cache }}=\quad \text { Cache Cycle Time }
\end{aligned}
$$

A normalized graph showing the effective cycle time for a varying hit rate with a constant main memory cycle time of 200 ns on a cache that allows zero wait states operation, is given in Figure 1. From the graph, it can be seen how dramatically the hit rate affects the effective cycle time of the system e.g. for a decrease in the hit rate from $99 \%$ to $89 \%$, the effective cycle time of the cache will almost double.


Figure 1. Effective Cycle Time vs. Hit Rate

## CACHE ASSOCIATIVITY

Associativity, the number of unique cache memory banks of a cache design, is fundamental to the design of a cache system. The associativity determines the cache architecture, affects, to a degree, the overall performance of the system, plays a role in the selection of the replacement algorithm (pertains to the method used to update the cache memory), and indirectly sets the page size.

## Associativity and Cache Architecture

After the designer decides on a cache memory size, he or she must then decide on the associativity so as to obtain the optimized cost/performance ratio. The architecture of the cache memory is dictated by its associativity. For example, if the designer selected a cache memory size of 32Kbytes, the direct mapped cache memory will be one 8 K bank of 32 bit words. A 32Kbytes two-way set cache will have two 4 K banks of 32 bit words. Finally a 32Kbytes four way set design will have four 2 K banks of 32 bit words.

## Associativity and Page Size

Because of the different architectures for caches of different associativity, the page size for a given sized cache will vary with the degree of associativity. For the direct mapped 32Kbytes cache, given above, the page size will be 8K doublewords. Similarly, the two-way set associative design will have a page size of 4 K doublewords and the four-way set associative will have a page size of 2 K doublewords. Since the size of the page is smaller for caches of higher degrees of associativity, the number of main memory pages will also vary with associativity (See Figure 3).

## Associativity and Mapping Cache To Main Memory

The 80386's 32-bit address field to be viewed as two fields, a page field (given by the tag) and a line offset field (See Figure 5). Since the page size of main memory is dictated by the size of the cache a direct mapped cache with a cache memory size of 32 Kbytes will have a main memory page size of 32 Kbytes (or 8 K 32 -Bit words). Since the page size of main memory is the same size as the cache memory, every address in cache memory directly maps to the associated line in a page of memory i.e. line 5 of the cache maps to line 5 of the main memory page (Figure 2). In this example we will use a line length of 8 bytes. The address 17635
matches the tag 1763X, $X$ refers to an octal digit from 0 to 7 . The data associated with the tag 1763X have addresses from 17630 to 17637. Therefore the address 17635 refers to the sixth element in that line. The corresponding data is 72.


Figure 2. Mapping to Main Memory
Since the page size is affected by the associativity of the cache, the addressing scheme for fixed sizeJcaches of different associativity will also be affected. As shown in Figure 3, the page field for a direct mapped cache is 17 bits while the line offset field is 13 bits. This contrasts to a four way set which has a page field of 19 bits and a line offset field of 11 bits.
The addressing scheme for a cache based on the Intel 80386 is also determined by the size of the cache. If the cache size is $32 \mathrm{Kbytes}(8 \mathrm{~K} \times 32$ ) the 13 LSBs of the 80386 microprocessor address bus will be needed to address each four byte line in the cache. This leaves 17 . bits to define the number of pages in main memory i.e. $217=128 \mathrm{~K}$ pages. In summary, an 8 K doubleword cache divides main memory into 128 K pages of 8 K doublewords each.


Solid Lines: Address bits that are used to Address the Tag Memory
Dashed Lines: Address bits that are stored in the Tag Memory

|  | Direct Mapped | Two way set | Four way set |
| :--- | :--- | :--- | :--- |
| To address the Tag memory | $\mathrm{A}(2: 14)->13$ bits | $\mathrm{A}(2: 13)->12$ bits | $\mathrm{A}(2: 12)->11$ bits |
| To store in the Tag memory | $\mathrm{A}(15: 31)->17$ bits | $\mathrm{A}(14: 31)->18$ bits | $\mathrm{A}(13: 31)->19$ bits |
| Page Size | 8 K | 4 K | 2 K |
| Number of pages | 128 K | 256 K | 512 K |
| Number of cache memory banks | 1 Bank | 2 Banks | 4 Banks |
| Absolute size of the cache memory | $1 \times 8 \mathrm{~K}$ | $2 \times 4 \mathrm{~K}$ | $4 \times 2 \mathrm{~K}$ |

Figure 3. Associativity, Architecture, Addressing, and Page Size for a fixed size cache. In the implementation that follows the cache size is 32 KBytes. Figure 3 shows how the address bus of the 80386 should be divided for different associativity of the same size cache ( 32 KBytes).


TOTAL MEMORY $=$ Number of Pages $\times$ Page Size $\times$ DWord

$$
=128 \mathrm{~K} \times 8 \mathrm{~K} \times 4 \mathrm{Bytes}
$$

$$
=4 \text { GigaBytes }
$$

Figure 4A. Direct Memory Mapped representation of a 32 KBytes Cache


TOTAL MEMORY $=$ Number of Pages $\times$ Page Size $\times$ DWord

$$
=256 \mathrm{~K} \times 4 \mathrm{~K} \times 4 \mathrm{Bytes}
$$

$$
=4 \text { GigaBytes }
$$

Flgure 4B. Two-Way Set Associative Memory Map for a cache with a total size of 32 KBytes

The operation of comparison for the cache tag, for the latter example, uses the 13 LSBs of the microprocessor address bus to address the cache tag and compares this accessed address to the 17 MSBs of the microprocessor address bus (Figure 5). Additionally, the valid bit(s) is(are) also examined. If a match occurs the cache memory is enabled and the microprocessor reads the data from cache memory.


Figure 5. Local Address Bus For 80386 Direct Mapped Design

## Performance as a Function of Associativity

The differences in the architectural structure of caches of different associativity results in different performance levels for equivalent program. If one examines the direct mapped architecture, one will notice that it will not permit more than one page/line offset conflict in its cache i.e. page $1 /$ line 2 and page
$2 /$ line 2 can not coexist in cache memory. For a two-way set, one will notice that the design will not permit more than two page/offset line conflicts i.e. page $1 /$ line 2 and page $2 /$ line 2 can exist in the cache concurrently, but page 1/line 2, page 2 /line 2 and page 3/line 2 can not. Similarly, a four way set will not permit more than 4 page/line offset conflicts.

## Thrashing

Because of the existence of page/line offset conflicts, certain programs may result in a situation coined as thrashing - which results in a significant increase in the miss rate. As an example of a program which results in thrashing, consider a direct mapped cache design where the microprocessor must process two lines of code in a repetitive loop e.g. the microprocessor must first read the code on page 2 /line 1 , then read the code on page $3 /$ line 1 and then go back and read the code on page $2 /$ line 1 . For a direct mapped design, such a code structure (or trace) will result in consecutive misses.

Although thrashing occurs most often in direct mapped systems, it can also occur in two-way set or four way set designs. This, of course, is due to the fact that the number of page/line offset conflicts supported by these designs is also limited.

In this example a smaller line size in a direct mapped cache reduces thrashing more than the more common approach of a bigger line size in a two way set associative cache.

## REPLACEMENT ALGORITHMS

Replacement algorithms for caches pertain to the method used to update the cache memory. The replacement algorithm is important in that it will affect the hit rate of the system which in turn alters the effective cycle time of the system (and hence the MIPs rating) Replacement algorithms, are designed such that the cache is updated with data or code that will be most frequently used by the microprocessor. Conversely, replacement algorithms are also designed to delete data or code that is least frequently used.

There are several types of replacement algorithms used for caches. Three of these are the least recently used (LRU) algorithm, the First In First Out (FIFO) algorithm and the random replacement algorithm. The least recently used algorithm, on a cache read miss, replaces the data/code in the cache that in relation to the other code/data was not used last. The random replacement algorithm replaces data/code in the cache by random selection. Finally, the FIFO algorithm replaces data that entered the cache first i.e. the oldest data in the cache.

The associativity of the cache, i.e. direct mapped, two-way set, or four way set, often dictates the replacement algorithm chosen. For direct mapped caches, for example, there is no need to consider a replacement algorithm. This is because the direct mapped hardware design requires that the cache be updated, on a miss, with the corresponding page/line address from main memory.

For the two-way set cache, because of its design, one has the option, on a cache miss, to update either of two cache addresses (in one of the two ways). The LRU algorithm is often used here because it only requires one memory bit in the cache tag to determine which way of the cache was accessed last. On a cache miss, the LRU bit is checked, and, for example, if it is set, the data in way 1 is replaced. On the other hand, if it is reset, the data in way 2 is updated.

For caches with associativity greater than or equal to 4, a random replacement algorithm is often used. This is because it offers a hit rate comparable to that of other algorithms and requires a pseudorandom number generator to implement.

## LINE SIZE SELECTION

Line size is a term used in cache design that refers to the unit of transfer (in Bytes) between the cache and main memory. For the majority of 32-bit systems, the line size is often chosen to be 4 bytes A line size of 4 bytes simplifies controller logic and problems associated with byte boundaries. The line size, however, has an affect on the overall performance of a system. As one increases the line size, the effective hit rate of the system goes up (for a fixed size cache) which increases the overall MIPs performance of the system. On the other hand, a larger line size will result in an increase in the amount of system bus traffic. Which is, of course, due to the greater number of bytes transferred on a cache miss.

Depending on the type of system design, the size of the line chosen will affect the overall system performance. For multiprocessing systems, where it is desirable to keep system bus traffic to a minimum, a small line size is often opted for.

Table 1 illustrates the affect of line size for different size caches on the overall system throughput, where " $a$ " is the marginal transfer time per byte and " $b$ " is the overhead per miss.

| Cache Size <br> (bytes) | $\mathrm{a}=15 \mathrm{~ns} / \mathrm{byte}$ <br> $\mathrm{b}=360 \mathrm{~ns}$ | $\mathrm{a}=15 \mathrm{~ns} / \mathrm{byte}$ <br> $\mathrm{b}=160 \mathrm{~ns}$ | $\mathrm{~b}=600 \mathrm{~ns}$ |
| :--- | :---: | :---: | :---: |
| 32 | $4-16$ | $4-8$ | $8-16$ |
| 64 | $8-16$ | $4-16$ | $8-32$ |
| 128 | $8-16$ | $4-16$ | $8-32$ |
| 256 | $8-32$ | $8-16$ | $16-32$ |
| 512 | $8-32$ | $8-16$ | $16-64$ |
| 1024 | $8-32$ | $8-16$ | $16-64$ |
| 2048 | $16-32$ | $8-32$ | $16-128$ |
| 4096 | $16-64$ | $8-32$ | $32-128$ |
| 8192 | $16-64$ | $8-64$ | $>=64$ |
| 16384 | $16-128$ | $8-128$ | $>=64$ |
| 32768 | $16-128$ | $8-128$ | $>=64$ |

Table 1. Optimized Line Size vs. Cache Size and Delays. This table was taken from A. Smith's paper on cache memories.

## COHERENCYDEFINITION AND COMPONENTS OF

Coherency is defined as the capability of cache memory to replicate in real time the current contents of main memory. Cache coherency is necessary in all cache based microprocessor designs where an external device can control the bus and write to main memory. If a system has a DMA device, more than one microprocessor, or memory mapped I/O devices, coherency logic must be considered.

## WRITE COHERENCY HARDWARE

Write operations require special considerations in cache design. For a microprocessor write operation to main memory, in order to maintain local cache and main memory coherency, the local cache memory must be updated along with main memory.

In order to ensure write coherency, there are a number of hardware techniques. The three most popular design techniques are the copy-back, write-through, and buffered write through schemes. Each of these techniques offers different advantages. The copy-back and buffered write through schemes feature increased system throughput. On the other hand, the write-through scheme offers minimized support logic.

For a write-through based cache design, every time the microprocessor write occurs the code/data is written simultaneously to the cache and main memory. Because of the fact that main memory is slower than cache memory, the time to implement a write is governed by the cycle time of main memory. This, of course, puts a limitation on the effective cycle time of a cache system based on a write through scheme.

A hardware modification to the write-through design that allows for a reduction in the effective cycle time is a high speed buffer. This design, often referred to as a buffered write-through or posted write, improves the performance by allowing the microprocessor to operate out of the cache, at cache speeds, after a microprocessor write operation. This is in direct contrast to the write-through which requires that the microprocessor wait for the completion of the main memory write cycle. In a buffered write-through cache system, when a write occurs, the cache and buffer are updated with the write data, allowing the microprocessor to read from the cache again. During this time, the buffered write-through logic takes control of the system bus and updates main memory by
downloading the file buffer. Adding a buffer, of course, increases the number of components for the cache module.

A copy back system operates on the use of a dirty bit that is stored along with the cache tag address. For a copy-back scheme, when a cache write hit occurs, the associated dirty bit is set which indicates that the data in the cache is no longer coherent with main memory. When another bus master requests control of the bus, before releasing the bus, the cache controller will update all the locations in the main memory that are not coherent with the content of the cache memory as a result of cache write hits. A cache write miss will occur when the microprocessor attempts to write to a location that was not cached earlier.

The disadvantage of a copy-back system becomes apparent in the design of multiprocessor and multi-master based systems. In these systems, any external read from main memory requires that all caches in the system be checked to see if the dirty bit has been set for each address written. If the dirty bit has been set, the associated data entry in the cache must be downloaded to main memory before an external device accesses that address.

Although, the buffered write through has a somewhat lower performance than a copy-back (because of main memory traffic during write misses), write-through and buffered write through are often preferred to use in multiprocessing systems. This is because, as mentioned above, there are a number of coherency issues that must be dealt with for a copy-back scheme.

## COHERENCY LOGICFOR DMA AND MULTIPROCESSOR SYSTEMS

In order to maintain coherency for multiprocessing and DMA applications, a cache design needs to be able to monitor the system bus for external device writes to main memory. If a write to main memory occurs from an external device, it is necessary to inform the cache memory of the address written to so that the cache controller can decide whether or not to invalidate the cache memory contents (either by flushing the entire cache or by clearing the associated valid bit of the entry).

## Architectures for Cache Coherency

There are two common architectures used to achieve coherency in microprocessor based systems; a time-multiplexed cache tag architecture and a dual cache tag architecture. For the multiplexed cache tag architecture, the cache is time multiplexed between the system address bus and the local address bus. This permits the controller to check if the system address location written to is in the cache memory. For the dual cache tag system, one cache tag is used to monitor the local address bus and another cache tag (the SNOOP tag) is dedicated solely to monitoring the system address bus.

## Dual Cache Tag vs. Time-Multiplexed Cache Tag Architecture

The advantages of a dual cache tag system over a time-multiplexed cache system are seen when one examines the timing requirements of the two, i.e. the dual cache tag design can work with a much shorter microprocessor cycle time. The time-multiplexed scheme uses the same physical tag memory to tag the addresses present in the cache memory (tag) and checks the main memory's address bus activity (SNOOP). When the processor requests data of any address, the page field of its address bus is compared against the one stored in the tag memory, if they match a hit occurs else a miss is issued. The remaining part of the cycle, the tag memory acts as a SNOOP memory i.e. it monitors the main memory's address bus activity for any write to an address with a matching page field. In the latter case
a SNOOP hit is issued and the controller could either invalidate that particular entry or flush the content of the entire cache.

As can be seen from the above, the time-multiplexed scheme requires two sequential cache tag comparisons, i.e. the CPU address bus is compared against the contents of the cache tag and then the system bus is compared against the contents of the cache tag. This, of course, results in a delay time equal to the time it takes to perform two accesses to cache tag memory plus the time it takes to multiplex between the system bus and the CPU bus.

The dual cache tag scheme when compared to the time-multiplexed scheme permits a significant reduction in the microprocessor cycle time. This is because, as opposed to the time-multiplexed scheme, the dual cache tag scheme allows for the system bus address tags (SNOOP tag) and the CPU address bus tag (cache tag) to function at the same time. On the instigation of a system bus transfer, the system address bus page field (or tag) is compared against the page field stored in the SNOOP tag. At the same time, the CPU bus page field is compared against the page field stored in the CPU bus cache tag. If the SNOOP tag page address does not match the system bus page address, the controller continues onto its next cycle. If, on the other hand, the SNOOP tag did match the system address page field, the associated valid bit of both cache tags are cleared or both cache tags will be reset.

This means, of course, that the microprocessor cycle time required for the dual cache scheme (equal to the time it takes to perform one cache tag access and comparison) is less than one-half of that required by the time multiplexed scheme (equal to the time it takes to perform two cache tag accesses and comparisons).

## Implementing a Dual Cache Coherency

## Architecture

For implementing a dual cache coherency system, IDT7174's cache tag SRAMs can be used to form both the microprocessor cache tag block and the system bus cache tag block (SNOOP tag) - as shown in Figure 7. For a dual cache based system, the SNOOP memory is always identical to the microprocessor cache memory. This is accomplished by writing the same information at the same time to both system (SNOOP) and CPU cache tag memories. The operation of the dual cache is such that when another bus master has control of the system bus and writes data to a previously cached address in main memory, a SNOOP hit occurs. A SNOOP hit will result in the controller either invalidating a particular entry in both cache tags or flushing all the entries in both cache tags.

## DESIGNING A CACHE TAG UNIT

In order to optimize cache design, the IDT7174 may be used (Figure 6). This Cache Tag SRAM ( $8 \mathrm{~K} \times 8$ ) has built-in features that help and simplify cache tag design. These include a match output, a reset input, CEMOS ${ }^{\mathrm{m}}$ technology, and three state I/O. The match output is high whenever the address stored in the IDT7174, accessed by the address pins, matches the address at the I/O pins. The tag is addressed by pins A0-A12 and the tag is compared to the stored tag on the I/O pins via an internal comparator-if they match, the match output goes high. For cache design applications, the match output drives the cache controller which in case of a match (hit) places the data contents of the cache memory on the microprocessor data bus. The reset input (active low) allows the entire contents of the cache tag memory to be cleared which permits reset on system power up and the cache to be flushed (for coherency applications).


Figure 6. The IDT7174 8K x 8 Cache Tag SRAM

The IDT7174 features an address to match time of 20ns, making it suitable for applications up to 40 MHz along with fast SRAMs to build the cache memory for two-cycle machines such as the Intel 80386). It is also cascadable in depth and width which allows caches to be easily designed for a variety of different microprocessor address bus widths.

Figure 7 illustrates a cache tag SRAM comprised of three IDT7174's organized as IDT8192 23-bit words. If used in a microprocessor based system, main memory would be divided into 8 Million pages. The lower address bits specify the line offset in
the cache where the lower page address tag is stored. The 23 bit page address (within the cache tag SRAM) accessed by the 13 lower microprocessor address bus bits is compared against the 23-Bit microprocessor page address. If there is a match from all three, the wired AND match output will go high indicating that the needed data is in the cache memory.
I/O 8 of the last IDT7174 is the cache data valid bit. This bit is used to indicate that the data in the cache is valid. On power up or a cache flush the valid bit is very useful.

LOWER ADDRESS BITS


Figure 7. A Cache Tag Unit

## A CACHE CONTROLLER AND MEMORY MODULE FOR THE 80386

For the design of a cache controller, one must become familiar with the microprocessor that is being used, its interface and signaling requirements. As well, one must decide on the cache's associativity, depth, configuration and ensure that all critical microprocessor and system timing requirements are met. The design of the cache controller must then be considered to allow for functions such as coherency, bus arbitration, and state machine sequencing (to control the interface to the system bus and the microprocessor).

For the design that follows, an 80386 microprocessor is used ( 25 MHz Version) which incorporates a dual cache tag coherency architecture.

## 80386 Microprocessor Cache Considerations

In the following processor description and cache system implementation, when a "\#" sign follows the name of a signal it indicates that this signal is active low, if there is no "\#" sign at the end of a signal name, it means that it is an active high signal.

The 80386 microprocessor from Intel is the current mainstay of both the PC market and low end workstation market. The 80386 is currently used in the leading edge IBM PCs, Compaq's microcomputer and in Sun's new multitasking workstation.

The 80386 (Figure 8) is based on low power CMOS technology and comes in $16 \mathrm{MHz}, 20 \mathrm{MHz}$, and 25 MHz versions.

As illustrated in Figure 8, the 80386 has an effective 32 bit address bus giving an address space of 4 Gigabytes. The address bus consists of address lines A2-A31 and four byte enable lines BEO\#-BE3\#. The byte enable signals allow the 80386 to address one or an adjacent combination of the 4 bytes contained in the 80386's 32-bit word.


Figure 8. The 80386 Microprocessor

## 80386 Microprocessor Signals

The 80386 microprocessor signals can be divided into bus cycle definition signals, bus control signals, bus arbitration signals, and interrupt signals. The bus cycle definition signals define attributes and conditions of the current bus cycle in progress, e.g. memory read or I/O write. The bus control signals, on the other hand, control the operation of either the bus or microprocessor, e.g. inform the microprocessor of the completion of a cycle or the transfer of a 16 bit word. Bus arbitration signals are used to arbitrate the control of the bus by competing bus masters, e.g. HOLD and HOLD Acknowledge. Finally, interrupt signals are used to interrupt the current process of the microprocessor so that another process may be executed, e.g. NMI\#.

## 80386 Bus Cycle Definition Signals

Lock\# (Lock) indicates that the current microprocessor cycle under execution can not be interrupted i.e. by an interrupt signal. W/R\# (Write or Read) signals whether or not the microprocessor is in a read cycle or write cycle.
M/IO\# (Memory or I/O Cycle) indicates whether or not the cycle is a memory access or I/O access.
D/C\# (Data or Control Cycle) signals whether or not the current bus cycle is a data or control cycle.

## 80386 Bus Control Signals

ADS\# (Address Status) is an address status signal which indicates that the address issued by the microprocessor is valid and ready for sampling.
READY\# is an input to the microprocessor that indicates the end of the current bus cycle.
NA\# (Next Address) is an input to the microprocessor that is used to instigate the high-speed pipeline mode.
BS\#16 (Bus Size 16) is an input to the microprocessor that informs the microprocessor that 16-Bit data is to be transferred

## Interrupt and Interface Signals

CLK2 is the microprocessor clock input provided by a crystal (twice the microprocessor clock frequency). This signal is divided by two inside the microprocessor.
RESET is an input to the microprocessor that forces the 80386 to a known state.

Figure 9. Basic Timing Waveform for 803862 State Cycle

The Intel 80386 requires a minimum of two 25 MHz cycles to complete any instruction. The start of a microprocessor cycle is characterized by ADS\# going low which indicates that there is a valid address on the microprocessor bus. At the end of bus state T2, the microprocessor checks the READY\# input to see if the cycle is finished. If READY\# is low, it means that the current cycle is completed which aliows the microprocessor to start a new bus cycle. On the other hand, if READY\# is high at the end of T2, the

## Bus Arbitration Signals

HOLD is an input signal to the 80386 that requests that the 80386 relinquish control of either the local bus or system bus so that an external master can take control of the bus.
HLDA (Hold Acknowledge) is an output from the microprocessor that signals to an extemal bus master that it has received and acknowledged a HOLD signal and has released the bus.

## Microprocessor Cycles

Figure 9 illustrates the basic timing for a microprocessor cycle. CLK2 serves as the timing reference for the microprocessor bus cycles. This signal is divided by two to form the internal CLK signal (for a 25 MHz 80386 , CLK2 would be 50 MHz and CLK would be 25 MHz ). The bus cycle of the microprocessor consists of two bus states, T 1 and T , which are further subdivided into two phases each, 01 and 02.

processor will stay in the T2 bus state until it sees a low level on the READY input. For this condition, all added T2 bus states are called wait states (Figure 10). In cache design, for a miss, the READY input remains high until data is returned from main memory. If there is no pending action required by the microprocessor after T2, the microprocessor will enter in an idle state, Ti (ADS\# will remain high-Figure 11).


Flgure 10. An 80386 Bus Cycle With 2 Walt States


Figure 11. An 80386 Cycle Followed By Two Idle States

When designing a cache system with the 80386 microprocessor, it is important to remember that the only time when the microprocessor probes the READY\# input is at the end of T2. The rest of the time, the processor ignores the logic state of the READY\# input.

Another bus cycle that is important in the design of a controller for cache memory operation is the hold-hold acknowledge cycle (Figure 12). When another bus master (e.g. DMA Device) wants to take control over the bus, it asserts the HOLD signal that feeds the
microprocessor. When the microprocessor sees the HOLD signal go high, it will finish the current bus cycle it is executing, float its data, control and address buses, and then issue a HLDA (hold acknowledge) signal to the external bus master. However, if the LOCK\# pin is active on the microprocessor, a HOLD will not be acknowledged by the microprocessor. The lock signal effectively prevents any device from interrupting the microprocessor process in progress.


Figure 12. A Two Hold 80386 Cycle Followed By An Idle State

## State Diagram

Figure 13 shows the state diagram for the 80386 operating in non-pipelined mode. After the microprocessor is first tumed on, a RESET pulse will put the 80386 into a known state. When the 80386 receives a RESET pulse, it will automatically fetch its first instruction from address OFFFFFFFOH. Usually, at this address,
there is an unconditional jump to the location where the bootstrap routine is located(the BIOS).

For pipelined mode the NA\# pin must be asserted. For a discussion of pipelined mode for the 80386 refer to the Intel 386 Microprocessor Reference Manual.


Figure 13. State Diagram For The 80386

## CACHE CONTROLLER DESIGN

## Cache Associativity, Depth, Page Size, and Line Size Selection

One of the first considerations for the design of a cache controller is the selection of the cache memory. For this design, a direct mapped cache is selected with a cache size of $8 \mathrm{~K} \times 32$. The 8 K data cache divides main memory into 128K pages of 8 K doublewords (a doubleword is 32 bits or 4 bytes). The line size selected for this cache design is 4 bytes.

It should be recalled that for a direct mapped cache (Figure 2) every line in the cache will map to a corresponding line in a page (given by the tag) in main memory e.g. line 0 of the cache will
always map to line 0 of a main memory page (given by tag). This, of course, means that it is impossible to have more than one unique line address in a direct mapped cache e.g.. line 0/page 1 and line $0 /$ page 3 can never coexist in the cache.

## Cache Controller Hardware Overview

Figure 14 illustrates the block diagram of the dual cache controller to be designed for the 25 MHz version of the 80386. The design consists of; two cache tag SRAM blocks, one for the system bus and one for the CPU bus; three PALS used for the design of the cache controller state machine; a data cache SRAM block for the microprocessor; and a number of 74F logic blocks that serve as data/address/control logic and system bus drivers.


Figure 14. Block Dlagram of the Complete Cache System

For the CPU cache tag, a 8K $\times 24$ cache tag is used (Figure 28 and 30) which is constructed from three IDT7174 cache tag SRAMs. The system bus cache tag (SNOOP tag) is constructed exactly the same i.e. with three IDT7174's.

For proper termination of a bus cycle, a 74F64 And Or Invert gate is used (Figure 31) to drive the READY input of the 80386 . The 74F64 is used in order to meet the critical timing requirements of the READY signal.

The buffer network is built from nine IDT74FCT646's to form the address, data and control bus buffers. The IDT74FCT646 is a Fast CMOS Octal Transceiver Register with an 8-Bit A register and an 8 -bit B Register. The 646 block allows for the bidirectional transfer and temporary storage of 32 bits of data. The DIR (direction) pin is used to control the direction of data flow between the processor's data bus and the system's data bus (Figure 14).

The systembustag (SNOOP tag) monitors the addresses on the system's address bus when an externally controlled data transfer takes place (e.g. DMA). If the SNOOP tag detects an address that is contained in the CPU cache tag (when BHLDA is active and when a write occurs), the entire content of both cache tags is flushed via the reset input of the IDT7174.

## SIGNAL DESCRIPTION

- BA (2) - BA (31) are the 30 address pins that connect the system address bus to the cache module. These 30 pins form the BA bus or the board address bus.
- BHOLD is an input to the cache module. BHOLD (bus hold) is asserted by system when another bus master wants to take control of the bus. BHOLD is active high.
- BHLDA is an output from the cache module to the system. When Bhold is asserted by another bus master, the cache module responds by activating BHLDA (bus hold acknowledge), the other bus master is then granted control of the bus.
- BRDY\# is an input to the cache module. When the system asserts this pin, it indicates that the current memory cycle is complete. BRDY\# is active low.
- SBEO\# - SBE3\# are four outpur signals from the cache module. They are the individual byte enables for the memory. These four signals are active low.
- BADS\# is an output from the cache module to the system. When BADS\# (board address status) is asserted, it indicates that the BA bus is stable. BADS\# is active low.
- BW/R\# is an input to the cache module from the system. BW/R\# (board write read) is used in the SNOOP function of the module and helps the device to detect when a write has occured to an active cache address.
- RESET is an input to both the cache module and the 80386. The RESET signal comes from the system and is asserted for 8 or more CLK periods so that the processor and the cache module will be placed in a known reset state. The tags of the cache will be cleared. RESET is active high.
- FLUSH is an input to the cache module. While FLUSH is asserted, it will cause the tags to clear. This pin is a "programmable reset". This signal is active high.
- LRDY\# is an input to the cache module. LRDY\# is an indication to the module that a local bus cycle is complete. This signal is active low.
- W/R\# is an input to the cache module. When W/R\# is high it indicates that the 80386 is executing a write cycle and when it is low it shows that the processor is executing a read cycle.
- ADS\# is an input to the cache module. This signal shows the status of the A bus. When ADS\# is low it indicates that the address bits A (2) - A (31) are stable. This signal is active low.


## The Microprocessor Interface

The microprocessor interface consists of four byte enable pins. The bus cycle status pins i.e. D/C\#, MI/O\#, W/R\#, clock and reset signals, the address status pin ADS\#, and the four local control signals FLUSH\#, LRDY\#, READY\#, RESET, LBA\# and NCA\# (see Figure 15 for a complete description of the microprocessor and system interface pins).

The NCA\# input is for decoding non-cacheable addresses such as I/O memory space. The designer needs to design a decoder that recognizes non-cacheable addresses. The decoder output ties directly to the NCA\# input. LBA\# is used to indicate that the 80386 is working with a local device (such as a coprocessor).

## System Bus Interface

The system bus interface consists of the buffered data bus (BD0:31), the buffered address bus, (BA2:31), the bus byte enable signals (BBEO\#-BBE3\#), the system bus control signals (BM/IO\#, BDC\#, and BW/R\#), and the system control signals of BRDY\#, BHOLD, BADS\# and BHLDA. It should be noted that the 80386 equivalent front end signals of the controller module are prefixed by the letter B (For a complete listing of system bus interface signals, see Figure 15).

- CLK is an input to the cache module. It is identical to the 80386 clock.
- A (2) - A (31) are the 30 address pins that connect the 80386 address bus to the cache module. These 30 signals are the $A$ bus.
- BEO\# - BE3\# These four byte enable signals are outputs from the 80386 and are tied directly to the byte enable inputs of the cache module.
- NCA\#t is an input to the cache module, while active it indicates to the device that the current address present on the address bus, A (2) - A (31), is a non cache-address. This signal is active low.
- D/C\# is an input to the cache module. D/C\#, data-control, is used by the 80386 to indicate a data cycle or a control cycle. While low the processor is in a control cycle and while high in a data cycle. No cache operations are permitted in control cycles.
- M/IO\# is an input to the cache module, while low it indicates that the 80386 is addressing an I/O device and while high it Indicates the processor is addressing memory. No cache operations are permitted for I/O devices.
- LBA\# is an input to the cache module, while active it indicates that the processor is accessing another device on the local bus, for example the 80387 coprocessor. Local bus addresses are not cache addresses.
- DIR, DEN\# are outputs from the cache module. These signals control the data bus buffers and the address bus buffers (external to the module). DIR determines the direction of the flow of the data bus buffers. DEN\# is the enable signal and is used to turn on the bus drivers.
- WLE is an output from the cache module to the data bus buffers and to the address bus buffers. WLE is used to latch write data into the write buffers.
- SEL is an output from the cache module. It is used to select the latches in the data bus buffers and the address bus buffers.
- $D(0)-D(31)$ These 32 signals are the data bus connecting directly to the data bus of the 80386. They are also connected to the data bus buffers.
- READY\# is an output from the cache module. When asserted it indicates to the 80386 that the current cycle is finished. This signal is active low.


## Timing Diagrams for the Cache Design

Figures 16 through 26 illustrate the cache controller and memory module timing diagrams for a number of different bus cycles, namely cache read miss, cache read hit, write cache hit, write cache miss, read LBA, write LBA, read NCA, write NCA, BHOLD, and BHLDA. Figures 25 and 26 illustrate the cache tag and cache memory timing for both the cache and SNOOP tag.

## Cache Read Miss and Hit Cycles

The cache read hit cycle, illustrated in Figure 16, begins by ADS\# going low followed by the W/R\# signal going low (to indicate a read). The controller responds by driving WE1\# high. The WE\#1 signal which drives both the local bus cache tag and the SNOOP tag sets the two cache tags up for a read and compare operation. After the read and compare operation is complete, the MAT1 signal will be valid. At this point in time (at the beginning of bus state T2) the cache controller samples MAT1. If MAT1 is high, it indicates that the cache memory has valid data. The controller responds to this condition by sending its OE\# signal low which in turn enables the output of the cache memory to drive the microprocessor data bus with its associated 32-bit data word.

On the other hand, if MAT1 was low, the controller would respond by entering into a cache read miss cycle (as shown in Figure 17). This condition indicates that the address is not cached. For the cache read miss cycle, the cache controller drives the DEN\# signal low which connects the local data bus to the system data bus. The control signals ADS\# and W/R\# are duplicated by BADS\# and BW/R\# which are placed on the system bus to allow main memory access. The system bus responds with the required data and then drives BRDY\# low when done. During the main memory access, the controller updates the cache memory with the new data, the local bus cache tag and the SNOOP tag with the associated tag. After the controller receives the BRDY\# signal from the system bus, it then drives READY\# low which terminates the bus cycle. It should be noted here, that for the cache read miss, the READY\# signal is held high an amount of time equal to the main memory cycle time.

## Cache Write Hit and Miss Cycles

When the microprocessor writes data to memory it may enter into a write hit cycle or a write miss cycle (Figures 18 and 19). As with the cache read hit cyc!e, the beginning of the cycle is instigated by ADS\# going low, but with W/R\# going high. This state results in the controller enabling the local and SNOOP cache tags for a read and compare operation. If MAT1 is returned high to the controller from this tag, a write hit has occurred which results in the
controller enabling the cache memory for a write operation (via the WE2\# line). At this time the CPU data bus is written into the cache memory.

For either a cache hit or miss cycle, the cache controller also drives the WLE line of the posted write latch such that the address and data bus contents are captured for the system bus. For a write miss, the controller exhibits similar timing as it does for the write hit. However, for a write miss, the cache controller will start writing to both cache and main memory as if it was handling a write hit cycle. If later during T2 it was determined that a miss had occured (via MAT1) then the new content of that cache location does not correspond to the tag address. The WINV\# signal will be driven low to invalidate the corresponding tag in the cache tag and the SNOOP tag (see Figures 28 and 30 ).

## LBA and NCA Read and Miss Timings

LBA and NCA both deal with special conditions. The LBA (local bus access) cycle occurs when another device is to be accessed on the local bus for a read or write operation. For the Intel 80386 this is most often a numerics coprocessor. In order to read data from a coprocessor on the local bus, (Figure 20), the LBA input to the cache controller is activated. The cache controller then disables the cache memory (via WE2\# and OE2\#) the tag and the SNOOP memory (via WE1\#). The local ready signal (LRDY) is sent from the coprocessor to the controller indicating the end of the LBA cycle.

NCA (non-cacheable address) cycles are entered into whenever the NCA input to the cache controller is active. The NCA is usually employed to keep I/O data from entering the cache. An active NCA\# input results in the controller disabling the cache memory, cache tag and the SNOOP tag. This, of course, keeps the undesired addresses from entering the cache. As noted in Figure 22, the NCA cycle has added wait states due to the fact that the speed of the I/O device is limited. The designer has also the option of mapping the address space in several sections and choosing what section of the address space will be cacheable. This is accomplished by connecting the NCA\# input to the output of an appropriate decoder. During NCA\# cycles the cache ensemble is totally transparent.

## Cache Memory and Cache Tag Timing

Figures 25 and 26 illustrate the timing specifications for the cache memory, the cache tag and the SNOOP tag. The associated tables give the necessary memory timing delays for the 16 MHz , 20 MHz and 25 MHz versions of the 80386 microprocessor. As seen in the table, the READY\# signal AC timing specification is met by use of an 74F64 AOI with a delay that is less than 6 ns.

READ HIT TIMING


Figure 16. Read Hit Timing

READ MISS TIMING


Note: FBE causes all FB lines to be activated.

Figure 17. Read Miss Timing

## WRITE HIT TIMING



Figure 18. Write Hit Timing

WRITE MISS TIMING


Figure 19. Write Miss Timing

READ LBA TIMING


Figure 20. Read Local Bus Access Timing

## WRITE LBA TIMING



Figure 21. Write Local Bus Access TIming

READ NCA TIMING


Figure 22. Read Non-Cached Addresse Timing

## WRITE NCA TIMING



14

Figure 23. Write Non-Cached Addresse TIming

## BHOLD/BHLDA TIMING



Figure 24. Hold and Hold Acknowledge Timing


Figure 25. Cache Memory Timing


Figure 26. Cache Tag and SNOOP TIming

## Top Level Diagram Description and Operation

Figure 27 illustrates the top level diagram of the cache controller and memory module. The block CRAM is the cache memory, TRAM is the cachetag for the local bus, SNOOP is the cache tag for
the system bus (SNOOP tag), and CTRL is a PAL based state machine which controls the timing and state sequences for interfacing to; the cache memory; the SNOOP and local cache tags; and the system and microprocessor buses.


Figure 17. Top Level Diagram of the Cache Controller Module

## TRAM Block

Figure 28 represents the connections of the local address bus ( 80386 address bus) to the cache tag SRAM (CRAM). A(2:31) are the address lines which come directly from the 80386 address bus. The cache tag is addressed using address bus bits A(2) through $A(14) . A(15)$ through $A(31)$ are the address bits that are recorded in the memory of the cache tag. MAT1 is an input to the cache controller Indicating a hit or a miss.

CE\#1, WE\#1, CLR\# and WINV\# are control signals which come from the CTRL block (the intemal PALs) to the cache tag. WINV\# is used to invalidate a write entry in the cache. For instance, for an 80386 write cycle, the controller will start to write data to the cache and main memory at the same time. However, if it is determined later on in the cycle that a write miss occurred, the WiNV\# signal will write a logic low in the 24th bit of the tag which invalidates the
tag address at the cache's page offset location. CE\#1 is used to keep non-cacheable addresses from entering the tag. If a non-cacheable address is detected (via the NCA\# input), CE\#1 will be disabled which in turn floats the IDT7174 cache tag's I/Os. The CLR\# signal is an input signal to the tag and the SNOOP and is used to flush the cache on SNOOP hits.

## CRAM Block

Figure 28 illustrates the cache memory which is used to store the associated data of the tag addresses. The cache memory consists of four IDT7164 8K x 8 SRAMs. A(2:14) are the same address lines that address the cache tag memory of Figure 27 i.e. the microprocessor address bus. $\mathrm{D}(0: 31)$ is the 32 bit data bus of the 80386. The data bus is divided into 4 bytes with each byte being stored in a unique IDT7164 SRAM.


Figure 28. Cache Tag Block (TRAM)


Figure 29. Cache Memory Block (CRAM)

SBE(0\#:3\#), WE2\#, and OE2\# are signals generated by the CTRL block (Figure 34) which control the operation of the cache memory. SBE (O\#:3\#) are used to select a specific byte of the 32-bit doubleword via their direct connection to the IDT7164s. In the case of a read miss, if the microprocessor wants to read just one byte instead of the full 32-bit doubleword, the controller will update the
entire 32-bit double word in the data cache (so as to ensure valid data in the cache). In order to update the full 32-bit doubleword, the force byte enable signal, FBE\#, is gated with the byte enable signals, BE(0\#:3\#), of the 80386 to form SBE(0\#:3\#) as shown in Figure 34. WE2\# and OE2\#, from the CTRL block, are used to control the read and write operation of the cache memory.

## SNOOP Block

The SNOOP (Figure 30) is very similar to the tag. BA(2:31), the system address bus, is the main memory address bus that the SNOOP monitors. BA(2:14) is used to address the SNOOP and
$\mathrm{BA}(15: 30)$ is the address recorded in the SNOOP. As mentioned previously, the design of the controller module is such that the SNOOP and the tag always contain the same information.


Figure 30. SNOOP Block (SNOOP)

The WINV\#, CLR\# and WE1\# signals are used In the exact same way as the tag memory of Figure 28. Functionally the only difference between the tag memory and the SNOOP memory is the fact that the SNOOP memory is always monitoring the main memory address bus.

The only output of the SNOOP block is MAT2 which ties directly to the control block to indicate a SNOOP hit or miss. On a SNOOP hit, the cache controller will flush the entire contents of the tag (TRAM) and the SNOOP tag via the clear line (CLR\#).

## Posted Write Logic Design and Operation

The posted write logic comes into action when a write occurs. For the posted write operation, the IDT74FCT646 octal transceiver registers are controlled by the WLE (write latch enable), signal. The WLE line, on a microprocessor to memory write, latches the data and its address into the 646s and continue on without wait states while the cache control logic downloads the posted write buffer to main memory (the posted write operation can not be interrupted by an external system bus request i.e. it is locked). In a case where two write miss cycles occur back to back, the 80386 will have a number of wait states depending on the main memory access time.

For a write hit, the timing (Figure 18) is the same as that of the read hit (Figure 16). For a write miss however, the bus cycle is extended by an extra clock period (Figure 19).

## Design of the Cache Controller Block (CTRL)

The design of the cache controller requires determining the state machine cycles of the 80386 and replicating them through
a PAL based state machine. For this design, three 22V10 PALs were used (Figure 32) to form the PALs block of the controller in Figure 31.

As shown in Figure 31, the READY\# input is generated by the use of the 74F64. For Figure 31, it should also be noted that all inputs to the PALs block are on the left side, all outputs are on the right side and buses are represented as dark vertical lines. For Figure 32 it should be noted that the pin out are shown for 28-Lead PLCC packages.

The designer should use caution if he plans to Implement the PAL design given in this application note. In particular, the pin assignment should not be changed. This is because the internal structure of the PALs may not accommodate a term swap between pins. For example, if the signals WINV\# and DIR of PAL1 (Figure 32) were interchanged (WINV\# to pin 19 and DIR to pin 17), the JEDEC fuse map will not run because pin 17 does not have enough inputs (internally) to handle the equations for DIR.


Figure 31. The Controller Block (CTRL)

INTERNAL BUS


Figure 32. The PALs of the CTRL Block

## PAL Equations

The equations for the three PALS are presented in Tables 2 through 6. The PALASM source code for the PALs is also given for generating the corresponding JEDEC fuse map.

|  | INPUTS | INTERNALS |  |
| :---: | :---: | :---: | :---: |
| SIGNAL NAME |  | Ti Ti TiMiFidi <br> 2:3.4.AB:I | DESCRIPTION |
| FBE\# |  | $L_{1} \quad \therefore \quad H_{1} H_{1}$ | Read Miss, no Main |
|  | $\mathrm{H}_{1} \mathrm{H}_{1} \mathrm{~L}_{1} \mathrm{~L}_{1} \mathrm{~L}_{1} \mathrm{H}_{1}$ | $\mathrm{L}_{1} \mathrm{~L}_{1} \mathrm{H}_{1}$ | Read Miss, Main |
|  | :- |  | Stay until Ready |
| MAIN\# | $\mathrm{H}^{\prime} \mathrm{H}^{\prime} \mathrm{H}^{\prime}$ | L', ' ${ }^{\prime}$ | Write |
|  |  | L' $\mathrm{L}^{\prime}$ | Read Miss, no Main |
|  | $\mathrm{H}^{\prime} \mathrm{H}^{\prime} \mathrm{L}^{\prime} \mathrm{L}^{\prime} \mathrm{H}^{\prime} \mathrm{C} \mathrm{H}^{\prime} \mathrm{H}$ | L' ${ }^{\prime}$ | Read Miss, Main |
|  | $\mathrm{H}: 1: \mathrm{H}$ | ', L', | Stay until Ready |
| T2\# | L' 1 | ' 1 ' 1 ' 1 , | ADS |
|  | $\mathrm{H}_{1} \mathrm{H}_{1} \mathrm{~L}_{1} \mathrm{~L}_{1} \mathrm{H}_{1}$ | L, | Stay if Rd Miss, not Rdy |
|  | $\mathrm{H}_{1} \mathrm{H}_{1} \mathrm{H}_{1}$ | L': | Stay if Write, Main |
|  | L', ${ }^{1}$ | L' | Stay if NCA, Main |
|  | $\mathrm{H}^{1} \mathrm{H}_{1} \mathrm{~L} \mathrm{H}^{1} \mathrm{~L}$ |  | Stay it Read Miss, BHOLD |
|  | $\mathrm{H}^{\prime} \mathrm{H}^{\prime} \mathrm{H}^{\prime}: 1: \mathrm{L}: 1 \mathrm{H}$ | L' | Stay if Write, BHOLD |
| T3\# | $\mathrm{H}^{\prime} \mathrm{H}^{\prime} \mathrm{L}^{\prime} \mathrm{L} \mathrm{L}^{\prime} \mathrm{H}^{\prime} \mathrm{H}^{\prime} \mathrm{H}$ | L' | T2,Rd Miss, no Main |
|  |  | L' | T2,Rd Miss, Main |
|  | $\mathrm{H}_{1} \mathrm{H}_{1} \mathrm{H}_{1}$ : $\mathrm{L}_{1}$ : $\mathrm{H}_{1}: \mathrm{H}$ | $\mathrm{L}_{1}$ : $\mathrm{H}_{1}$ | T2,Wr Miss, no Main |
|  | $\mathrm{H}_{1}^{1} \mathrm{H}_{1}^{1} \mathrm{~L}_{1}^{1}!$ | L' | T3, Read |
| T4\# | ! : |  | Stay until Ready |

Table 2. First Part of PAL1's Equations

Tables 2 and 3 show the equations for PAL1. A horizontal line in these tables means an AND function between the present terms.

The lines grouped together for a signal are ORed vertically. As an example, the logic equation defining the signal FBE\# is as follows:


| Bared signal | $=$ | logic low level |
| :--- | :--- | :--- |
| Unbared signal | $=$ | logic high level |

Each line is accompanied on the right hand side by a short comment describing the situation to which it relates.


Table 3. Second Part of PAL1's Equations


Table 4. First Part of PAL2's Equations

| SIGNAL NAME | INPUTS | INTERNALS |  |
| :---: | :---: | :---: | :---: |
|  |  | B', B, R', R', B' S'D' <br> H,H,D,G,H,E,E, <br>  <br> \#! \#! ! ! ! D! ! \#! <br> : \#' ' A! | DESCRIPTION |
| RGT | $L_{1}^{1} H_{1}^{\prime}: L_{1}^{\prime}: L_{1}^{\prime}: 10 H_{1}^{\prime}: H$ | $\mathrm{H}_{1}^{\prime}:!\mathrm{L}_{1}^{\prime}:!!!$ | NCA, not Busy |
|  |  | $H_{1}^{\prime} L_{1}^{\prime}: L_{1}^{\prime} \quad 1: 1: 1$ | NCA after BHOLD |
|  | $L^{\prime} H^{\prime}$ ' ' $L^{\prime}$ ' 'L'L', L | $\mathrm{H}^{\prime}: \mathrm{L}^{\prime}$ : $\mathrm{l}^{\prime}$ : | NCA, wait for Main |
|  |  |  | LBA |
|  |  | : $1: 1 H_{1}$ | Stay NCA until Ready Stay LBA until Ready |
| BHX\# | : $\mathrm{H}_{1} \mathrm{~L}, \mathrm{H}_{1} \mathrm{H}$ | $\mathrm{H}_{1}:$ | BHOLD, no Main |
|  |  |  | BHOLD, Main <br> Stay until no BHOLD |
| BHY\# |  | L': | One cycle after BHX |
| BHLDA |  | 1 L' 1 L' 1 | BHY when Ready |
|  | $1,1,1 \mathrm{H}_{1}, 1,0 \mathrm{H}$ | - $\mathrm{H}_{1}$ | Stay until no BHOLD |
| DEN\# | $\mathrm{H}_{1} \mathrm{H}_{1} \mathrm{~L}_{1} \mathrm{~L}_{1}, 1, \mathrm{~L}_{1} \mathrm{H}_{1}, \mathrm{H}$ | H1 | Read Miss, no Main |
|  |  | - - - - - - - - | Read Miss, wait for Main |
|  | -H, H'L - - - - - - - - - | ${ }^{\text {+ }}$ | Write, no Main |
|  |  | $\mathrm{H}^{+}$ | Write, wait for Main |
|  | L'H1 LiL1: | $\mathrm{H}_{1} \mathrm{H}^{1}$ | Read NCA, no Main |
|  | L, H: L', |  | Read NCA, wait for Main |
|  | : |  | Stay until Ready |
|  |  | $\mathrm{H}_{1} \mathrm{~L}_{1}-1.1-1.1-\mathrm{H}_{1}$ | Write, after BHOLD |
|  | $L_{1}^{1} H_{1}^{\prime}: \vdots: L_{1}^{\prime}:: H_{1}^{\prime}: H$ | $\mathrm{H}_{1}^{\prime} \mathrm{L}_{1}^{\prime}:: ~: H_{1}^{\prime}$ | NCA, after BHOLD |

Table 5. Second Part of PAL2's Equations

| SIGNAL NAME | INPUTS | INTERNALS |  |
| :---: | :---: | :---: | :---: |
|  |  |  | DESCRIPTION |
| CLR1\# | $\mathrm{H}^{\prime} \mathrm{H}^{\prime} \mathrm{H}^{\prime}{ }^{\prime} \mathrm{L}$ ' |  | Snoop Write while BHLDA |
| CLR2\# | $\mathrm{H}_{1}$, $\mathrm{H}_{1}$ | L' | Write Hit while BHLDA |
| CLR\# | $\mathrm{H}_{1} \therefore \therefore \mathrm{H}_{1}$ |  | Write Hit while BHLDA |
|  | $\mathrm{H}_{1}$ |  | Stay one more cycle |
|  | $\mathrm{H}_{1}^{\prime}$ |  | External FLUSH |
|  | L', |  | System RESET |

Table 6. PAL3's Equations

These equations were developed by closely analyzing the logical timing diagrams for the 80386 under all the possible states. A combination of several of these states following each other were also looked at. The timing waveforms for the controller were then developed in order to meet its specifications and handle the 80386 operations. Once the timing waveforms were done then the equations were derived and the PALs programed.

The software PALASM was used to compile the equations for the PALs into their corresponding JEDEC fuse map. The source code for each PAL's program is presented below. The
nomenclature in PALASM is somewhat deceptive in that an apparently logical "high" term might mean a logical "low". In the pin declaration part of the source code an active low signal is represented by a "/" preceding its name. In the description of the equations, however, if a term is written as it was declared (in the pin declaration) it will be perceived as a logic high, yet if the signal is written in the opposite sense than in the declaration then PALASM understands it as a logic low.

Keeping the above in mind, it will become clear to the reader how Tables 2 through 6 match their respective PAL code.

TITLE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

Controller1
N.A.
1.1

Mammad Safal
Integrated Device Technology Inc. 09-21-1988

CHIP CONTROL_PAL1 PAL22V10
;PINS

| $; 1$ | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | CLKB /XNC /LBA N_R /ADS MAT1 /BRDY /BHX /BHY /RESET $\begin{array}{llllllllll}; 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20\end{array}$ BHLDA GND NC NINV /BADS DIR NE2 NE1 /T4 /T3 | $; 21$ | 22 | 23 | 24 | 25 |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |

/T2 /MAIN /FBE VCC GLOBAL
EQUATIONS
GLOBAL.RSTF = RESET
DIR : = /BHX */LBA * W_R $_{-}$* ADS */RESET * /MAIN $+$ /BHX * /LBA * N_R * BRDY * /RESET * MAIN $+$ /BRDY * /BHLDA * /RESET * DIR /LBA * N_R * BHY * /RESET * T2 * DIR $+$ /LBA * N_R * BRDY */BHX * BHY * /RESET * /MAIN * /DIR
FBE $:=/ X N C$ */LBA * W_R */MAT1 */BHY */RESET * T2 * /MAIN */FBE
$+$
/XNC */LBA * W_R */MAT1 * BRDY */BHX */RESET * T2 * MAIN */FBE
$+$
/BRDY * /RESET * FBE
MAIN : $=/ X N C$ * /LBA * $/ W_{-} R$ * /BHY * /RESET * T2 * /MAIN $+$ /XNC * /LBA * W_R * /MAT1 * /BHY * /RESET * T2 * /MAIN
$+$
/XNC */LBA * W_R */MAT1 * BRDY */BHX * /RESET * T2 * MAIN
$+$
/BRDY * /RESET * MAIN
T2 $:=$ ADS */RESET
$+$
/XNC */LBA * W_R * /MAT1 * /BRDY */RESET * T2 * MAIN

+ +XNC * /LBA * N_R * /RESET * T2 * MAIN
$+$
XNC * /LBA * /RESET * T2 * MAIN
$+$
XNC */LBA * W_R *./MAT1 * BHY */RESET * T2
$+$
/XNC * /LBA * N_R * BHY */RESET * T2
T3
$:=/ X N C$ */LBA *W_R */MAT1 */BHY */RESET * T2 * /MAIN
$+$
/XNC */LBA * W_R */MAT1 * BRDY */BHX */RESET *
T2 * MAIN
$+$
/XNC */LBA * N_R */MAT1 */BHY */RESET * T2 * /MAIN
T4 :=/XNC */LBA * W_R * /RESET * T3
$+$
BRDY * /RESET * T4
WE1 : = XNC */LBA * W_R */MAT1 */BHY */RESET * T2 * $^{\text {/ }}$ /MAIN
$+$
/XNC */LBA * W_R * /MAT1 */RESET * T3
$+$
/XNC */LBA * W_R */BRDY */RESET * T4 * MAIN
WE2 $:=/ X N C$ * /LBA * ${ }^{\prime}$ _R * ADS */RESET * /MAIN $+$
/XNC */LBA * W_R */MAT1 */RESET * T3
$+$
/XNC */LBA * W_R * /BRDY * /RESET * T4 * MAIN
WINV :=/XNC */LBA */N_R*/MAT1 */BHY */RESET * T2* /MAIN
BADS : $=/ X N C * / L B A * W \_R * / M A T 1 * / B H X * / B H Y * / R E S E T *$ T2 */MAIN
$+$
/XNC */LBA * W_R */MAT1 * BRDY * /BHX */RESET * T2 * MAIN $+$
XNC * /LBA * ADS * /BHX */RESET * /MAIN $+$
XNC * /LBA * BRDY * /BHX */RESET * MAIN $+$
XNC */LBA * /BHX * BHY */RESET */MAIN $+$
/XNC */LBA * N_R * ADS */BHX */BHY * /RESET * /MAIN
$+$
/XNC * /LBA * N_R * BRDY * /BHX * /RESET * MAIN $+$
/XNC */LBA * /W_R * BRDY */BHX * BHY */RESET * /MAIN

TITLE
PATTERN
REVISION
AUTHOR
COMPANY
DATE

Controller2
N.A.
1.1

Mammad Safal
Integrated Device Technology Inc.
09-01-1988

CHIP CONTROL_PAL2 PAL22V10
;PINS
$\begin{array}{llllllllll}; 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10\end{array}$
CLKB /XNC /LBA N_R /ADS MAT1 /BRDY BHOLD /LRDY /RESET
$\begin{array}{llllllllll}; 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20\end{array}$
/T2 GND /MAIN BHLDA /DEN /BHY /BHX RGT /OE2 /RDY2
;21 $22 \quad 23 \quad 24 \quad 25$
/RDYY SEL WLE VCC GLOBAL
EQUATIONS
GLOBAL.RSTF = RESET
WLE : $=$ XNC * /LBA * $W_{-}$R * ADS * /MAIN */RESET $+$
/XNC * /LBA * $\mathbf{W N}_{-}$* BRDY * MAIN * /RESET
SEL $:=/ X N C$ * /LBA * N_R * ADS * /MAIN * /RESET $+$
/XNC * /LBA * N_R * BRDY * MAIN * /RESET $+$
/BRDY * /RESET * /BHLDA * SEL
$+$
/XNC * /LBA * w_R $_{-}$* T2 * /RESET * BHY * SEL
RDY1 $:=/ X N C * / L B A * / W_{-} R^{*} A D S * / B R D Y * M A I N * / R E S E T$ */BHX
$+$
/BRDY * MAIN * /RESET * RDY1
$+$
/XNC * /LBA * W_R * ADS */RESET * BHX
$+$
/RESET * BHY * RDY1
$+$
XNC * /LBA * /BRDY * MAIN * /RESET * /BHX
$+$
XNC * /LBA * ADS * /RESET * BHX
$+$
XNC * /LBA * T2 * /RESET * BHY
RDY2 : = /XNC*/LBA */N_R*/MAT1*T2*/MAIN */RESET * /BHX */BHY

```
    +
    /ADS * /RESET * RDY2
OE2 := /XNC */LBA * W_R * ADS * MAT1 * /RESET
RGT := XNC*/LBA *ADS * BRDY */MAIN */RESET */BHX *
    /RGT
    +
    XNC * /LBA * /RESET * /BHX * BHY * /RGT
    XNC */LBA * BRDY * T2 * MAIN */RESET */BHX */RGT
    LBA * ADS * /RESET * /RGT
    +/LBA * /BRDY */RESET * RGT
    +
    LBA * /LRDY * /RESET * RGT
BHX := BHOLD * T2 * /MAIN * /RESET * /BHX
    +
    BRDY * BHOLD * T2 * MAIN * /RESET * /BHX
    +
    BHOLD * /RESET * BHX
BHY := /RESET * BHX
BHLDA := BRDY * BHOLD * /RESET * BHY * /BHLDA
    +
        BHOLD * /RESET * BHLDA
DEN :=/XNC */LBA * W_R */MAT1 * T2 */MAIN */RESET *
    /BHY */DEN
    +
    /XNC * /LBA * W_R * /MAT1 * BRDY * MAIN * /RESET
    +
    /LBA * N_R * ADS * /MAIN * /RESET * /BHX
    /LBA * N_R * BRDY * MAIN * /RESET * /BHX
    +
    XNC * /LBA * W_R * ADS * /MAIN * /RESET * /BHY *
    /DEN
    +
    XNC * /LBA * W_R * BRDY * MAIN * /RESET
    +
    /BRDY * /RESET * DEN
    +
    W_R * /LBA * BRDY * /MAIN */RESET */BHX * BHY *
    /DEN
    XNC * /LBA * BRDY * /MAIN * /RESET * /BHX * BHY *
    /DEN
```


CLR :=

```
/RESET * MAT2 * CLR1
\(+\)
```

/RESET * CLR2
$+$
/RESET * FLUSH
$+$
RESET

## CONCLUSION

The design of cache based microprocessor systems is optimized by the use of a cache controller based on a dual cache tag scheme. Such an architecture is adaptable to present day 25 MHz systems as well is easily adapted to future higher speed microprocessors. Posted writes further improves the effective cycle time (with the IDT74FCT646s).

At the heart of this design is the IDT7174 cache tag SRAM. This device with an address to match time of 20 ns gives a wide margin for the two cycle 80386 operating at 25 MHz . Faster microprocessor can be easily accommodated without changes to this design.
Product Solector and Cross Beterence Cuides
Technology/Capabinies
Qualty and Rellabilly
Stutic RATMS
MuMblipor Rands
FIFO Memories
Digltal Signal Processing (DSP)
Sibstice Microprocessor Devices (MICROSLICETM) and EDC
Reduced Instuction Set Computer (PISC) Processors
Logic Devices
Data Conversion
ECL Products
Subsystems modules
Application and Technical Motes
Package Diagram Outlines

## THERMAL PERFORMANCE CALCULATIONS FOR IDT'S PACKAGES

Since most of the electrical energy consumed by microelectronic devices eventually appears as heat, poor thermal performance of the device or lack of management of this thermal energy can cause a variety of deleterious effects. This device temperature increase can exhibit itself as one of the key variables in establishing device performance and long term reliability; on the other hand, effective dissipation of internally generated thermal energy can, if properly managed, reduce the deleterious effects and improve component reliability.

A few key benefits of IDT's enhanced CEMOS ${ }^{\text {TM }}$ process are: low power dissipation, high speed, increased levels of integration, wider operating temperature ranges and lower quiescent power dissipation. Because the reliability of an integrated circuit is largely dependent on the maximum temperature the device attains during operation, and as the junction stability declines with increases in junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ), it becomes increasingly important to maintain a low ( $T_{\mathrm{J}}$ ).

CMOS devices stabilize more quickly and at greatly lower temperature than bipolar devices under normal operation. The accelerated aging of an integrated circuit can be expressed as an exponential function of the junction temperature as:

$$
t_{A}=\text { to } \exp \left[\frac{E a}{k}\left(\frac{1}{T_{0}}-\frac{1}{T_{J}}\right)\right]
$$

where
$t_{A}=$ lifetime at elevated junction ( $T_{J}$ ) temperature
to $=$ normal lifetime at normal junction (To) temperature
Ea = activation energy (ev)
$\mathrm{k}=$ Boltzmann's constant ( $8.617 \times 10^{-5} \mathrm{ev} / \mathrm{k}$ )
l.e. the lifetime of a device could be decreased by a factor of 2 for every $10^{\circ} \mathrm{C}$ increase temperature.

To minimize the deleterious effects associated with this potential increase, IDT has:

1. Optimized our proprietary low-power CEMOS fabrication process to ensure the active junction temperature rise is minimal.
2. Selected only packaging materials that optimize heat dissipation, which encourages a cooler running device.
3. Physically designed all package components to enhance the inherent material properties and to take full advantage of heat transfer and radiation due to case geometries.
4. Tightly controlled the assembly procedures to meet or exceed the stringent criteria of MIL-STD-883C to ensure maximum heat transfer between die and packaging materials.
The following figures graphically illustrate the thermal values of IDT's current package families. Each envelope (shaded area) depicts a typical spread of values due to the influence of a number of factors which include: circuit size, package cavity size and die attach integrity. The following range of values are to be used as a comprehensive characterization of the major variables rather than single point of reference.

When calculating junction temperature ( $T_{J}$ ), it is necessary to know the thermal resistance of the package $\left(\theta_{\mathrm{JA}}\right)$ as measured in "degrees celsius per watt". With the accompanying data, the following equation can be used to establish thermal performance, enhance device reliability and ultimately provide you, the user, with a continuing series of high-speed, low-power CMOS solutions to your system design needs.
$\theta_{J A}=\left[T_{J}-T_{A}\right]^{\prime} / P$
$T_{J}=T_{A}+P\left[\theta_{J A}\right]=T_{A}+P\left[\theta_{J A}+\theta_{C A}\right]$
where
$\frac{\theta_{\mathrm{Jc}}=\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{C}}}{\mathrm{P}}$
$\frac{\theta_{C A}=T_{C}-T_{A}}{P}$
$\theta$. = Thermal resistance, junction to reference point
$\mathrm{J}=$ Junction
P = Operational power of device (dissipated)
$T_{A}=$ Ambient temperature in degrees celsius (normally $\left.+70^{\circ} \mathrm{C}\right)$
$T_{J}=$ Junction temperature of integrated device
$T_{C}=$ Temperature of case/package
$\theta_{C A}=$ Case to Amblent, thermal resistance-usually a measure of the heat dissipation due to natural or forced convection, radiation and mounting techniques.
$\theta_{\mathrm{Jc}}=$ Junction to Case, thermal resistance-usually measured with reference to the temperature at a specific point on the package (case) surface. (Dependent on package material properties and package geometry.)
$\theta_{\mathrm{JA}}=$ Junction to Amblent, thermal resistance-usually measured with respect to the temperature of a specified volume of Still Air. (Dependent on $\theta_{\mathrm{Jc}}+\theta_{\mathrm{JA}}$ which includes the influence of area and environmental condition.)

 Thermal Resistance of PLCC/SOIC Packages



Package Laminate Material: Hi Temp. Epoxy or Triazine (BT)


PACKAGE DIAGRAM OUTLINE INDEX

## PKG.

## description

PAGE

P16-1

## P18-1

P20-1
P22-1

## P24-1

P24-2
P28-1

## P28-2

## P32-1

## P40-1

## P48-1

P64-1
D16-1
D18-1
D20-1
D22-1
D24-1
D24-2
D28-1
D28-2
D28-3
D32-1
D40-1
D40-2
C20-1
C22-1
C24-1
C24-2
C28-1
C28-2
C28-3
C32-1
C32-2
C40-1
C48-1
C48-2
C64-1
C64-2
C68-1
PG68-2
PG84-2
PG208-2
G68-1
G68-2
G84-1

## G84-2

G108-1

## G144-1

G144-2
G208-1
16-Pin Plastic DIP ( 300 mil ) ..... S15-6
18-Pin Plastic DIP ( 300 mil ) ..... S15-6
$20-\mathrm{Pin}$ Plastic DIP ( 300 mil ) ..... S15-6
22-Pin Plastic DIP ( 300 mil ) ..... S15-6
24-Pin Plastic DIP ( 300 mil ) ..... S15-6
24-Pin Plastic DIP ( 600 mil ) ..... S15-7
$28-P i n ~ P l a s t i c ~ D I P ~(600 ~ m i l) ~(~) ~$ ..... S15-7
28-Pin Plastic DIP ( 300 mil ) ..... S15-6
32-Pin Plastic DIP ( 600 mil ) ..... S15-7
40-Pin Plastic DIP ( 600 mil ) ..... S15-7
$48-\mathrm{Pin}$ Plastic DIP ( 600 mil ) ..... S15-7
64-Pin Plastic DIP ( 900 mil ) ..... S15-7
16-Pin CERDIP ( 300 mil ) ..... S15-8
18-Pin CERDIP ( 300 mil ) ..... S15-8
20-Pin CERDIP ( 300 mil ) ..... S15-8
22-Pin CERDIP ( 300 mil ) ..... S15-8
24-Pin CERDIP ( 300 mil ) ..... S15-8
24-Pin CERDIP ( 600 mil ) ..... S15-9
28-Pin CERDIP ( 600 mil ) ..... S15-9
28-Pin CERDIP (Wide Body) ..... S15-9
28-Pin CERDIP ( 300 mil ) ..... S15-8
32-Pin CERDIP (Wide Body) ..... S15-9
40-Pin CERDIP ( 600 mil ) ..... S15-9
40-Pin CERDIP (Wide Body) ..... S15-9
20-Pin Sidebraze DIP ( 300 mil ) ..... S15-10
22-Pin Sidebraze DIP ( 300 mil ) ..... S15-10
24-Pin Sidebraze DIP ( 300 mil ) ..... S15-10
24-Pin Sidebraze DIP ( 600 mil ) ..... S15-12
28-Pin Sidebraze DIP ( 300 mil ) ..... S15-10
28-Pin Sidebraze DIP ( 400 mil ) ..... S15-11
28-Pin Sidebraze DIP ( 600 mil ) ..... S15-12
32-Pin Sidebraze DIP ( 600 mil ) ..... S15-12
32-Pin Sidebraze DIP ( 400 mil ) ..... S15-11
$40-$ Pin Sidebraze DIP ( 600 mil ) ..... S15-12
48-Pin Sidebraze DIP ( 400 mil ) ..... S15-11
48-Pin Sidebraze DIP ( 600 mil ) ..... S15-12
64 -Pin Sidebraze DIP ( 900 mil ) ..... S15-13
64-Pin Topbraze DIP ( 900 mil ) ..... S15-14
68 -Pin Sidebraze DIP ( 600 mil ) ..... S15-12
68-Lead Plastic Pin Grid Array (Cavity Up) ..... S15-15
84-Lead Plastic Pin Grid Array (Cavity Up) ..... S15-15
208-Lead Plastic Pin Grid Array (Cavity Up) ..... S15-15
68-Lead Pin Grid Array (Cavity Up) ..... S15-16
68-Lead Pin Grid Array (Cavity Down) ..... S15-21
84-Lead Pin Grid Array (Cavity Up) ..... S15-17
84-Lead Pin Grid Array (Cavity Down) ..... S15-22
108-Lead Pin Grid Array (Cavity Up) ..... S15-18
144-Lead Pin Grid Array (Cavity Down) ..... S15-23
144-Lead Pin Grid Array (Cavity Up) ..... S15-19
208-Lead Pin Grid Array (Cavity Up) ..... S15-20
PKG. DESCRIPTION ..... PAGE
SO16-1 16-Pin Small Outline IC (Gull Wing) ..... S15-24
SO18-1 18-Pin Small Outline IC (Gull Wing) ..... S15-24
SO20-1 20-Pin Small Outline IC (J-Bend) ..... S15-25
SO20-2 20-Pin Small Outline IC (Gull Wing) ..... S15-24
SO24-2 24-Pin Small Outline IC (Gull Wing) ..... S15-24
SO24-3 24-Pin Small Outiine IC (Gull Wing) ..... S15-24
SO24-4 24-Pin Small Outline IC (J-Bend) ..... S15-25
SO28-2 28-Pin Small Outline IC (Gull Wing) ..... S15-24
SO28-3 28-Pin Small Outline IC (Gull Wing) ..... S15-24
SO28-4 28-Pin Small Outline IC (J-Bend) ..... S15-25
J20-1 20-Pin Plastic Leaded Chip Carrier (Sq.) ..... S15-26
J28-1 28-Pin Plastic Leaded Chip Carrier (Sq.) ..... S15-26
J32-1 32-Pin Plastic Leaded Chip Carrier (Rect.) ..... S15-27
J44-1 44-Pin Plastic Leaded Chip Carrier (Sq.) ..... S15-26
J52-152-Pin Plastic Leaded Chip Carrier (Sq.)S15-26
J68-1 68-Pin Plastic Leaded Chip Carrier (Sq.) ..... S15-26
J84-1 84-Pin Plastic Leaded Chip Carrier (Sq.) ..... S15-26
L20-1 20-Pin Leadless Chip Carrier (Rect.) ..... S15-30
L20-2 20-Pin Leadless Chip Carrier (Sq.) ..... S15-28
L22-1 22-Pin Leadiess Chip Carrier (Rect.) ..... S15-30
L24-1 24-Pin Leadless Chip Carrier (Rect.) ..... S15-30L28-128-Pin Leadless Chip Carrier (Sq.).S15-28
L28-2

- 28-Pin Leadless Chip Carrier (Rect.) ..... S15-31
L32-1 32-Pin Leadless Chip Carrier (Rect.) ..... S15-31
L44-1
L48-1
44-Pin Leadless Chip Carrier (Sq.) ..... S15-28
48-Pin Leadless Chip Carrier (Sq.) ..... S15-29
L52-1 52-Pin Leadless Chip Carrier (Sq.) ..... S15-29
L68-1 68 -Pin Leadless Chip Carrier (Sq.) ..... S15-29
L68-2 68-Pin Leadless Chip Carrier (Sq.) ..... S15-29
E16-1 16-Lead CERPACK ..... S15-32
E20-1 20-Lead CERPACK ..... S15-32
E24-1 24-Lead CERPACK ..... S15-32
E28-1
S15-32E28-228-Lead CERPACK
CQ68-128-Lead CERPACKS25-32
CQ84-168-Lead CERQUAD (Straight Leads)S15-3384-Lead CERQUAD (J-Bend)S15-34
F20-1
F20-1 F20-1 20-Lead Flatpack ..... S15-35
F20-2 20-Lead Flatpack (. 295 Body) ..... S15-35
F24-1 24-Lead Flatpack ..... S15-35
F28-1 28-Lead Flatpack ..... S15-35
F28-2 28-Lead Flatpack ..... S15-35
F48-1 48-Lead Flatpack ..... S15-36
F64-1 64-Lead Flatpack ..... S15-36
F172-1 172-Lead Flatpack ..... S15-37


## MODULE PACKAGING

PKG. DESCRIPTION PAGE
M1 28-Pin Sidebraze DIP ..... S15-38
M2 32-Pin Sidebraze DIP ..... S15-38M3
M4
M5M6
M7M8M9M10
M11M12
M13M14
M15M16
M17
M18M19M20
M21M22
32-Pin Sidebraze DIP ..... S15-38
40-Pin Sidebraze DIP ..... S15-38
40-Pin Sidebraze DIP ..... S15-38
40-Pin Sidebraze DIP ..... S15-39
40-Pin Sidebraze DIP ..... S15-39
44-Pin FR-4 DIP ..... S15-39
48-Pin Ceramic DIP ..... S15-40
58-Pin Sidebraze DIP ..... S15-40
60-Pin Ceramic DIP ..... S15-40
64-Pin Sidebraze DIP ..... S15-41
64-Pin Ceramic DIP ..... S15-41
28-Pin FR-4 SIP ..... S15-41
30-Pin FR-4 SIP ..... S15-42
36-Pin FR-4 SIP ..... S15-42
40-Pin FR-4 SIP ..... S15-42
43-Pin FR-4 SIP ..... S15-43
28-Pin Ceramic SIP ..... S15-43
30-Pin Ceramic SIP ..... S15-44
40-Pin Ceramic SIP ..... S15-44
36-Pin Ceramic Dual SIP ..... S15-44
88-Pin Ceramic Dual SIP ..... S15-45
40-Pin FR-4 ZIP ..... S15-45
92-Pin FR-4 QIP ..... S15-45
100-Pin FR-4 QIP ..... S15-46
108-Pin FR-4 QIP ..... S15-46
120-Pin FR-4 QIP ..... S15-47
128-Pin FR-4 QIP ..... S15-47
164-Pin FR-4 QIP ..... S15-48
92-Pin Ceramic QIP ..... S15-49
128-Pin Ceramic QIP ..... S15-49

## PACKAGE DIAGRAM OUTLINES

## PLASTIC DUAL IN-LINE PACKAGES



NOTESI
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS DTHERWISE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] D \& EI DO NDT INCLUDE MDLD FLASH IR PRDTRUSIDNS.

16-28 PIN PLASTIC DIP (300 MIL)

| $\begin{aligned} & \text { DWG \# } \\ & \text { OF PINS (N) } \end{aligned}$ | $16^{P 16-1}(300 \mathrm{MIL})$ |  | $\begin{gathered} \text { P18-1 } \\ 18^{(300 ~ M I L)} \end{gathered}$ |  | $\begin{gathered} \mathrm{P} 20-1 \\ 20^{(300 \mathrm{MIL})} \end{gathered}$ |  | $\begin{gathered} \mathrm{P} 22-1 \mathrm{M}) \\ 22(300 \mathrm{MIL}) \end{gathered}$ |  | $\begin{gathered} \text { P24-1 } \\ 24(300 \mathrm{MIL}) \end{gathered}$ |  | $\begin{gathered} P 28-2 \\ 28(300 \mathrm{M1L}) \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | 140 | 165 | 140 | 165 | 145 | 165 | 145 | 165 | 145 | 165 | 145 | 170 |
| A1 | . 015 | . 035 | 015 | . 035 | 015 | 035 | . 015 | . 035 | 015 | . 035 | 015 | 030 |
| b | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | 015 | . 020 |
| b1 | . 050 | . 070 | . 050 | . 070 | . 050 | . 070 | . 050 | . 065 | . 050 | . 065 | 045 | . 065 |
| C | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | 008 | . 012 |
| D | . 745 | . 760 | . 885 | . 910 | 1.022 | 1.040 | 1,050 | 1.060 | 1.240 | 1.255 | 1.345 | 1,360 |
| E | 300 | .325 | , 300 | 325 | -300 | . 325 | 300 | . 320 | 300 | 320 | 300 | 325 |
| E1 | 247 | 260 | 247 | 260 | . 240 | . 280 | . 240 | . 270 | 250 | 275 | 270 | . 290 |
| - | . 090 | 110 | . 090 | . 110 | . 090 | . 110 | . 090 | 110 | 090 | . 110 | 090 | . 110 |
| © | 310 | . 370 | 310 | . 370 | 310 | . 370 | 310 | . 370 | 310 | 370 | 310 | , 370 |
|  | .120 | .150 | . 120 | .150 | .120 | . 150 | .120 | 150 | . 120 | .150 | 120 | . 150 |
| $\alpha$ | 0 | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{+}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| S | . 015 | 035 | . 040 | . 060 | . 025 | . 070 | . 020 | . 040 | . 055 | . 075 | 020 | . 040 |
| 01 | . 050 | . 070 | 050 | . 070 | . 055 | . 075 | . 055 | . 075 | . 055 | 070 | . 055 | . 065 |

## PLASTIC DUAL IN-LINE PACKAGES (Continued)

24-48 PIN PLASTIC DIP (600 MIL)

| \# DWG \#INS (N) | $\begin{aligned} & \text { P24-2 } \\ & \left.24^{(600} \mathrm{MIL}\right) \end{aligned}$ |  | $\begin{array}{r} \mathrm{P} 28-1 \\ 28^{(600 \mathrm{MIL})} \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{P} 32-1 \\ & 32(600 \mathrm{MIL}) \end{aligned}$ |  | $40(600 \mathrm{MIL})$ |  | $\begin{array}{r} \text { P48-1 } \\ 48(600 \mathrm{MIL}) \\ \hline \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 160 | . 185 | . 160 | . 185 | . 170 | . 190 | . 160 | . 185 | . 170 | . 200 |
| A1 | . 015 | . 035 | . 015 | . 035 | . 015 | . 050 | . 015 | . 035 | . 015 | . 035 |
| b | . 015 | . 020 | . 015 | . 020 | . 016 | . 020 | . 015 | . 020 | . 015 | . 020 |
| b1 | . 050 | . 065 | . 050 | . 065 | . 045 | . 055 | . 050 | . 065 | . 050 | . 065 |
| C | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | 008 | . 012 |
| D | 1.240 | 1.260 | 1.420 | 1.460 | 1.645 | 1.655 | 2.050 | 2.070 | 2.420 | 2.450 |
| E | . 600 | . 620 | . 600 | . 620 | . 600 | . 625 | . 600 | . 620 | . 600 | . 620 |
| E1 | . 530 | . 550 | . 530 | . 550 | . 530 | . 550 | . 530 | . 550 | . 530 | . 560 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| eA | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 |
| L | . 120 | . 150 | . 120 | . 150 | . 125 | . 135 | . 120 | . 150 | . 120 | . 150 |
| $\alpha$ | $0^{*}$ | $15^{\circ}$ | $0{ }^{+}$ | $15^{\circ}$ | $0^{+}$ | 15* | $0^{\circ}$ | $15^{*}$ | $0^{\circ}$ | $15^{\circ}$ |
| S | . 060 | . 080 | . 055 | . 080 | . 065 | . 075 | . 070 | . 085 | . 060 | 075 |
| Q1 | . 060 | . 080 | . 060 | . 080 | . 070 | . 080 | . 060 | . 080 | . 060 | . 080 |

64 PIN PLASTIC DIP (900 MIL)


## DUAL IN-LINE PACKAGES



NGTESI
[1] ALL DIMENSIDNS ARE IN INCHES, UNLESS $\square T H E R W I S E ~ S P E C I F I E D . ~$
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] THE MINIMUM LIMIT FZR DIMENSIDN b1 MAY BE . 023 FDR CIRNER LEADS.

## 16-28 PIN CERDIP (300 MIL)

|  | $\begin{gathered} \text { D16-1 } \\ 16(300 \mathrm{MIL}) \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{D18-1} \\ & 8 \text { ( } 300 \mathrm{MIL} \text { ) } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{D} 20-1 \\ & (300 \mathrm{MIL}) \end{aligned}$ |  | $\begin{aligned} & \text { D22-1 } \\ & \text { (300 MIL) } \end{aligned}$ |  | $4\left(300^{\text {D2 }} \mathrm{MIL}\right)$ |  | $28(300 \mathrm{MIL})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 090 | . 200 | . 090 | . 200 | . 140 | . 200 | . 140 | . 200 | . 140 | . 200 | . 140 | . 200 |
| b | . 016 | . 020 | . 014 | . 023 | . 014 | . 023 | . 014 | . 023 | . 014 | . 023 | . 014 | . 023 |
| b1 | . 045 | . 065 | . 038 | . 065 | . 038 | . 065 | . 038 | . 065 | . 038 | . 065 | . 038 | . 065 |
| C | . 009 | . 013 | . 009 | . 014 | . 009 | . 014 | . 009 | . 014 | . 009 | . 014 | . 009 | . 014 |
| D | . 750 | . 830 | . 880 | . 940 | . 935 | 1.060 | 1.050 | 1.180 | 1.240 | 1.280 | 1.440 | 1.490 |
| E | . 240 | . 310 | . 220 | . 310 | . 220 | . 310 | . 220 | . 310 | . 220 | . 310 | . 220 | . 310 |
| E1 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 |
| e | . 100 | BSC | . 100 | BSC | . 100 | BSC | . 100 | BSC | . 100 | BSC | . 100 | BSC |
| L | . 125 | . 175 | . 125 | . 175 | . 125 | . 175 | . 125 | . 175 | . 125 | . 175 | . 125 | . 175 |
| L1 | . 150 |  | . 150 |  | . 150 |  | . 150 |  | . 150 |  | . 150 |  |
| 0 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 |
| 5 | . 020 | . 080 | . 020 | . 080 | . 020 | . 080 | . 020 | . 080 | . 030 | . 080 | . 030 | . 080 |
| S1 | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  |
| ANGLE (DEG) | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{*}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |


| $\begin{gathered} \text { DWG \# } \\ \# \text { OF } \operatorname{LEADS}(N) \end{gathered}$ | $\begin{aligned} & \mathrm{D} 24-2 \\ & 24(600 \mathrm{MIL}) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { D28-1 } \\ & 28(600 \mathrm{MIL}) \\ & \hline \end{aligned}$ |  | $\begin{gathered} 040-1 \\ 40(600 \mathrm{MIL}) \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 090 | . 200 | . 090 | . 200 | . 160 | . 220 |
| b | . 014 | . 023 | . 015 | . 020 | . 015 | . 020 |
| b1 | . 038 | . 065 | . 045 | . 060 | . 045 | . 060 |
| C | . 008 | . 015 | . 008 | . 013 | . 008 | . 012 |
| D | 1.230 | 1.290 | 1.440 | 1.490 | 2.020 | 2.070 |
| E | . 500 | . 560 | . 510 | . 545 | . 510 | . 545 |
| E1 | . 590 | ,620 | . 590 | . 620 | . 590 | 620 |
| e | . 100 BSC |  | . 100 BSC |  | .100 ESC |  |
| L | . 125 | . 200 | . 125 | . 200 | . 125 | . 200 |
| L1 | . 150 |  | . 150 |  | . 150 |  |
| Q | . 015 | . 060 | . 020 | . 060 | . 020 | . 060 |
| 5 | . 030 | . 080 | . 030 | . 080 | . 030 | . 080 |
| S1 | . 005 |  | . 005 |  | . 005 |  |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{*}$ | $0^{\circ}$ | $15^{\circ}$ |

28-40 PIN CERDIP (WIDE BODY)

|  | $\begin{aligned} & \text { D28-2 } \\ & 28 \text { (WDE BODY) } \end{aligned}$ |  | $\begin{gathered} \text { D32-1 } \\ 32 \text { (WDE BODY) } \end{gathered}$ |  | D40-240 (MDE BODY) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 090 | 200 | . 120 | 210 | 160 | . 222 |
| b | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 |
| b1 | . 045 | . 060 | . 038 | . 065 | . 045 | . 060 |
| C | . 008 | . 013 | . 008 | . 015 | . 008 | . 012 |
| D | 1.440 | 1.490 | 1.625 | 1.675 | 2.020 | 2.070 |
| E | . 570 | . 600 | . 570 | . 600 | . 570 | . 600 |
| E1 | . 590 | . 620 | . 590 | . 620 | . 590 | . 620 |
| e | . 100 ESC |  | . 100 BSC |  | 100 BSC |  |
| L | . 125 | . 200 | . 125 | . 200 | . 125 | . 200 |
| L1 | . 150 |  | . 150 |  | . 150 |  |
| Q | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 |
| S | . 030 | . 080 | . 030 | . 080 | . 030 | . 080 |
| S1 | . 005 |  | . 005 |  | . 005 |  |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{*}$ | $15^{\circ}$ |

## DUAL IN-LINE PACKAGES (Continued)

20-28 PIN SIDEBRAZE (300 MIL)


NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.


| $\begin{gathered} C 20-1 \\ 20(300 \mathrm{MIL}) \end{gathered}$ |  | $\begin{gathered} \mathrm{CL2-1} \\ 22(300 \mathrm{MIL}) \end{gathered}$ |  | $\begin{gathered} \mathrm{C24-1} \\ 24(300 \mathrm{MIL}) \end{gathered}$ |  | $\begin{gathered} \mathrm{C28-1} \\ 28(300 \mathrm{MIL}) \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| . 100 | 200 | 100 | 200 | 100 | 200 | . 100 | 200 |
| , 014 | 023 | . 014 | . 023 | . 014 | 023 | . 014 | . 023 |
| 038 | , 060 | 030 | 060 | 038 | 060 | 030 | . 060 |
| ,008 | 015 | 008 | . 015 | 008 | . 015 | . 008 | 015 |
| . 970 | 1.060 | 1.040 | 1.120 | 1.180 | 1.230 | 1.380 | 1.420 |
| 220 | , 310 | 260 | 310 | 220 | . 310 | 220 | 310 |
| . 290 | . 320 | . 290 | . 320 | 290 | . 320 | 290 | 320 |
| 100 BSC |  | 100 BSC |  | 100 BSC |  | 100 BSC |  |
| 125 | 200 | 125 | 200 | . 125 | 200 | . 125 | 200 |
| . 150 |  | . 150 |  | . 150 |  | . 150 |  |
| 015 | . 060 | 015 | . 060 | , 015 | . 060 | 015 | 060 |
| , 030 | . 065 | 030 | 065 | . 030 | . 065 | . 030 | 065 |
| , 005 |  | , 005 |  | . 005 |  | 005 |  |
| , 005 |  | ,005 |  | . 005 |  | 005 |  |

## DUAL IN-LINE PACKAGES (Continued)

## 28-48 PIN SIDEBRAZE (400 MIL)



NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.

| $\begin{aligned} & \text { DWG \# } \\ & \text { \# } \mathrm{DF} \text { LEADS }(\mathrm{N}) \end{aligned}$ | $\begin{gathered} \mathrm{C} 28-2 \\ 28(400 \mathrm{MIL}) \end{gathered}$ |  | $\begin{aligned} & C 32-2 \\ & (400 \mathrm{MIL}) \\ & \hline \end{aligned}$ |  | $\begin{gathered} C 48-1 \\ 48(400 \mathrm{MIL}) \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 090 | . 200 | . 090 | . 200 | . 085 | . 190 |
| 10 | . 014 | . 023 | . 014 | . 023 | . 014 | . 023 |
| b1 | . 030 | . 060 | . 030 | . 060 | . 030 | . 060 |
| C | . 008 | . 014 | . 008 | . 014 | . 008 | . 014 |
| D | 1.380 | 1.420 | 1.580 | 1.640 | 1.690 | 1.730 |
| E | , 380 | . 420 | . 380 | . 410 | . 380 | . 410 |
| E1 | . 390 | . 420 | . 350 | . 420 | . 390 | . 420 |
| e | . 100 BSC |  | . 100 BSC |  | . 070 BSC |  |
| L | . 100 | . 175 | . 100 | . 175 | ,125 | . 175 |
| L1 | . 150 |  | . 150 |  | . 150 |  |
| Q | . 030 | . 060 | . 030 | . 060 | . 030 | . 060 |
| S | . 030 | . 065 | . 030 | . 065 | . 030 | . 065 |
| S1 | . 005 |  | . 005 |  | . 005 |  |
| S2 | . 005 |  | . 005 |  | . 005 |  |

## DUAL IN-LINE PACKAGES (Continued)

## 24-68 PIN SIDEBRAZE (600 MIL)



68 PIN DPTIDN


NOTES:
[1] ALL DIMENSIONS ARE IN INCHES UNLESS OTHER

| $\begin{gathered} \text { DWG \# } \\ \# \text { UF LEADS } \\ \hline \end{gathered}$ | $\begin{gathered} \text { C24-2 } \\ 24(600 \text { MIL }) \end{gathered}$ |  | $\begin{gathered} \text { C28-3 } \\ 28(600 \mathrm{MIL}) \end{gathered}$ |  | $\begin{aligned} & C 32-1 \\ & (600 \mathrm{MIL}) \end{aligned}$ |  | $40^{\mathrm{C} 40-1}\left(600^{\mathrm{MIL})}\right.$ |  | $\begin{gathered} \text { C48-2 } \\ 48 \text { ( } 600 \text { MIL) } \end{gathered}$ |  | $\begin{gathered} C 68-1 \\ 68(600 \mathrm{MIL}) \\ \hline \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAXX |
| A | . 100 | 190 | 100 | . 190 | . 100 | 190 | , 100 | 190 | . 100 | 190 | . 100 | 190 |
| b | , 015 | . 022 | . 015 | . 022 | . 015 | . 022 | . 015 | . 022 | . 015 | . 022 | . 015 | . 022 |
| 61 | 040 | . 060 | . 040 | . 060 | . 040 | , 060 | . 040 | 060 | 040 | 060 | 040 | 060 |
| C | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | 012 | . 008 | . 012 | . 008 | . 012 |
| D | 1.180 | 1.230 | 1.380 | 1,420 | 1.580 | 1.640 | 1,980 | 2.030 | 2,370 | 2,430 | 2,380 | 2,440 |
| E | 575 | 610 | . 580 | , 610 | . 580 | , 610 | . 580 | 610 | 550 | . 610 | 580 | 610 |
| E1 | 590 | . 620 | . 590 | . 620 | . 590 | . 620 | . 590 | . 620 | . 590 | . 620 | . 590 | . 620 |
| e | 100 | BSC | 100 | BSC | 100 | SC | 100 | SC | 100 | BSC | 070 | BSC |
|  | .125 | 175 | . 125 | 175 | 125 | . 175 | 125 | . 175 | , 125 | . 175 | 125 | 175 |
| 11 | 150 |  | 150 |  | . 150 |  | , 150 |  | . 150 |  | 150 |  |
| Q | 030 | . 060 | , 030 | 060 | . 030 | . 060 | 1030 | , 060 | 030 | , 060 | , 030 | . 060 |
| 5 | . 030 | . 065 | . 030 | . 065 | . 030 | . 065 | . 030 | . 065 | . 030 | . 065 | . 030 | . 065 |
| SI | 005 |  | . 005 |  | , 005 |  | . 005 |  | 005 |  | 005 |  |
| S2 | 010 |  | . 010 |  | , 010 |  | , 010 |  | . 005. |  | . 005 |  |

## DUAL IN-LINE PACKAGES (Continued)

64 PIN SIDEBRAZE ( 900 MIL )


NOTES
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.


## DUAL IN-LINE PACKAGES (Continued)

## 64 PIN TOPBRAZE ( 900 ML )



NDTESI
[1] ALL DIMENSIDNS ARE IN INCHES, UNLESS DTHERWISE STATED. [2] BSC - BASIC PIN SPACING BETWEEN CENTERS.

| DWG \# \# DF LEADS (N) | $\begin{gathered} \text { C64-2 } \\ 64 \text { ( } 900 \mathrm{MIL} \text { ) } \end{gathered}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 120 | 180 |
| $b$ | 015 | . 021 |
| b1 | . 040 | . 060 |
| $C$ | , 009 | , 012 |
| D | 3.165 | 3,235 |
| E | . 785 | , 815 |
| E1 | . 885 | 915 |
| e | 100 BSC |  |
| L | 125 | 175 |
| Li | . 150 |  |
| $Q$ | , 030 | 060 |
| S | . 030 | . 065 |
| SI | . 005 |  |
| S2 | , 005 |  |

## PLASTIC PIN GRID ARRAY

## 68-208 PIN PGA (CAVITY UP)



NOTES:

1. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
2. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS.
3. DIM "A" INCLUDES BOTH THE PKG BODY \& THE LID. IT DOES NOT INCLUDE HEATSINK OR OTHER ATTACHED FEATURES.
4. PIN DIAMETER "C" EXCLUDES SOLDER DIP OR OTHER LEAD FINISH.
5. PIN TIPS MAY HAVE RADIUS OR CHAMFER.

| DWG No. |  | 8-2 |  | 4-2 | PG 2 | 8-2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF PINS (N) |  | PIN |  |  | 208 | PIN |
| SYMBOLS | MiN | MAX | MIN | MAX | MIN | MAX |
| A | . 115 | . 160 | . 115 | . 160 | . 115 | . 160 |
| C | . 016 | . 020 | . 016 | . 020 | . 016 | . 020 |
| D | 1.140 | 1.180 | 1.140 | 1.180 | 1.740 | 1.780 |
| D1 | 1.000 BSC |  | 1.000 BSC |  | 1.600 BSC |  |
| E | 1.140 | 1.180 | 1.140 | 1.180 | 1.740 | 1.780 |
| E1 | 1.000 BSC |  | 1.000 BSC |  | 1.600 BSC |  |
| - | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  |
| L | . 100 | . 160 | . 100 | . 160 | . 100 | . 160 |
| M | 11 |  | 11 |  | 17 |  |
| Q | . 040 | . 070 | . 040 | . 070 | . 040 | . 070 |

68 PIN PGA (CAVITY UP)


NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFED.
${ }^{2}$ BSC - BASIC PIN SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA. MATRIX SIZE.
[4] SYMBOL "N" REPRESENTS THE NUMBER OF PINS.

| $\begin{gathered} \text { DWG \# } \\ \text { ND. DF LEADS } \end{gathered}$ | $\begin{gathered} \text { G68-1 } \\ \text { 68-LEADS } \end{gathered}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 070 | . 145 |
| ¢ ${ }^{\text {B }}$ | . 016 | . 020 |
| ${ }_{6}$ BI |  | . 080 |
| ¢ B 2 | . 040 | . 050 |
| D | 1.140 | 1.180 |
| D1 | 1.000 BSC |  |
| E | 1.140 | 1.180 |
| E1 | 1.000 BSC |  |
| e | 100 BSC |  |
| h | . 055 | . 085 |
| J | , 015 | . 025 |
| L | . 120 | . 140 |
| N | 68 |  |
| Q | . 040 | . 060 |
| M | 11 |  |

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY UP)


NOTES:
1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
BSC - BASIC PIN SPACING BETWEEN CENTERS.
3. SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE
[4] SYMBOL "N" REPRESENTS THE NUMBER OF PINS.

| $\begin{aligned} & \text { DWG \# } \\ & \text { ND, DF LEADS } \end{aligned}$ | $\begin{gathered} \text { G84-1 } \\ \text { 84-LEADS } \end{gathered}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 070 | . 145 |
| ¢ ${ }^{\text {B }}$ | . 016 | . 020 |
| $\phi_{\text {B1 }}$ | . 060 | . 080 |
| ¢BC | . 040 | . 060 |
| D | 1.180 | 1.235 |
| D1 | 1.100 BSC |  |
| E | 1.180 | 1.235 |
| E1 | 1.100 BSC |  |
| e | . 100 BSC |  |
| h |  |  |
| J |  |  |
| L | 120 | . 140 |
| N | 84 |  |
| Q | . 040 | . 060 |
| M | 12 |  |

## PIN GRID ARRAYS (Continued)

108 PIN PGA (CAVITY UP)


NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
[4] SMBOL "N" REPRESENTS THE NUMBER OF PINS.

| $\begin{gathered} \text { DWG \# } \\ \text { ND. DF LEADS } \end{gathered}$ | $\begin{gathered} \text { G108-1 } \\ \text { 108-LEADS } \end{gathered}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 070 | . 145 |
| \%B | .016 | . 020 |
| ¢ ${ }^{\text {BI }}$ |  | . 080 |
| ¢ 8 B | 040 | 060 |
| I | 1,188 | 1.212 |
| D1 |  | BSC |
| $E$ | 1.188 | 1.212 |
| E1 | 1.1 | BSC |
| e |  | BSC |
| h |  |  |
| J |  |  |
| L | .120 | 140 |
| N |  |  |
| Q | . 040 | . 060 |
| M |  |  |

## PIN GRID ARRAYS (Continued)

144 PIN PGA (CAVITY UP)


TOP VEW


NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE STATED. BSC - BASIC PIN SPACING BETWEEN CENTERS.
SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS.
5. INDEX MARK INDICATES APPROX LOCATION.

EXTRA PIN (D-4) ELECTRICALLY CONNECTED TO D-3.

| $\begin{aligned} & \text { DWG \# } \\ & \text { NO. OF EEADS } \end{aligned}$ | $\begin{gathered} \text { G144-2 } \\ \text { 144-LEADS } \end{gathered}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 082 | . 125 |
| 6 B | . 016 | . 020 |
| ¢ $\square_{1}$ | 060 | . 080 |
| \$ 82 | 040 | . 060 |
| D | 1.559 | 1590 |
| D1 | 1.400 BSC |  |
| $E$ | 1.559 | 1.530 |
| E1 | 1.400 BSC |  |
| e | 100BSC |  |
| L | . 120 | . 140 |
| (NOTE 6) N | 145 |  |
| Q | . 040 | . 060 |
| M | 15 |  |

## PIN GRID ARRAYS (Continued)

208 PIN PGA (CAVITY UP)


NOTES:
[1] ALI DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
$2]$ BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE.
4] SMMBOL "N" REPRESENTS THE NUMBER OF PINS.

| $\begin{gathered} \text { DWG "\# } \\ \text { ND. DF LEADS } \end{gathered}$ | $\begin{gathered} \text { G208-1 } \\ 208-L E A D S \end{gathered}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 070 | . 145 |
| 68 | . 016 | .020 |
| 681 |  | . 080 |
| 6BP | . 040 | . 060 |
| D | 1.732 | 1,780 |
| D1 | 1.600 BSC |  |
| E | 1.732 | 1.780 |
| EI | 1.600 BSC |  |
| e | 100 BSC |  |
| h |  |  |
| Ј |  |  |
| T | . 125 | 140 |
| N | 208 |  |
| Q | . 040 | . 060 |
| M | 17 |  |

## PIN GRID ARRAYS (Continued)

68 PIN PGA (CAVITY DOWN)


NOTES:
[1] ALI DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFED.
2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
3. SMMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
[4] SMMBOL " N " REPRESENTS THE NUMBER OF PINS.

| $\begin{aligned} & \text { DWG \# } \\ & \text { ND. DF LEADS } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { G68-2 } \\ & \text { 68-LEADS } \end{aligned}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 077 | . 095 |
| Q B | . 016 | . 020 |
| ¢ $\mathrm{Bl}^{1}$ | . 060 | . 080 |
| ¢ $\mathrm{B}^{\text {P }}$ | . 040 | . 060 |
| D | 1.098 | 1.12ट |
| 11 | 1,000 BSC |  |
| F | 1.098 | 1.122 |
| E1 | -1,000 BSC |  |
| e | 100 BSC |  |
| L | 120 | 140 |
| N | 68 |  |
| Q | 025 | 060 |
| M |  |  |

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVTTY DOWN)


NOTES:
1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
3. SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE.
[4] SYMBOL "N" REPRESENTS THE NUMBER OF PINS.

| ND. DF LEADS | $\begin{gathered} \text { G84-2 } \\ 84-L E A D S \end{gathered}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 077 | . 095 |
| C $B$ | 016 | 020 |
| ¢ $\mathrm{Bl}^{1}$ | -060 | 080 |
| ¢ $\square^{2}$ | . 040 | 060 |
| D | 1.180 | 1.235 |
| 11 | 1.100 BSC |  |
| E | 1.180 | 1.235 |
| El | 1.100 BSC |  |
| e | 100 BSC |  |
| L | . 100 | 140 |
| N | 84 |  |
| Q1 | . 025 | 060 |
| M |  |  |

## PIN GRID ARRAYS (Continued)

## 144 PIN PGA (CAVITY DOWN)



NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
3. SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE
[4] SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS.

| $\begin{aligned} & \text { DWG \# } \\ & \text { ND. DF LEADS } \end{aligned}$ | $\begin{gathered} \text { G144-1 } \\ \text { 144-LEADS } \end{gathered}$ |  |
| :---: | :---: | :---: |
| $\cdots$ | MIN | MAX |
| A | 082 | 100 |
| ¢ $\square^{\text {B }}$ | 016 | 022 |
| ¢ B1 | . 060 | 080 |
| $\triangle \mathrm{BP}$ | 040 | 060 |
| D | 1.559 | 1590 |
| 11 | 1,400 BSC |  |
| E | 1.559 | 1590 |
| E1 | - 1.400 BSC |  |
| e | 100 BSC |  |
| L | .120 | 140 |
| N | 144 |  |
| Q1 | 025 | 060 |
| M |  |  |

## SMALL OUTLINE IC

16-28 PIN SMALL OUTLINE (GULL WING)


NaTESI
[1] ALL DIMENSIDNS ARE IN INCHES, UNLESS aTHERWISE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] D \& E DD NDT INCLUDE MDLD FLASH OR PRDTRUSIDNS.
[4] FIRMED LEADS SHALL BE PLANAR WITH RESPECT
TI DNE ANDTHER WITHIN .004* AT THE SEATING PLANE.

| DWG \# | S016-1 |  | S018-1 |  | S020-2 |  | S024-2 |  | S[24-3 |  | S028-2 |  | Sa28-3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# DF LDS ${ }^{\text {en }}$, |  | LD | 18 | LD |  | LD | 24 |  | 24 |  | 28 ¢ | 300\%) | 28 ¢ | $\left.330^{\prime \prime}\right)$ |
| SYMBLL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 | . 110 | . 120 | . 095 | . 1043 | . 110 | 120 |
| Al | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 014 |
| B | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 | . 014 | . 018 | . 014 | . 020 | . 014 | . 019 |
| C | . 0091 | . 0125 | . 0091 | . 0125 | . 0091 | . 0125 | . 0091 | . 0125 | . 0091 | . 0125 | . 0091 | . 0125 | . 006 | . 010 |
| D | . 403 | . 413 | . 447 | . 462 | . 497 | . 511 | . 600 | . 614 | . 620 | . 630 | . 700 | . 712 | . 718 | . 728 |
| e | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC |
| E | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 340 | . 350 |
| h | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 | . 012 | . 020 | . 010 | . 020 | . 012 | . 020 |
| H | . 400 | . 419 | . 400 | . 419 | . 400 | . 419 | . 400 | . 419 | . 406 | . 419 | . 400 | . 419 | . 462 | . 478 |
| L | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 | . 028 | . 045 | . 018 | . 045 | . 028 | . 045 |
| $\alpha$ | $0^{\circ}$ | $8{ }^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ | $0 \cdot$ | $8^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

## SMALL OUTLINE IC (Continued)

20-28 PIN SMALL OUTLINE (J-BEND)


NDTESI

1. DI \& E1 DI NDT INCLUDE MILD FLASH OR PROTRUSIONS.
2. FIRMED LEADS SHALL BE PLANAR WITH RESPECT TI ONE ANDTHER WITHIN .004' AT THE SEATING PLANE,
3. D1 \& E1 INCLUDE MDLD MISMATCH \& ARE DETERMINED at the parting line.

| DWG \# | SO20-1 |  | SO24-4 |  | SO28-4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 LD (.300") | 24 LD $\left(.300^{\prime \prime}\right)$ |  | 28 LD (.350 $)$ |  |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .120 | .140 | .130 | .148 | .130 | .148 |
| A1 | .090 | .094 | .082 | .095 | .082 | .095 |
| B | .026 | .030 | .026 | .032 | .026 | .032 |
| B1 | .014 | .020 | .015 | .020 | .016 | .020 |
| C | .007 | .011 | .007 | .011 | .007 | .011 |
| D1 | .500 | .512 | .620 | .630 | .720 | .730 |
| E | .336 | .347 | .335 | .345 | .380 | .390 |
| E1 | .292 | .299 | .295 | .305 | .345 | .355 |
| E2 | .262 | .272 | .260 | .280 | .310 | .330 |
| e | .050 | BSC | .050 | BSC | .050 | BSC |
| h | .010 R | .012 | .020 | .012 | .020 |  |

## PLASTIC LEADED CHIP CARRIERS

20-84 PIN PLCC


NDTESI
[1] ALL DIMENSIUNS ARE IN INCHES, UNLESS $]^{2} H E R W I S E ~ S T A T E D$.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] D \& E DU NDT INCLUDE MDLD FLASH $\square R$ PRDTRUSIDNS.
[4] FIRMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANDTHER WITHIN .004' AT THE SEATING PLANE.
[5] ND \& NE = \# LEADS IN D \& E DIRECTIDNS

| DWG.\# | J20-1 |  | J28-1 |  | J44-1 |  | J52-1 |  | J68-1 |  | J84-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# DF LDS | 20 |  | 28 |  | 44 |  | 52 |  | 68 |  | 84 |  |
| SYMBIL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 |
| A1 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 |
| B | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | 026 | . 032 | . 026 | . 032 |
| b1 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | 013 | . 021 | 013 | . 021 |
| C | . 020 | . 040 | . 020 | . 040 | 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 |
| C1 | . 008 | . 012 | . 008 | . 012 | 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 |
| D | . 385 | . 395 | , 485 | . 495 | . 685 | . 695 | . 785 | . 795 | 985 | . 995 | 1.185 | 1.195 |
| D1 | . 350 | . 356 | . 450 | . 456 | . 650 | . 656 | . 750 | . 756 | 950 | . 956 | 1.150 | 1.156 |
| D2/E2 | . 290 | . 330 | 390 | . 430 | . 590 | . 630 | . 690 | . 730 | 890 | . 930 | 1.090 | 1.130 |
| D3/E3 | . 200 | REF | . 300 | REF | . 500 | REF | . 600 | REF | . 800 | REF | 1,000 | REF |
| E | . 385 | . 395 | . 485 | . 495 | . 685 | . 695 | . 785 | . 795 | 985 | . 995 | 1.185 | 1.195 |
| E1 | . 350 | . 356 | . 450 | . 456 | . 650 | . 656 | . 750 | , 756 | . 950 | . 956 | 1.150 | 1.156 |
| e | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC |
| ND/NE | 5 | 5 | 7 | 7 |  | 1 |  | 3 | 17 |  | 2 | 1 |

## PLASTIC LEADED CHIP CARRIERS (Continued)

32 PIN PLCC


NDTES,
[1] ALL DIMENSIDNS ARE IN INCHES, UNLESS ITHERWISE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] D \& E DO NDT INCLUDE MDLD FLASH QR PROTRUSIONS.
[4] FDRMED LEADS SHALL BE PLANAR WITH RESPECT TD ZNE ANDTHER WITHIN .004’ AT THE SEATING PLANE,
[5] ND \& NE = \# LEADS IN D \& E DIRECTIDNS RESPECTIVELY.

| DWG \# |
| :---: |
| \# DF LDS |
| SYMBDL |
| $A$ |
| $A 1$ |
| $B$ |
| $b 1$ |
| $C$ |
| $C 1$ |
| $D$ |
| $D 1$ |
| $D 2$ |
| $D 3$ |
| $E$ |
| $E 1$ |
| $E 2$ |
| $E 3$ |
| $e$ |
| $N D / N E$ |


| $J 32-1$ |  |
| :---: | :---: |
| 32 |  |
| MIN | MAX |
| .120 | .140 |
| .075 | .095 |
| .026 | .032 |
| .013 | .021 |
| .015 | .040 |
| .008 | .012 |
| .485 | .495 |
| .449 | .453 |
| .390 | .430 |
| .300 | $R E F$ |
| .585 | .595 |
| .549 | .553 |
| .490 | .530 |
| .400 | $R E F$ |
| .050 | BSC |
| 7 | 9 |



NDTES
[1] ALL DIMENSIDNS ARE IN INCHES, UNLESS $\square$ THERWISE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] $N D=N E$ - NUMBER DF LEADS PER SIDE.

| DWG \# DF PINS ( | $\begin{gathered} {[20-2} \\ 20 \end{gathered}$ |  | $\begin{gathered} \hline 28-1 \\ 28 \end{gathered}$ |  | L44-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 064 | . 100 | . 064 | . 100 | . 064 | . 120 |
| A1 | . 054 | . 068 | . 054 | . 077 | . 054 | . 088 |
| B1 | 022 | . 028 | 022 | . 028 | . 222 | 028 |
| B2 | 022 | . 041 | , 022 | . 047 | . 022 | . 041 |
| 0 | 342 | 358 | 442 | . 458 | . 640 | . 660 |
| D1 | ,075 REF |  | . 075 REF |  | . 075 REF |  |
| D2 | . 20 | BSC | . 300 | BSC | . 500 BSC |  |
| D4 |  | . 358 |  | . 458 |  | . 560 |
| D5 | 250 REF |  | 350 REF |  | .550 REF |  |
| E | 342 | . 358 | 442 | 458 | 640 | . 660 |
| E1 | . 075 REF |  | . 075 REF |  | . 075 REF |  |
| E2 | 20 | SC | . 30 | BSC | 50 | C |
| E4 |  | . 358 |  | 458 |  | . 560 |
| E5 | 250 REF |  | 350 REF |  | . 550 REF |  |
| a | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| h | . 040 R REF |  | . 040 REF |  | . 040 REF |  |
| 1 | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 045 | 055 | . 045 | . 055 |
| L2 | . 077 | . 093 | . 077 | 093 | . 077 | . 093 |
| N | 20 |  | 28. |  | 44 |  |
| ND | 5 |  | 7 |  | 11 |  |

## LEADLESS CHIP CARRIERS (Continued)

```
48-68 PIN LCC (SQUARE)
```

| $\begin{aligned} & \text { DWG \#\# (N) } \\ & \angle O F I E A D S \text {. } \end{aligned}$ |
| :---: |
| A |
| A1 |
| B1 |
| B2 |
| D |
| D1 |
| D2 |
| D4 |
| D5 |
| E |
| E1 |
| E2 |
| E4 |
| E5 |
| ${ }^{\circ}$ |
| h |
| 1 |
| 12 |
| N |
| NO |


| $\begin{aligned} & 148-1 \\ & 48\left(.040^{\prime \prime}\right) \end{aligned}$ | $\begin{array}{r} \hline 52-1 \\ \quad 52 \\ \hline \end{array}$ |  | $\begin{array}{r} \hline \text { L68-2 } \\ 68 \end{array}$ |  | $\begin{aligned} & \frac{168-1}{} 68\left(.025^{\prime \prime}\right) \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIN MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| . 055 . 120 | . 061 | . 087 | . 082 | . 098 | 065 | . 098 |
| . 045 - 090 | . 051 | . 077 | . 072 | . 088 | 055 | , 075 |
| .017 .023 | . 022 | . 028 | . 022 | . 028 | . 010 | . 014 |
| . 017 - 033 | . 022 | . 041 | . 022 | . 055 | . 008 | . 024 |
| . 554 - 572 | . 739 | . 761 | . 938 | . 962 | . 554 | . 566 |
| 060 REF | 075 REF |  | . 075 REF |  | 080 REF |  |
| 440 BSC | 600 BSC |  | 800 | 3SC | 400 | BSC |
| . 546 | (650 REF |  |  | . 862 |  | . 535 |
| 480 REF |  |  | . 850 REF |  | 430 REF |  |
| . 554 | 739 | . 761 | 938 | , 962 | . 554 | . 566 |
| 060 REF | . 075 REF |  | . 075 REF |  | O80 REF |  |
| 440 BSC | . 600 BSC |  | . 800 BSC |  | 400 | BSC |
| 546 |  | . 661 |  | , 862 |  | . 535 |
| 480 REF | . 650 REF |  | 850 REF |  | 430-REF |  |
| . 040 BSC | . 050 BSC |  | .050 BSC |  | . 025 BSC |  |
| . 012 RADIUS | . 040 REF |  |  |  | . 040 REF |  |
| . 020 REF | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| .033 .047 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| . 077 - 1.093 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 |
| 48 | 52 |  | 68 |  | 68 |  |
|  |  |  | 17 |  |  |  |

LEADLESS CHIP CARRIERS (Continued)

20-24 PIN LCC (RECTANGULAR)

[1] ALL DIMENSIONS ARE IN INCHES, UNLESS DTHERWISE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.
[3] ND $=$ \# LEADS DN ' $\mathrm{D}^{\prime}$ SIDE
[4] $\mathrm{NE}=$ \# LEADS DN 'E' SIDE


## LEADLESS CHIP CARRIERS (Continued)

## 28-32 PIN LCC (RECTANGULAR)


[1] ALL DIMENSIINS ARE IN inches, UNLESS dTHERWISE STATED.
[2] bSC - basic pin spacing between centers.
[3] ND = \# LEADS ' CN ' $\mathrm{D}^{\prime}$ SIDE
[4] $\mathrm{NE}=$ \# LEADS $\mathrm{ON}{ }^{\prime} E$ ' SIDE

| $\begin{aligned} & \text { DWG \# } \\ & \text { \# DF } \mathrm{NEADS} \end{aligned}$ | L28-2 | L32-1 |
| :---: | :---: | :---: |
|  | MIN MAX | MIN MAX |
| A | . 060 - 12.20 | . 060 - 120 |
| A1 | . 050 - 088 | . 050 - |
| B1 | . 022 - 028 | . 022 - 028 |
| B2 | . 022 - 041 | .022- |
| D | . $342-358$ | 442 $\quad .458$ |
| D1 | . 075 REF | . 075 REF |
| D2 | 200 BSC | 300 BSC |
| D4 | , 358 | - $1+458$ |
| D5 | 250 REF | 350 REF |
| T | 540 | $540 \sim .560$ |
| EI | ${ }^{.075}$ REF | .075 REF |
| E2 | 400 BSC | 400 BSC |
| E4 | 1.558 | 1.558 |
| ES | 450 REF | . 450 REF |
| e | . 050 BSC | . 050 BSC |
| n | . 040 REF | . 040 REF |
|  | . 02 CO REF | . 020 REF |
| L | .045 .055 | .045 .055 |
| L2 | . 017 - 1.093 | . $017 \quad .093$ |
| N | $\frac{28}{5}$ | 32 |
| NE | 9 | 9 |

## CERPACKS

## 16-28 LEAD CERPACK



NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE STATED.
[2] BSC - BASIC PIN SPACING BETWEEN CENTERS.

| DWG \# \# OF LEADS (N) | $\begin{gathered} \text { E16-1 } \\ 16 \text { LEADS } \end{gathered}$ |  | $\begin{aligned} & \text { E20-1 } \\ & \text { 20-LEADS } \end{aligned}$ |  | $\begin{gathered} \text { E24-1 } \\ 24-\text { LEADS } \end{gathered}$ |  | $\begin{gathered} \text { E28-1 } \\ 28-L E A D S \end{gathered}$ |  | $\begin{gathered} \text { E2B-2 } \\ 28-L E A D S \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 045 | . 085 | . 045 | . 092 | . 045 | . 090 | . 045 | . 115 | . 045 | . 090 |
| b | . 015 | 019 | 015 | . 019 | 015 | . 019 | . 015 | . 019 | . 015 | . 019 |
| $C$ | 003 | 006 | . 003 | . 006 | 003 | . 006 | .003 | 009 | 003 | . 006 |
| D |  | . 440 |  | . 540 |  | . 640 |  | . 740 |  | 740 |
| E | 245 | . 285 | . 245 | . 300 | . 300 | 420 | . 460 | . 520 | . 340 | . 380 |
| E1 |  | 305 |  | . 305 | . | 440 |  | . 550 |  | 400 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| K | . 008 | . 015 | . 008 | . 015 | . 008 | . 015 | . 008 | . 015 | . 008 | . 015 |
| L | 250 | 370 | . 250 | 370 | . 250 | 370 | . 250 | 370 | 250 | 370 |
| $Q$ | . 026 | . 040 | . 026 | . 040 | . 026 | . 040 | . 026 | . 045 | . 026 | . 045 |
| 5 |  | . 045 |  | . 045 |  | . 045 |  | . 045 |  | . 045 |
| S1 | . 005 |  | . 005 |  | . 005 |  | . 000 |  | . 005 |  |
|  |  |  |  |  |  |  |  |  |  |  |

68 LEAD (STRAIGHT LEADS)

[1] ALL DIMENSIDNS ARE IN INCHES, UNLESS DTHERWISE STATED. [2] BSC - BASIC PIN SPACING BETWEEN CENTERS.

| DWG \# <br> No. DF LD | $\begin{array}{r} \text { CQ68-1 } \\ 68 \mathrm{LD} \\ \hline \end{array}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 120 | . 140 |
| b | . 008 | . 013 |
| C | . 0045 | . 008 |
| D | . 922 | 1.080 |
| D1 | . 460 | . 500 |
| D3 | . 400 REF |  |
| e | . 025 BSC |  |
| E | . 922 | 1.080 |
| E1 | . 460 | . 500 |
| E3 | . 400 REF |  |
| L | . 200 | . 300 |

84 LD (J-BEND)


NOTES:
[1] ALL DIMENSIINS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED. [2] BSC - BASIC PIN SPACING BETWEEN CENTERS.

| \# पF LEADS | $84^{\text {CQ84-1 }} \text {-LEADS }$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | . 155 | . 200 |
| A1 | . 090 | . 120 |
| B | . 026 | . 032 |
| bl | . 017 | . 021 |
| c | , 006 | . 010 |
| D / E | 1.170 | 1.180 |
| D1/E1 | 1.138 | 1.162 |
| D2 / E2 | . 548 | . 568 |
| D3 / E3 | 1.000 REF |  |
| e | . 050 BSC |  |
| N | 84 |  |

## FLATPACKS

## 20-28 LEAD FLATPACK



NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE STATED. [2] BSC - BASIC PIN SPACING BETWEEN CENTERS.

| $\begin{array}{\|c\|} \hline \text { DWG } \\ \text { OE LEADS }(N) \\ \hline \end{array}$ | $\begin{gathered} \text { F20-1 } \\ 20-L E A D S \end{gathered}$ |  |  |  | $\begin{gathered} \text { F24-1 } \\ 24-L \text { FADS } \end{gathered}$ |  | $\begin{gathered} \text { F28-1 } \\ 28-1 F A D S \end{gathered}$ |  | $\begin{gathered} F 28-2 \\ 28-1 F A D S \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 045 | . 092 | . 045 | . 092 | . 045 | . 090 | . 045 | 090 | . 045 | . 115 |
| b | . 015 | . 019 | . 015 | . 019 | . 015 | . 019. | . 015 | . 019 | . 015 | , 019 |
| C | . 003 | . 007 | . 003 | . 006 | . 003 | . 007 | . 004 | . 007 | . 003 | . 009 |
| D |  | 490 |  | 490 |  | . 640 | . 710 | , 740 |  | 740 |
| E | . 340 | . 360 | 245 | . 303 | . 360 | . 420 | 480 | . 520 | 460 | . 520 |
|  |  |  |  |  |  |  |  |  |  |  |
| E2 | . 130 |  | . 130 |  | . 180 |  | 180 |  | . 180 |  |
| E3 | . 030 |  | . 030 |  | . 030 |  | . 040 |  | . 030 |  |
| e | . 05 | BSC | . 05 | BSC | 050 | BSC | 050 | ESC | 05 | 3SC |
| K | . 006 | . 015 | . 008 | . 015 |  |  |  |  | . 008 | 015 |
| 1 | 250 | 370. | . 250 | 370 | 250 | 370 | . 250 | . 370 | . 250 | 370 |
| 0 | 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 026 | . 045 |
| S |  | . 045 |  | . 045 |  | . 045 |  | . 045 |  | . 045 |
| S1 | . 005 |  | . 005 |  | . 005 |  | , 005 |  | . 000 |  |

## FLATPACKS (Continued)

48-64 LEAD QUAD FLATPACK


NOTES:
[1] ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE STATED.
[2] BSC - bASIC PIN SPACING BETWEEN CENTERS.

| $\begin{aligned} & \text { DWG } \\ & \# \text { OF LEADS (N) } \end{aligned}$ | $\begin{gathered} F 48-1 \\ 48-L E A D S \end{gathered}$ |  | $\begin{gathered} \text { F64-1 } \\ 64-\text { LEADS } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | . 089 | . 108 | . 070 | . 090 |
| A1 | . 079 | . 096 | . 060 | . 078 |
| A2 | . 058 | , 073 | . 030 | . 045 |
| b | . 018 | . 022 | . 016 | . 020 |
| $C$ | . 008 | . 010 | . 009 | . 012 |
| 0 |  | . 750 | . 885 | . 915 |
| D1 | .100. REF |  | . 075 REF |  |
| D2 | . 550 BSC |  | 750 BSC |  |
| D3 |  | . 630 | . 505 | . 535 |
| $\theta$ | 050 BSC |  | 050 BSC |  |
| E |  | 750 | . 885 | . 915 |
| E1 | . 100 REF |  | . 075 REF |  |
| E2 | . 550 BSC |  | 750 BSC |  |
| E3 |  | . 630 | . 505 | . 535 |
| L | 350 | , 450 | 350 | 450 |
| ND ... | 12 |  | - 16 |  |
| NE | 12 |  | 16 |  |
|  |  |  |  |  |

## FLATPACKS (Continued)

172 LEAD QUAD FLATPACK


| DWG \# <br> \# DF LEADS | $\begin{aligned} & \text { F172-1 } \\ & \text { 172-LEADS } \end{aligned}$ |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A |  | . 130 |
| A1 |  | . 105 |
| B | . 006 | . 010 |
| C | . 004 | . 008 |
| D/E | 1.580 | 1.620 |
| D1/E1 | 1.135 | 1.165 |
| D2 / E2 | 1.050 BSC |  |
| D3 / E3 | 525 BSC |  |
| 2 | 025 BSC |  |
| L | . 220 | . 230 |
| N | 172 |  |
| ND | 43 |  |


DETAILA
(M1) 28-PIN SIDEBRAZE DIP

(M2) 32-PIN SIDEBRAZE DIP

(M4) 40-PIN SIDEBRAZE DIP

(M5) 40-PIN SIDEBRAZE DIP

(M3) 32-PIN SIDEBRAZE DIP

(M6) 40-PIN SIDEBRAZE DIP

(M7) 40-PIN SIDEBRAZE DIP

(M8) 44-PIN FR-4 DIP

(M9) 48-PIN CERAMIC DIP

(M10) 58-PIN SIDEBRAZE DIP

(M11) 60-PIN CERAMIC DIP


## (M12) 64-PIN SIDEBRAZE DIP


(M13) 64-PIN CERAMIC DIP

(M14) 28-PIN FR-4 SIP

(M15) 30-PIN FR-4 SIP

(M16) 36-PIN FR-4 SIP

(M17) 40-PIN FR-4 SIP

(M18) 43-PIN FR-4 SIP


FRONT VIEW

(M19) 28-PIN CERAMIC SIP

(M20) 30-PIN CERAMIC SIP

(M21) 40-PIN CERAMIC SIP

(M22) 36-PIN CERAMIC DUAL SIP

(M23) 88-PIN CERAMIC DUAL SIP


PIN NO. 1
(M24) 40-PIN FR-4 ZIP

(M25) 92-PIN FR-4 QIP

(M26) 100-PIN FR-4 QIP

(M27) 108-PIN FR-4 QIP

(M28) 120-PIN FR-4 QIP

(M29) 128-PIN FR-4 QIP


## (M30) 164-PIN FR-4 QIP



## (M31) 92-PIN CERAMIC QIP


(M32) 128-PIN CERAMIC QIP


Integrated Device Technology, Inc. has sales representatives and distributors covering each geographic area. Contact the nearest IDT Area Sales Office for the number of the local IDT sales office in your reglon. Integrated Device Technology Area Sales Offices are located in:

## BOSTON

\#2 Westboro Business Park 200 Friberg Parkway Suite 4002
Westboro, MA 01581
Tel.: (508) 898-9266
FAX: (508) 898-9106

## CHICAGO

1375 E. Woodfield Road Suite 380
Schaumburg, IL. 60173
Tel.: (312) 517-1262
TWX: (910) 651-1910
FAX: (312) 517-1269

## LOS ANGELES

1570 Brookhollow Drive
Suite 208
Santa Ana, CA 92705
Tel: (714) 641-0601
EasyLink: 62909903
FAX: (714) 641-0855

## SANTA CLARA

2975 Stender Way
Santa Clara, CA 95052
Tel.: (408) 492-8350
FAX: (408) 748-1290

## JAPAN

U.S. Bldg. 201

1-6-15 Hirakawa-Cho,
Chiyoda-Ku
Tokyo 102, Japan
Tel.: 011-81-3-221-9821
FAX: 011-81-3-221-9824

* European Headquarters

GERMANY
Steinsdorfstrasse 19/1
8000 Munich 22
West Germany
Tel.: 011-49-89-228-5071
TLX: 841-5214056
FAX: 011-49-89-228-5491

## FRANCE

15 Rue du Buisson aux Fraises
91300 Massey, France
Tel.: 011-33-1-69-30-89-00
TLX: 631606F
FAX: 011-33-1-69-30-56-57

## Integrated Device Technolozy

## 3236 Scott Boulevard, Santa Clara, CA 95054-3090

(408) 727-6116 FAX: (408) 492-8674


[^0]:    * Including scope and jig.

[^1]:    * Including scope and jig.

[^2]:    * Including scope and jig.

[^3]:    $H=$ High, L = Low

[^4]:    *inputs Signals are for Semaphore Flags set and test (Write and Read) operations

[^5]:    *Inputs Signals are for Semaphore Flags set and test (Write and Read) operations

[^6]:    Standard Power
    Low Power
    $128 \mathrm{~K}(8 \mathrm{~K} \times 16)$ Dual-Port RAM

[^7]:    *IDT7252 Only

    + IDT72520 Only

[^8]:    
    $\nabla=$ Exclusive $O R$
    $I=1$ to $6\left(\right.$ for $Q_{6-1}$ )
    $I=9$ to 14 (for $Q_{14-9}$ )

[^9]:    NOTES:

    1. A"-" means the delay path does not exist.
    2. An "*" means the output may be enabled or disabled by the Input; refer to functlon table.
    3. Thls specification is not tested.
[^10]:    $H=$ High Voltage Level
    L = Low Voltage Level
    X = Don't care

[^11]:    H = High voltage level
    $\mathrm{L}=$ Low voltage level
    X = Don't care

[^12]:    $H=$ High voltage level
    $L=$ Low voltage level
    $X=$ Don't care
    $Z=$ High-impedance (OFF) state

[^13]:    $\mathrm{H}=$ High voltage level
    L = Low voltage level
    $\mathrm{X}=$ Don't care
    $Z=$ High-impedance (OFF) state

[^14]:    'FCT623T is the non-inverting option.

[^15]:    $H=$ High voltage leve
    L = Low voltage level
    Z = High-impedance (OFF) state

[^16]:    4. This parameter is guaranteed but not tested.
[^17]:    H = HIGH Voltage Level
    L = LOW Voltage Level
    h = HIGH Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
    I = LOW Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
    $X=$ Immaterial

[^18]:    H = HIGH Voltage Level
    $\mathrm{L}=$ LOW. Voltage Level
    $\mathrm{X}=$ Don't Care
    $z=$ High Impedance

[^19]:    * Before LEAB LOW-to-HIGH Transition
    $H=H I G H$ Voltage Level
    L = LOW Voltage Level
    $X=$ Immaterial
    A-to-B data flow shown: B-to-A flow control is the same, except using $\overline{C E B A}, \overline{L E B A}$ and $\overline{O E B A}$

[^20]:    CEMOS is a trademark of Integrated Device Technology, Inc.

[^21]:    * Including scope and jig.

[^22]:    *d: Deration due to additional load. 1 ns per 25pF.

