yOOg VIVG SOWO ヨONVWYO=IZヨd HOIH

## HIGH PERFORMANCE CMOS DATA BOOK

Integrated
Device
Technology

## Technology/Capabilities

Static RAM MICROSLICE"'

Digital Signal Processing (DSP)
Logic
Data Conversion
Subsystems Modules
General Product Information

## HIGH-SPEED CMOS DATA BOOK

## CONTENTS OVERVIEW

This book has been organized into sections by product families, with additional sections providing numerous aids to assist in a better understanding of our high-performance CMOS devices. These include descriptions of IDT's commitment to providing the highest levels of technology, quality and service in the industry; our CEMOS ${ }^{\text {TM }}$ and surface mount technologies; facilities and capabilities; product selector guides; article reprints; application and technical notes; quality flows and testing; package-related data and ordering information. Two separate indexes have also been provided to ensure ease of use of this data book. One is organized by product line and function within the product line; the other is a numerical index. As a further aid, industry cross reference guides are provided by product family.
Three different types of data sheets are contained in this book:
ADVANCE INFORMATION - Contain initial descriptions for products that are in development, including features, pinouts and block diagrams.
PRELIMINARY - Contain minimum and maximum limits, based upon initial device characterization, which are subject to change upon full characterization over the specified supply and temperature range.
FINAL - Contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.
New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative or call our factory at 1-800-IDT-CMOS to determine latest device specifications, package types and product availability.

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights, or other rights, of Integrated Device Technology, Inc.

## LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
[^0]
## TABLE OF CONTENTS

CONTENTS PAGE
Contents Overview ..... i
Disclaimer
Life Support Policy
Table of Contents
Alphanumeric Listing by Product Line ..... ii
Numerical Index ..... vi
Product Selector Guides ..... X
Cross Reference Guides
Static RAM ..... xix
MICROSLICE ${ }^{\text {TM }}$ ..... xxii
DSP ..... xxiii
Technology/Capabilities
IDT. . . Leading the CMOS Future ..... 1-1
IDT Leading Edge CEMOS Technology ..... 1-2
Radiation Hardened Technology ..... 1-5
Surface Mount Technology ..... 1-5
State-of-the-Art Facilities and Capabilities ..... 1-6
Superior Quality and Reliability ..... 1-7
Static RAMs
IDT6116A 16K (2Kx8) Static RAM ..... 2-1
IDT6167A 16K (16Kx1) Static RAM ..... 2-8
IDT6168A 16K (4Kx4) Static RAM ..... 2-15
IDT71256 256K (32Kx8) Static RAM ..... 2-23
IDT71257 256K (256Kx1) Static RAM ..... 2-25
IDT71258 256K (64Kx4) Static RAM ..... 2-27
IDT7130/40 8K (1Kx8) Dual-Port Static RAM ..... 2-29
IDT7132/42 16K (2Kx8) Dual-Port Static RAM ..... 2-41
IDT71322 16K (2Kx8) Dual-Port Static RAM ..... 2-51
IDT7133/43 32K (2Kx16 \& 4Kx8) Dual-Port Static RAM ..... 2-53
IDT7134 32K (4Kx8) Dual-Port Static RAM ..... 2-55
IDT71341 32K (4Kx8) Dual-Port Static RAM ..... 2-57
IDT7164 64K (8Kx8) Static RAM ..... 2-59
IDT7165 64K (8Kx8) Static RAM ..... 2-67
IDT71681A/82A 16K (4Kx4) Static RAM ..... 2-73
IDT7174 64K (8Kx8) Static RAM ..... 2-82
IDT7187 64K (64Kx1) Static RAM ..... 2-89
IDT7188 64K (16Kx4) Static RAM ..... 2-95
IDT7198 64K (16Kx4) Static RAM ..... 2-101
IDT71981/82 64K (16Kx4) Static RAM ..... 2-108
Ordering Information ..... 2-115
MICROSLICE ${ }^{\text {Tw }}$ (Bit-Slice Microprocessors)
IDT39C01C/D/E 4-Bit Microprocessor Slice ..... 3-1
IDT39C02A Carry Lookahead Generator ..... 3-12
IDT39C03A/B 4-Bit Microprocessor Slice ..... 3-15
IDT39C09A/B 4-Bit Sequencer ..... 3-47
IDT39C10B/C 12-Bit Sequencer ..... 3-61
IDT39C11A/B 4-Bit Sequencer ..... 3-47

## TABLE OF CONTENTS (CONT'D)

CONTENTS ..... PAGE
MICROSLICETM (Cont'd.)
IDT39C203/A 4-Bit Microprocessor Slice ..... 3-71
IDT39C60 16-Bit Cascadeable E.D.C ..... 3-73
IDT39C705A/B 16x4 Register File Extension ..... 3-99
IDT39C707/A 16x4 Register File Extension ..... 3-99
DT49C25 Microcycle Length Controller ..... 3-101
DT49C401/A 16-Bit Microprocessor Slice ..... 3-103
IDT49C402/A 16-Bit Microprocessor Slice ..... 3-113
IDT49C403/A 16-Bit Microprocessor Slice ..... 3-124
DT49C404 32-Bit Microprocessor Slice ..... 3-126
IDT49C410/A 16-Bit Sequencer ..... 3-128
IDT49C460/A 32-Bit Cascadeable E.D.C ..... 3-138
Ordering Information ..... 3-157
Digital Signal Processing (DSP)
IDT7201A/02A 512x9 \& 1024x9 Half-Full Flag FIFO ..... 4-1
IDT7201/02 512x9 \& 1024x9 Parallel In-Out FIFO ..... 4-11
IDT7203/04 2Kx9 \& 4Kx9 Parallel In-Out FIFO ..... 4-21
IDT72064/65 64-Bit Floating Point ..... 4-31
IDT7209 $12 \times 12$ Parallel Multiplier-Accumulator ..... 4-35
IDT7210/43 $16 \times 16$ Parallel Multiplier-Accumulator ..... 4-42
IDT72103/04 2 Kx 9 \& 4 Kx 9 Half-Full Flag FIFO ..... 4-50
IDT7212/13 $12 \times 12$ Parallel Multiplier ..... 4-52
IDT7216/17 16x16 Parallel Multiplier ..... 4-61
IDT72264/65 64-Bit Floating Point ..... 4-71
IDT72401/02/03/04 $64 \times 4$ \& 64x5 Parallel In-Out FIFO ..... 4-75
DT72413 Parallel 64x5 FIFO ..... 4-77
Ordering Information ..... 4-78
Logic
IDT39C821 10-Bit Non-inverting Register ..... 5-1
IDT39C822 10-Bit Inverting Register ..... 5-1
IDT39C823 9-Bit Non-inverting Register ..... 5-1
IDT39C824 9-Bit Inverting Register ..... 5-1
IDT39C825 8-Bit Non-inverting Register ..... 5-1
IDT39C826 8-Bit Inverting Register ..... 5-1
DT39C841 10-Bit Non-inverting Latch ..... 5-7
IDT39C842 10-Bit Inverting Latch ..... 5-7
IDT39C843 9-Bit Non-inverting Latch ..... 5-7
IDT39C844 9-Bit Inverting Latch ..... 5-7
IDT39C845 8-Bit Non-inverting Latch ..... 5-7
IDT39C846 8-Bit Inverting Latch ..... 5-7
IDT39C861 10-Bit Non-inverting Transceiver ..... 5-13
IDT39C862 10-Bit Inverting Transceiver ..... 5-13
IDT39C863 9-Bit Non-inverting Transceiver ..... 5-13
IDT39C864 9-Bit Inverting Transceiver ..... 5-13
IDT49C818 Octal Register with SPC ${ }^{\text {m }}$ ..... 5-18
IDT54/74AHCT138 1-of-8 Decoder ..... 5-20
IDT54/74AHCT139 Dual 1-of-4 Decoder ..... 5-24
IDT54/74AHCT161/163 Synchronous Binary Counter ..... 5-27
IDT54/74AHCT182 Carry Lookahead Generator ..... 5-31
IDT54/74AHCT191 Up/Down Binary Counter ..... 5-35
IDT54/74AHCT193 Up/Down Binary Counter ..... 5-39
IDT54/74AHCT240 Octal Buffer ..... 5-43
IDT54/74AHCT244 Octal Buffer ..... 5-47

## TABLE OF CONTENTS (CONT’D)

CONTENTS PAGE
Logic (CONT'D.)
IDT54/74AHCT245 Octal Bidirectional Transceiver ..... 5-50
IDT54/74AHCT273 Octal D Flip-Flop ..... 5-53
IDT54/74AHCT299 Universal Shift Register ..... 5-57
IDT54/74AHCT373 Octal Transparent Latch ..... 5-61
IDT54/74AHCT374 Octal D Flip-Flop ..... 5-65
IDT54/74AHCT377 Octal D Flip-Flop ..... 5-69
IDT54/74AHCT521 8-Bit Comparator ..... 5-73
IDT54/74AHCT533 Octal Transparent Latch ..... 5-76
IDT54/74AHCT534 Octal D Flip-Flop ..... 5-80
IDT54/74AHCT573 Octal Transparent Latch ..... 5-84
IDT54/74AHCT574 Octal D Register ..... 5-88
IDT54/74AHCT640 Octal Bidirectional Transceiver ..... 5-92
IDT54/74AHCT645 Octal Bidirectional Transceiver ..... 5-95
IDT54/74FCT138/A 1-of-8 Decoder ..... 5-98
IDT54/74FCT139/A Dual 1-of-4 Decoder ..... 5-102
IDT54/74FCT161/163/A Synchronous Binary Counter ..... 5-105
IDT54/74FCT182/A Carry Lookahead Generator ..... 5-109
IDT54/74FCT191/A Up/Down Binary Counter ..... 5-113
IDT54/74FCT193/A Up/Down Binary Counter ..... 5-117
IDT54/74FCT240/A Octal Buffer ..... 5-121
IDT54/74FCT244/A Octal Buffer ..... 5-125
IDT54/74FCT245/A Octal Bidirectional Transceiver ..... 5-129
IDT54/74FCT273/A Octal D Flip-Flop ..... 5-133
IDT54/74FCT299/A Octal Universal Shift Register ..... 5-137
IDT54/74FCT373/A Octal Transparent Latch ..... 5-141
IDT54/74FCT374/A Octal D Flip-Flop ..... 5-145
IDT54/74FCT377/A Octal D Flip-Flop ..... 5-149
IDT54/74FCT521/A 8-Bit Comparator ..... 5-153
IDT54/74FCT533/A Octal Transparent Latch ..... 5-156
IDT54/74FCT534/A Octal D Flip-Flop ..... 5-160
IDT54/74FCT573/A Octal Transparent Latch ..... 5-164
IDT54/74FCT574/A Octal D Register ..... 5-168
IDT54/74FCT640/A Octal Bidirectional Transceiver ..... 5-172
IDT54/74FCT645/A Octal Bidirectional Transceiver ..... 5-176
IDT54/74FCT821B 10-Bit Non-inverting Register ..... 5-180
IDT54/74FCT822B 10-Bit Inverting Register ..... 5-180
IDT54/74FCT823B $\quad 9-$ Bit Non-inverting Register ..... 5-180
IDT54/74FCT824B 9-Bit Inverting Register ..... 5-180
IDT54/74FCT825B 8-Bit Non-inverting Register ..... 5-180
IDT54/74FCT826B 8-Bit Inverting Register ..... 5-180
IDT54/74FCT841B 10-Bit Non-inverting Latch ..... 5-186
IDT54/74FCT842B 10-Bit Inverting Latch ..... 5-186
IDT54/74FCT843B 9 -Bit Non-inverting Latch ..... 5-186
IDT54/74FCT844B 9-Bit Inverting Latch ..... 5-186
IDT54/74FCT845B $\quad 8$-Bit Non-inverting Latch ..... 5-186
IDT54/74FCT846B 8-Bit Inverting Latch ..... 5-186
IDT54/74FCT861B 10-Bit Non-inverting Transceiver ..... 5-192
IDT54/74FCT862B 10-Bit Inverting Transceiver ..... 5-192
IDT54/74FCT863B 9-Bit Non-inverting Transceiver ..... 5-192
IDT54/74FCT864B 9-Bit Inverting Transceiver ..... 5-192
IDT54/74AHCT/FCT Family Test Circuits and Waveforms ..... 5-197
Ordering Information ..... 5-198

# TABLE OF CONTENTS (CONT'D) 

## CONTENTS

Data Conversion
IDT75C18/28Ordering Information
Subsystems Modules
IDT7MP624IDT7M134/135IDT7M136/137IDT7M144/145IDT7M203/204IDT7M205/206
IDT7M624
IDT7M656
IDT7M812/912
IDT7M824
IDT7M856
IDT7M864/8M864
IDT8MP624/612
IDT8MP656/628
IDT8MP824
IDT8M624/612IDT8M656/628IDT8M824
IDT8M856Ordering Information
8-Bit 125 MHz Video DAC ..... 6-16-31 Megabit ( $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$ ) Plastic Static RAM Module7-1
64K ( $8 \mathrm{~K} \times 8$ ) \& 128K (16Kx8) Dual-Port RAM Module ..... 7-3
128K (16Kx8) \& 256K (32Kx8) Dual-Port RAM Module ..... 7-13
64K ( $8 \mathrm{~K} x 8$ ) \& 128K (16Kx8) Slave Dual-Port RAM Module ..... 7-15
2 Kx 9 \& 4 Kx 9 Parallel In-Out FIFO ..... 7-18
$8 \mathrm{Kx9}$ \& 16Kx9 Parallel In-Out FIFO ..... 7-28
1 Megabit ( $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$ ) Static RAM Module ..... 7-29
256K ( $16 \mathrm{~K} \times 16,32 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 4$ ) Static RAM Module ..... 7-35
512 K ( $64 \mathrm{~K} x 8$ or $64 \mathrm{~K} x 9$ ) Static RAM Module ..... 7-41
1 Megabit ( 128 Kx 8 ) Static RAM Module ..... 7-46
256K (32Kx8) Static RAM Module ..... 7-49
64K (8Kx8) Static RAM Module ..... 7-55
512K (32Kx16) Plastic Static RAM Module ..... 7-60
256K (16Kx16) \& 128K (8Kx16) Plastic Static RAM Module ..... 7-62
1 Megabit (128Kx8) Plastic Static RAM Module ..... 7-64
1 Megabit ( 64 Kx 16 ) \& 512K (32Kx16) Static RAM Module ..... 7-66
256K (16Kx16) \& 128K (8Kx16) Static RAM Module ..... 7-68
1 Megabit (128Kx8) Static RAM Module ..... 7-75
256K (32Kx8) Static RAM Module ..... 7-77
General Product Information
Application Notes
AN-01 Understanding the IDT7201/02 FIFO ..... 8-1
AN-02 Dual-Port RAMs Simplify Communication in Computer Systems ..... 8-9
AN-03 Trust Your Data with a High-Speed CMOS 16-, 32- or 64-Bit EDC ..... 8-19
AN-04 High-Speed CMOS TTL-Compatible Number-Crunching Elements for Fixed and Floating Point Arithmetic ..... 8-27
AN-05 Separate I/O RAMs Increase Speed and Reduce Part Count ..... 8-33
AN-06 16-Bit CMOS Slices-New Building Blocks Maintain Microcode Compatibility Yet Increase Performance ..... 8-38
AN-07 Cache Tag RAM Chips Simplify Cache Memory Design ..... 8-44
Tech Note Using Two Chip Selects on the IDT7198 ..... 8-53
Article ReprintsCMOS Logic with Bipolar-enhanced I/O Rivals Fast TTL Gates8-55
High-density Modules Suit Military Applications ..... 8-61
High-speed FIFOs Contend with Widely Differing Data Rates ..... 8-67
16x16-Bit Multipliers Fabricated in CMOS Rival the Speed of Bipolars ..... 8-71
Quality Conformance Program
Commitment to Quality ..... 8-76
Summary Plastic Processing Flow ..... 8-77
Summary of Monolithic Hermetic Product Processing Flow ..... 8-83
Improved Tolerance of Integrated Device Technology Products for High-Radiation Environments ..... 8-90
System Considerations in the Testing of Fast CMOS Devices ..... 8-92
Thermal Performance Data of Integrated Device Technology Packages ..... 8-93
Package Diagram Outlines ..... 8-95
General Ordering Information ..... 8-113
Factory Direct Offices, Domestic and International Representatives, Authorized Distributors ..... 8-114

## NUMERIC TABLE OF CONTENTS

PART \# ..... PAGE
39C01C/D/E 4-Bit Microprocessor Slice ..... 3-1
39C02A Carry Lookahead Generator ..... 3-12
39C03A/B 4-Bit Microprocessor Slice ..... 3-15
39C09A/B 4-Bit Sequencer ..... 3-47
12-Bit Sequencer ..... 3-61
39C10B/C
4-Bit Sequencer ..... 3-47
39C203/A 4-Bit Microprocessor Slice ..... 3-71
39C60
39C705A/B16-Bit Cascadeable E.D.C.3-7339C707/A16x4 Register File Extension3-99
39C82116x4 Register File Extension3-99
10-Bit Non-inverting Register ..... 5-1
39 C 822 10-Bit Inverting Register ..... 5-1
39C823
9-Bit Non-inverting Register5-1
39C824 $9-$ Bit Inverting Register ..... 5-1
39C825 8-Bit Non-inverting Register ..... 5-1
39C826 8-Bit Inverting Register ..... 5-1
39 C 841 10-Bit Non-inverting Latch ..... 5-7
39C842 10-Bit Inverting Latch ..... 5-7
39 C 843 9 -Bit Non-inverting Latch ..... 5-7
39C844 9-Bit Inverting Latch ..... 5-7
39C845 8-Bit Non-inverting Latch ..... 5-7
39C846
8-Bit Inverting Latch ..... 5-7
39C861 10-Bit Non-inverting Transceiver ..... 5-13
39 C 86210-Bit Inverting Transceiver5-13
39 C 863
9-Bit Non-inverting Transceiver ..... 5-13
39C864 9-Bit Inverting Transceiver ..... 5-13
49C25Microcycle Length Controller3-101
49C401/A 16-Bit Microprocessor Slice ..... 3-103
49C402/A 16-Bit Microprocessor Slice ..... 3-113
49C403/A 16-Bit Microprocessor Slice ..... 3-124
49C40432-Bit Microprocessor Slice3-126
49C410/A 16-Bit Sequencer ..... 3-128
49C460/A 32-Bit Cascadeable E.D.C ..... 3-138
49 C 81854/74AHCT138
Octal Register with SPC ${ }^{\text {TM }}$ ..... 5-18
1-of-8 Decoder ..... 5-20
54/74AHCT139 Dual 1-of-4 Decoder ..... 5-24
Synchronous Binary Counter ..... 5-27
54/74AHCT161
Synchronous Binary Counter ..... 5-27
54/74AHCT163
Carry Lookahead Generator ..... 5-31
54/74AHCT191 Up/Down Binary Counter ..... 5-35
54/74AHCT193 Up/Down Binary Counter ..... 5-39
54/74AHCT240 Octal Buffer ..... 5-43
54/74AHCT2445-47
54/74AHCT245 Octal Bidirectional Transceiver ..... 5-50
54/74AHCT273 Octal D Flip-Flop ..... 5-53
54/74AHCT299 Universal Shift Register ..... 5-57
54/74АНСТ373 Octal Transparent Latch ..... 5-61
54/74АНСТ374 Octal D Flip-Flop ..... 5-65
54/74AHCT377 Octal D Flip-Flop ..... 5-69
54/74AHCT521 8-Bit Comparator ..... 5-73
54/74AHCT533 Octal Transparent Latch ..... 5-76
54/74AHCT534 Octal D Flip-Flop ..... 5-80
54/74AHCT573 Octal Transparent Latch ..... 5-84

## NUMERIC TABLE OF CONTENTS (CONT'D)

PART \# ..... PAGE
54/74AHCT574 Octal D Register ..... 5-88
54/74AHCT640 Octal Bidirectional Transceiver ..... 5-92
54/74AHCT645 Octal Bidirectional Transceiver ..... 5-95
54/74FCT138/A 1-of-8 Decoder ..... 5-98
54/74FCT139/A Dual 1-of-4 Decoder ..... 5-102
54/74FCT161/A Synchronous Binary Counter ..... 5-105
54/74FCT163/A Synchronous Binary Counter ..... 5-105
54/74FCT182/A Carry Lookahead Generator ..... 5-109
54/74FCT191/A Up/Down Binary Counter ..... 5-113
54/74FCT193/A Up/Down Binary Counter ..... 5-117
54/74FCT240/A Octal Buffer ..... 5-121
54/74FCT244/A Octal Buffer ..... 5-125
54/74FCT245/A Octal Bidirectional Transceiver ..... 5-129
54/74FCT273/A Octal D Flip-Flop ..... 5-133
54/74FCT299/A Octal Universal Shift Register ..... 5-137
54/74FCT373/A Octal Transparent Latch ..... 5-141
54/74FCT374/A Octal D Flip-Flop ..... 5-145
54/74FCT377/A Octal D Flip-Flop ..... 5-149
54/74FCT521/A 8-Bit Comparator ..... 5-153
54/74FCT533/A Octal Transparent Latch ..... 5-156
54/74FCT534/A Octal D Flip-Flop ..... 5-160
54/74FCT573/A Octal Transparent Latch ..... 5-164
54/74FCT574/A Octal D Register ..... 5-168
54/74FCT640/A Octal Bidirectional Transceiver ..... 5-172
54/74FCT645/A Octal Bidirectional Transceiver ..... 5-176
54/74FCT821B 10-Bit Non-inverting Register ..... 5-180
54/74FCT822B 10-Bit Inverting Register ..... 5-180
54/74FCT823B 9-Bit Non-inverting Register ..... 5-180
54/74FCT824B 9-Bit Inverting Register ..... 5-180
54/74FCT825B 8-Bit Non-inverting Register ..... 5-180
54/74FCT826B 8-Bit Inverting Register ..... 5-180
54/74FCT841B 10-Bit Non-inverting Latch ..... 5-186
54/74FCT842B 10-Bit Inverting Latch ..... 5-186
54/74FCT843B 9-Bit Non-inverting Latch ..... 5-186
54/74FCT844B 9-Bit Inverting Latch ..... 5-186
54/74FCT845B 8-Bit Non-inverting Latch ..... 5-186
54/74FCT846B 8-Bit Inverting Latch ..... 5-186
54/74FCT861B 10-Bit Non-inverting Transceiver ..... 5-192
54/74FCT862B 10-Bit Inverting Transceiver ..... 5-192
54/74FCT863B 9-Bit Non-inverting Transceiver ..... 5-192
54/74FCT864B 9-Bit Inverting Transceiver ..... 5-192
6116A16K (2Kx8) Static RAM2-1
6167A ..... 2-8
16K (16K×1) Static RAM
6168A ..... 2-15
7130 ..... 2-29
8K (1Kx8) Dual-Port Static RAM
7132 ..... 2-41
7133 16K (2Kx8) Dual-Port Static RAM ..... 2-53
7134 32K (4Kx8) Dual-Port Static RAM ..... 2-55
7140 8K (1Kx8) Slave Dual-Port Static RAM ..... 2-29
7142 16K (2Kx8) Slave Dual-Port Static RAM ..... 2-41
7143 32K $2 \mathrm{~K} \times 16$ Slave Dual-Port Static RAM ..... 2-53
7164 ..... 2-59
64K ( $8 \mathrm{~K} \times 8$ ) Static RAM
7165 ..... 2-67

# NUMERIC TABLE OF CONTENTS (CONT’D) 

PART \# ..... PAGE
7174 64K (8Kx8) Static RAM ..... 2-82
7187 64K (64Kx1) Static RAM ..... 2-89
7188
7198
72017201A64K (16Kx4) Static RAM2-95
64K (16Kx4) Static RAM ..... 2-101
512x9 Parallel In-Out FIFO ..... 4-11
$512 \times 9$ Half-Full Flag FIFO ..... 4-1
1024x9 Parallel In-Out FIFO ..... 4-1172031024x9 Half-Full Flag FIFO4-1
72042048Kx9 Parallel In-Out FIFO4-21
4096Kx9 Parallel In-Out FIFO ..... 4-21
$12 \times 12$ Parallel Multiplier-Accumulator ..... 4-35
16x16 Parallel Multiplier-Accumulator ..... 4-42
$12 \times 12$ Parallel Multiplier ..... 4-52
$12 \times 12$ Parallel Multiplier ..... 4-52
$16 \times 16$ Parallel Multiplier ..... 4-61
16x16 Parallel Multiplier ..... 4-61
16x16 Parallel Multiplier-Accumulator ..... 4-42
256K (32Kx8) Static RAM ..... 2-23
256K (256Kx1) Static RAM ..... 2-25
256K (64Kx4) Static RAM ..... 2-27
16K (2Kx8) Dual-Port Static RAM ..... 2-51
32K (4Kx8) Dual-Port Static RAM ..... 2-57
16K (4Kx4) Static RAM ..... 2-73
16K (4Kx4) Static RAM ..... 2-73
64K (16Kx4) Static RAM ..... 2-108
64K (16Kx4) Static RAM ..... 2-108
64-Bit Floating Point Multiplier ..... 4-31
64-Bit Floating Point ALU ..... 4-31
2084Kx9 Half-Full Flag FIFO ..... 4-50
4096Kx9 Half-Full Flag FIFO ..... 4-50
64-Bit Floating Point Multiplier ..... 4-71
64-Bit Floating Point ALU ..... 4-71
64x4 Parallel In-Out FIFO ..... 4-75
64x5 Parallel In-Out FIFO ..... 4-75
64x4 Parallel In-Out FIFO ..... 4-75
64x5 Parallel In-Out FIFO ..... 4-75
Parallel 64x5 FIFO ..... 4-77
8-Bit 125MHz Video DAC ..... 6-1
8-Bit 125MHz Video DAC ..... 6-1
75 C 28
1 Megabit ( $64 \mathrm{Kx} 16,128 \mathrm{Kx} 8$ or 256 Kx 4 ) Plastic Static RAM Module ..... 7-1
7MP624
64K (8Kx8) Dual-Port RAM Module ..... 7-3
7M134
128K (16Kx8) Dual-Port RAM Module ..... 7-3 ..... 7-3
7
128K (16Kx8) Dual-Port RAM Module ..... 7-13
7M137 256K (32Kx8) Dual-Port RAM Module ..... 7-13
7M144 64K (8Kx8) Slave Dual-Port RAM Module ..... 7-15
7M145 128K (16Kx8) Slave Dual-Port RAM Module ..... 7-15
7M203 2Kx9-Bit Parallel In-Out FIFO ..... 7-18
7M204 4Kx9-Bit Parallel In-Out FIFO ..... 7-18
7M205 8Kx9-Bit Parallel In-Out FIFO ..... 7-28
7M206 16Kx9-Bit Parallel In-Out FIFO ..... 7-28
7M624 1 Megabit ( $64 \mathrm{~K} x 16,128 \mathrm{Kx} 8$ or $256 \mathrm{~K} x 4$ ) Static RAM Module ..... 7-29
7M656 256K ( $16 \mathrm{~K} \times 16,32 \mathrm{Kx} 8$ or 64 Kx 4 ) Static RAM Module ..... 7-35
7M812 512K 64Kx8 Static RAM Module ..... 7-41
7M824 1 Megabit (128K×8) Static RAM Module ..... 7-46

## NUMERIC TABLE OF CONTENTS (CONT’D)

PART \# ..... PAGE
7M856 256K (32Kx8) Static RAM Module ..... 7-49
7M864 64K (8Kx8) Static RAM Module ..... 7-55
7M912 512K (64Kx8 or 64Kx9) Static RAM Module ..... 7-41
8MP612 512K (32Kx16) Plastic Static RAM Module ..... 7-60
8M612
8MP6248M6248MP6288M628512K (32Kx16) Static RAM Module7-66
1 Megabit (64Kx16) Plastic Static RAM Module ..... 7-60
1 Megabit ( $64 \mathrm{~K} \times 16$ ) Static RAM Module ..... 7-66
128K (8Kx16) Plastic Static RAM Module ..... 7-62
128K (8Kx16) Static RAM Module ..... 7-68
256K (16Kx16) Plastic Static RAM Module ..... 7-62
8MP6568M656
8MP824
8M824
8M856
7-68
256K (16Kx16) Static RAM Module
7-64
1 Megabit (128Kx8) Plastic Static RAM Module
7-75
1 Megabit (128Kx8) Static RAM Module7-77
8M864 ..... 7-55256K (32Kx8) Static RAM Module

## High-Speed CMOS MICROSLICE ${ }^{\text {™ }}$ Products

- CMOS microprogrammable bit-slice microprocessor family
- Meets or exceeds bipolar speeds and output drive at a small fraction of the power consumption
- Sequential letter suffix designates $20 \%-40 \%$ speed upgrade
- Instruction set/operation codes functionally identical to 2900 family
- IDT39C000 products are pin-compatible, performanceenhanced 2900 family replacements
- IDT49C000 products offer dramatically improved system performance through new innovative architectures
- Available in military and commercial temperature ranges
- Produced with advanced CEMOSTM high-performance technology

|  | Part Number | Description | Replaces | $\begin{gathered} \hline \text { Oper. Power } \\ \text { (mW) } \\ \text { Com'l. } \end{gathered}$ | (max) <br> Mil. | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| on <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 | IDT39C01C IDT39C01D IDT39C01E | 4-Bit $\mu \mathrm{P}$ Slice | Am2901B,C; Am29C01C; IDM2901A,-2; SFC2901B,C; CY7C901 | 105 | 165 | NOW | 3-1 |
|  | IDT39C03A IDT39C03B | 4-Bit $\mu$ P Slice | Am2903, SFC2903 | 265 | 330 | NOW | 3-15 |
|  | $\begin{aligned} & \text { IDT39C203 } \\ & \text { IDT39C203A } \end{aligned}$ | 4-Bit $\mu$ P Slice | Am29203 | 265 | 330 | NOW | 3-71 |
|  | $\begin{aligned} & \text { IDT49C401 } \\ & \text { IDT49C401A } \end{aligned}$ | 16-Bit $\mu \mathrm{P}$ Slice | IMI4X2901B | 660 | 825 | NOW | 3-103 |
|  | $\begin{aligned} & \text { IDT49C402 } \\ & \text { IDT49C402A } \end{aligned}$ | 16-Bit $\mu$ P Slice, Quad 2901 with 8 additional destination functions and a $64 \times 16$ dualport memory capacity | UNIQUE | 660 | 825 | NOW | 3-113 |
|  | $\begin{aligned} & \text { IDT49C403 } \\ & \text { IDT49C403A } \end{aligned}$ | 16-Bit $\mu$ P Slice, Quad 2903/ 29203 with $64 \times 16$ register file, 4 Q-registers, word/BYTE control, BYTE swap, cascadeable | UNIQUE | 660 | 825 | NOW | 3-124 |
|  | $\begin{aligned} & \text { IDT49C404 } \\ & \text { IDT49C404A } \end{aligned}$ | 32-Bit $\mu$ P Slice, 3-port device with 32 -Bit ALU, $64 \times 32$ register file, cascadeable funnel shifter, priority encoder, merge logic and mask generator | UNIQUE | 3500 | 4000 | Q4 '86 | 3-126 |
|  | IDT39C09A <br> IDT39C09B | 4-Bit Sequencer | Am2909A; CY7C909; SFC2909; LM2909 | 130 | 165 | NOW | 3-47 |
|  | IDT39C10B IDT39C10C | 12-Bit Sequencer with 33-Deep Stack | Am2910A; CY7C910; SFC2910; IDM2910 | 395 | 495 | NOW | 3-61 |
|  | $\begin{aligned} & \text { IDT39C11A } \\ & \text { IDT39C11B } \end{aligned}$ | 4-Bit Sequencer | Am2911A; CY7C911; SFC2911A; IDM2911A | 130 | 165 | NOW | 3-47 |
|  | $\begin{aligned} & \text { IDT49C410 } \\ & \text { IDT49C410A } \end{aligned}$ | 16-Bit Sequencer with 33-Deep Stack | UNIQUE | 395 | 495 | NOW | 3-128 |
|  | IDT39C705A IDT39C705B | $16 \times 4$ Register File Extension | Am29705A | 105 | 165 | NOW | 3-99 |
|  | $\begin{aligned} & \text { IDT39C707 } \\ & \text { IDT39C707A } \end{aligned}$ | $16 \times 4$ Register File Extension | Am29707 | 105 | 165 | NOW | 3-99 |
|  | $\begin{aligned} & \hline \text { IDT49C470 } \\ & \text { IDT49C470A } \\ & \hline \end{aligned}$ | $64 \times 16$ Register File | UNIQUE | - | - | Q4 '86 | * |
| O | IDT39C60 <br> IDT39C60-1 <br> IDT39C60A | 16-Bit Cascadeable Error Detection Correction Unit | Am2960-1,A; N2960 | 450 | 550 | NOW | 3-73 |
|  | $\begin{aligned} & \text { IDT49C460 } \\ & \text { IDT49C460A } \end{aligned}$ | 32-Bit Cascadeable Error Detection Correction Unit | UNIQUE | 500 | 690 | NOW | 3-138 |
|  | IDT39C02A | Carry Lookahead Generator | Am2902A | 30 | 30 | NOW | 3-12 |
|  | IDT49C25 | Clock Generator | Am2925 | 30 | 30 | NOW | 3-101 |

## High-Speed CMOS Static RAMs

- Extremely fast access times
- Low power consumption
- 2 V data retention battery backup on all low-power devices
- Three-state outputs
- 'M' type ceramic RAM modules are built with IDT monolithic RAMs in LCC packages surface mounted onto multi-layered, co-fired ceramic substrates using IDT's high-reliability vapor phase reflow soldering process
- 'MP' type commercial plastic modules are built using IDT monolithic RAMs in SMD plastic packages, surface mounted onto epoxy laminate (FR4) substrates

| Part Number | Description | Max. Mil. | eed (ns) Com'l. | Pow Oper. (mW) | typical) Standby ( $\mu \mathrm{W}$ ) | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT6116A | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ | 35 | 30 | 250 | 30 | NOW | 2-1 |
| IDT6120 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ with high-speed chip select (chip select access time) | 20 | 18 | 200 | - | Q4 '86 | * |
| IDT6167A | $16 \mathrm{~K}(16 \mathrm{~K} \times 1)$ | 20 | 15 | 200 | 10 | NOW | 2-8 |
| IDT6168A | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ | 25 | 20 | 225 | 10 | NOW | 2-15 |
| IDT6169 | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ with high-speed chip select (chip select access time) | 15 | 12 | 225 | - | Q4 '86 |  |
| IDT71681A | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ with separate data inputs and outputs; outputs track inputs during write mode | 25 | 20 | 225 | 10 | NOW | 2-73 |
| IDT71682A | $16 \mathrm{~K}(4 \mathrm{~K} \times 4)$ with separate data inputs and outputs; outputs in high impedance state during write mode | 25 | 20 | 225 | 10 | NOW | 2-73 |
| IDT7164 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ | 45 | 30 | 300 | 30 | NOW | 2-59 |
| IDT7165 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ with asynchronous clear and high-speed chip select | 45 | 30 | 300 | 30 | NOW | 2-67 |
| IDT7174 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ with cache address comparator, asynchronous clear and high-speed chip select | 45 | 35 | 300 | - | NOW | 2-82 |
| IDT7187 | $64 \mathrm{~K}(64 \mathrm{~K} \times 1)$ | 30 | 25 | 250 | 30 | NOW | 2-89 |
| IDT7188 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ | 30 | 25 | 300 | 30 | NOW | 2-95 |
| IDT7198 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ output enable $\overline{(\mathrm{OE})}$ and second chip select $\overline{\left(\mathrm{CS}_{2}\right)}$ for added system flexibility and memory control | 30 | 25 | 300 | 30 | NOW | 2-101 |
| IDT71981 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ with separate data inputs and outputs; outputs track inputs during write mode | 30 | 25 | 300 | 30 | NOW | 2-108 |
| IDT71982 | $64 \mathrm{~K}(16 \mathrm{~K} \times 4)$ with separate data inputs and outputs; outputs in high impedance state during write mode | 30 | 25 | 300 | 30 | NOW | 2-108 |
| IDT71256 | 256K (32K $\times 8$ ) | 55 | 45 | 350 | 100 | Q4 '86 | 2-23 |
| IDT71257 | 256K (256K $\times 1$ ) | 45 | 35 | 350 | 100 | Q1 '87 | 2-25 |
| IDT71258 | 256K (64K $\times 4$ ) | 45 | 35 | 350 | 100 | Q1 '87 | 2-27 |
| IDT7M864 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ RAM module with static RAM pinout | 75 | 65 | 325 | 80 | NOW | 7-55 |
| IDT8M864 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ RAM module with EPROM pinout | 75 | 65 | 325 | 80 | NOW | 7-55 |
| IDT8M628 | $128 \mathrm{~K}(8 \mathrm{~K} \times 16)$ RAM module with monolithic pinout | 60 | 50 | 750 | 750 | Q4 '86 | 7-68 |
| IDT8MP628 | $128 \mathrm{~K}(8 \mathrm{~K} \times 16)$ plastic SIP RAM module | - | 50 | 750 | 750 | NOW | 7-62 |
| IDT7M656 | $256 \mathrm{~K}(16 \mathrm{~K} \times 16,32 \mathrm{~K} \times 8,64 \mathrm{~K} \times 4)$ <br> RAM module - customer configurable organization | 35 | 25 | 2000 | 1500 | NOW | 7-35 |

## High-Speed CMOS Static RAMs (continued)

| Part Number | Description | Max Mil. | eed (ns) Com'l. |  | ypical) Standby $(\mu \mathrm{W})$ | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7M856 | $256 \mathrm{~K}(32 \mathrm{~K} \times 8$ ) RAM module with monolithic pinout | 55 | 50 | 950 | 1000 | NOW | 7-49 |
| IDT8M856 | $256 \mathrm{~K}(32 \mathrm{~K} \times 8$ ) RAM module with monolithic pinout (low-power) | 55 | 50 | 350 | 500 | NOW | 7-77 |
| IDT8M656 | $256 \mathrm{~K}(16 \mathrm{~K} \times 16)$ RAM module with monolithic pinout | 60 | 50 | 1000 | 1000 | Q4 '86 | 7-68 |
| IDT8MP656 | $256 \mathrm{~K}(16 \mathrm{~K} \times 16)$ plastic SIP RAM module | - | 50 | 1000 | 1000 | NOW | 7-62 |
| IDT7M812 | $512 \mathrm{~K}(64 \mathrm{~K} \times 8)$ RAM module offering maximum addressable memory required by 8 -bit MPs | 55 | 45 | 1800 | 900 | NOW | 7-41 |
| IDT7M912 | $512 \mathrm{~K}(64 \mathrm{~K} \times 9$ ) RAM module offering maximum addressable memory required by 8 -bit MPs | 55 | 45 | 1800 | 900 | NOW | 7-41 |
| IDT8M612 | $512 \mathrm{~K}(32 \mathrm{~K} \times 16)$ RAM module with monolithic pinout | 75 | 60 | 1000 | 300 | Q1 '87 | 7-66 |
| IDT8MP612 | $512 \mathrm{~K}(32 \mathrm{~K} \times 16)$ plastic SIP RAM module | - | 60 | 1000 | 300 | Q4 '86 | 7-60 |
| IDT7M624 | 1 Megabit ( $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$, $256 \mathrm{~K} \times$ 4) RAM module - customer configurable organization | 40 | 30 | 2000 | 1600 | NOW | 7-29 |
| IDT7MP624 | 1 Megabit $(64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$, $256 \mathrm{~K} \times 4$ ) plastic RAM module customer configurable organization | - | 30 | 2000 | 1600 | Q4 '86 | 7-1 |
| IDT8M824 | 1 Megabit ( $128 \mathrm{~K} \times 8$ ) RAM module with monolithic pinout | 75 | 60 | 500 | 150 | Q1 '87 | 7-75 |
| IDT8MP824 | 1 Megabit ( $128 \mathrm{~K} \times 8$ ) plastic SIP RAM module | - | 60 | 500 | 150 | Q4 '86 | 7-64 |
| IDT7M824 | 1 Megabit ( $128 \mathrm{~K} \times 8$ ) RAM module with registered buffered/latched addresses and I/Os | 75 | 65 | 950 | 1600 | NOW | 7-46 |
| IDT8M624 | 1 Megabit ( $64 \mathrm{~K} \times 16$ ) RAM module with monolithic pinout | 75 | 60 | 1000 | 300 | Q1 '87 | 7-66 |
| IDT8MP624 | 1 Megabit ( $64 \mathrm{~K} \times 16$ ) plastic SIP RAM module | - | 60 | 1000 | 300 | Q4 '86 | 7-66 |

## High-Speed CMOS Dual-Port RAMs

- High-speed, low-power
- Independent read or write access to any memory location from either port
- Each port has separate controls, address and I/O
- On-chip port arbitration logic
- Fully asynchronous operation from either port
- INT and $\overline{\text { BUSY }}$ flags (BUSY only in IDT7132/7142)
- Automatic power-down feature controlled by $\overline{C E}$
- 2 V data retention battery back-up on all low-power devices
- Dual-port RAM modules built with IDT monolithic dualport RAMs in LCC packages, surface mounted to multilayered, co-fired ceramic substrates using IDT's highreliability vapor phase reflow soldering process

| Part Number | Description | Max. Speed (ns) Mil. Com'l. |  | Power (typical)  <br> Oper. Standby <br> (mW) (mW) |  | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7130 | $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ replaces Synertek SY2130 | $\begin{aligned} & 70 \\ & 55 \end{aligned}$ | $\begin{aligned} & 55 \\ & 45 \end{aligned}$ | 325 | 1 | $\begin{gathered} \text { NOW } \\ \text { Q4 '86 } \end{gathered}$ | 2-29 |
| IDT7132 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ largest monolithic dualport static RAM available in the industry | $\begin{aligned} & 70 \\ & 55 \end{aligned}$ | $\begin{aligned} & 55 \\ & 45 \end{aligned}$ | 325 | 1 | $\begin{aligned} & \text { NOW } \\ & \text { Q4 '86 } \end{aligned}$ | 2-41 |
| IDT7140 | $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ functions as slave with IDT7130 to provide 16 -bit words or wider; pin compatible with IDT7130 | $\begin{aligned} & 70 \\ & 55 \end{aligned}$ | $\begin{aligned} & 55 \\ & 45 \end{aligned}$ | 325 | 1 | NOW Q4 '86 | 2-29 |
| IDT7142 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ functions as slave with IDT7132 to provide 16-bit words or wider; pin compatible with IDT7132 | $\begin{aligned} & 70 \\ & 55 \end{aligned}$ | $\begin{aligned} & 55 \\ & 45 \end{aligned}$ | 325 | 1 | $\begin{aligned} & \text { NOW } \\ & \text { Q4 ' } 86 \end{aligned}$ | 2-41 |
| IDT71322 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ with Semaphore | 55 | 45 | 325 | 1 | Q1 '87 | 2-51 |
| IDT7133 | $32 \mathrm{~K}(2 \mathrm{~K} \times 16)$ | 90 | 70 | 325 | 1 | Q4 '86 | 2-53 |
| IDT7134 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8)$ high-speed operation in system where on-chip arbitration is not needed | 55 | 45 | 325 | 1 | Q1 '87 | 2-55 |
| IDT71341 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8)$ with Semaphore | 55 | 45 | 325 | 1 | Q1 '87 | 2-57 |
| IDT7143 | $32 \mathrm{~K}(2 \mathrm{~K} \times 16)$ functions as slave with IDT7133 to provide 32-bit words or wider | 90 | 70 | 325 | 1 | Q4 '86 | 2-53 |
| IDT7M134 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ dual-port RAM module | 90 | 70 | 950 | 20 | NOW | 7-3 |
| IDT7M135 | $128 \mathrm{~K}(16 \mathrm{~K} \times 8)$ dual-port RAM module | 90 | 70 | 1600 | 50 | NOW | 7-3 |
| IDT7M136 | 128K ( $16 \mathrm{~K} \times 8$ ) functions in system where on-chip arbitration is not needed | 80 | 60 | 1000 | 30 | Q1'87 | 7-13 |
| IDT7M137 | $256 \mathrm{~K}(32 \mathrm{~K} \times 8$ ) dual-port RAM module whe:re on-chip arbitration is not needed | 80 | 60 | 1800 | 60 | Q1'87 | 7-13 |
| IDT7M144 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ functions as slave with IDT7M134 to provide 16-bit words or wider; pin compatible with IDT7M134 | 90 | 70 | 950 | 20 | NOW | 7-15 |
| IDT7M145 | $128 \mathrm{~K}(16 \mathrm{~K} \times 8$ ) functions as slave with IDT7M135 to provide 16-bit words or wider; pin compatible with IDT7M135 | 90 | 70 | 1600 | 50 | NOW | 7-15 |

## High-Speed CMOS FIFOs

- Extremely fast access and cycle times
- Low-power consumption
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Single read/write line operation
- Empty, full and half-full flags indicate status
- Master/slave multiprocessing applications
- Bidirectional and rate buffer applications
- Auto retransmit capability
- FIFO modules are built with IDT monolithic FIFOs in LCC packages, surface mounted to multi-layered, co-fired ceramic substrates using IDT's high-reliability vapor phase reflow soldering process

| Part Number | Description | Max. Mil. | peed (ns) Com'l. |  | typical) <br> Standby (mW) | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7201 | $512 \times 9$ replaces Mostek MK4501 | 40 | 35 | 250 | 25 | NOW | 4-11 |
| IDT7202 | $1024 \times 9$ largest monolithic FIFO available in the industry | 40 | 35 | 250 | 25 | NOW | 4-11 |
| IDT7201A | $512 \times 9$ half-full flag | 40 | 35 | 250 | 25 | NOW | 4-1 |
| IDT7202A | $1024 \times 9$ half-full flag | 40 | 35 | 250 | 25 | NOW | 4-1 |
| IDT7203 | $2 \mathrm{~K} \times 9$ half-full flag | 50 | 50 | 600 | 100 | Q4 '86 | 4-21 |
| IDT7204 | $4 \mathrm{~K} \times 9$ half-full flag | 50 | 50 | 600 | 100 | Q4 '86 | 4-21 |
| IDT72103 | $2 \mathrm{~K} \times 9$ serial input. Half-full, almostfull, almost-empty flags | 50 | 50 | 600 | 100 | Q4 '86 | 4-50 |
| IDT72104 | $4 \mathrm{~K} \times 9$ serial input. Half-full, almostfull, almost-empty flags | 50 | 50 | 600 | 100 | Q4 '86 | 4-50 |
| IDT72401 | $64 \times 4$ replace MMI 67401 | 60 | 50 | 200 | 20 | Q1'87 | 4-75 |
| IDT72402 | $64 \times 5$ replace MMI 67402 | 60 | 50 | 200 | 20 | Q1'87 | 4-75 |
| IDT72403 | $64 \times 4$ output enable | 60 | 50 | 200 | 20 | Q1'87 | 4-75. |
| IDT72404 | $64 \times 5$ output enable | 60 | 50 | 200 | 20 | Q1'87 | 4-75 |
| IDT72413 | $64 \times 5$ replace MMI 67413 output enable | 50 | 30 | 200 | 20 | Q1'87 | 4-77 |
| IDT7M203 | $2 \mathrm{~K} \times 9$ FIFO module using four IDT7201s | 50 | 40 | 630 | 100 | NOW | 7-18 |
| IDT7M204 | $4 \mathrm{~K} \times 9$ FIFO module using four IDT7202s | 50 | 40 | 630 | 100 | NOW | 7-18 |
| IDT7M205 | $8 \mathrm{~K} \times 9$ FIFO module using four IDT7203s | 65 | 60 | 1400 | 400 | Q4'86 | 7-28 |
| IDT7M206 | $16 \mathrm{~K} \times 9$ FIFO module using four IDT7204s | 65 | 60 | 1400 | 400 | Q4'86 | 7-28 |

## High-Speed CMOS Parallel Multiplier-Accumulators

- High-speed, low-power
- Parallel multiplier-accumulators with selectable accumulation, rounding and preloading
- Extended product output for multiple accumulations
- Preload function allows output register to be preset
- All devices perform subtraction and double precision addition and multiplication
- Inputs and outputs directly TTL-compatible

| Part Number | Description | Max. Mil. | eed (ns) Com'l. |  | ypical) <br> Standby <br> ( $\mu \mathrm{mW}$ ) | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7209 | $12 \times 12$-pin and functionally compatible with TRW TDC1009J | 40 | 30 | 200 | 500 | NOW | 4-35 |
| IDT7210 | $16 \times 16$-with 35 -bit output; pin and functionally compatible with TRW TDC1010J | 40 | 35 | 200 | 500 | NOW | 4-42 |
| IDT7243 | $16 \times 16$-with 19 -bit output; pin and functionally compatible with TRW TDC1043 | 40 | 35 | 200 | 500 | NOW | 4-42 |

## High-Speed CMOS Parallel Multipliers

- High-speed, low-power
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Inputs and outputs directly TTL-compatible
- Three-state output controls and separate register enables

| Part Number | Description | Max. Mil. | eed (ns) Com'l. |  | ypical) Standby ( $\mu \mathrm{W}$ ) | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7212 | $12 \times 12-$ pin and functionally compatible with TRW MPY012H | 40 | 30 | 150 | 500 | NOW | 4-52 |
| IDT7213 | $12 \times 12$-with single clock architecture | 40 | 30 | 150 | 500 | NOW | 4-52 |
| IDT7216 | $16 \times 16$-pin and functionally compatible with TRW MPY016H/K and AMD Am29516 | 40 | 35 | 150 | 500 | NOW | 4-61 |
| IDT7217 | $16 \times 16$-with single clock architecture; pin and functionally compatible with AMD Am29517 | 40 | 35 | 150 | 500 | NOW | 4-61 |

## High-Speed CMOS Floating Point Products

- Advanced CEMOS technology
- Full IEEE standard 754 conformance
- Single 5V supply
- Full 32 -bit and 64 -bit multiply and ALU operations
- 144-Pin Grid Array
- Low-power - 750mW per device

| Part Number | Description | Max. Speed (ns) | $\begin{aligned} & \hline \text { Power (typical) } \\ & \text { Oper. (mW) } \end{aligned}$ | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72064 | 64-Bit Multiplier-pin and functionally compatible with Weitek WTL1064 | Single precision 5 MFLOPS (200) Double precision 2.5 MFLOPS (400) | 750 | Q4 '86 | 4-31 |
| IDT72065 | 64-Bit ALU-pin and functionally compatible with Weitek WTL1065 | Single precision 10 MFLOPS (100) Double precision 10 MFLOPS (100) | 750 | Q4 '86 | 4-31 |
| IDT72264 | 64-Bit Multiplier-pin and functionally compatible with Weitek WTL1264 | Single precision 10 MFLOPS (100) Double precision 5 MFLOPS (200) | 750 | Q4 '86 | 4-71 |
| IDT72265 | 64-Bit ALU-pin and functionally compatible with Weitek WTL1265 | Single precision 10 MFL.OPS (100) Double precision 10 MFLOPS (100) | 750 | Q4 '86 | 4-71 |

## High-Speed CMOS Logic Products

- FCTXXXA devices $35 \%-50 \%$ faster than FAST $^{\top M}$ with equivalent output drive but at dramatically lower CMOS power over full temperature and voltage supply extremes
- FCT devices same speed and output drive as FAST ${ }^{\text {TM }}$, but at dramatically lower CMOS power
- AHCT devices same speed and output drive as ALS, but at dramatically lower CMOS power
- 39C8XX devices same speed and output drive as 29800, but at dramatically lower CMOS power
- 54/74 FCT8XXB devices $32 \%-38 \%$ faster than 29800 with equivalent output drive, but at dramatically lower CMOS power
- Both CMOS and TTL output compatible (eliminates need for pull-up resistors when driving CMOS static RAMs)
- Substantially lower input current levels than FAST ${ }^{\text {TM }}$ or ALS (5 4 A max.)
- JEDEC standard pinout for DIP and LCC
- Pin-compatible with industry standard MSI logic

| Part Number | Description | Max. Mil. | eed (ns) Com'l. |  | (typical) <br> Standby <br> $(\mu \mathrm{W})$ | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT54/74FCT138A | 1-of-8 Decoder | 7.8 | 5.8 | 10.0 | 5.0 | NOW | 5-98 |
| IDT54/74FCT139A | Dual 1-of-4 Decoder | 7.8 | 5.9 | 10.0 | 5.0 | NOW | 5-102 |
| IDT54/74FCT161A | Synchronous Binary Counter | 7.5 | 7.2 | 10.0 | 5.0 | Q4 '86 | 5-105 |
| IDT54/74FCT163A | Synchronous Binary Counter | 7.5 | 7.2 | 10.0 | 5.0 | Q4 '86 | 5-105 |
| IDT54/74FCT182A | Carry Lookahead Generator | - | - | 10.0 | 5.0 | Q4 '86 | 5-109 |
| IDT54/74FCT191A | Up/Down Binary Counter | 10.5 | 7.8 | 10.0 | 5.0 | Q4 '86 | 5-113 |
| IDT54/74FCT193A | Up/Down Binary Counter | 6.9 | 6.5 | 10.0 | 5.0 | Q4 '86 | 5-117 |
| IDT54/74FCT240A | Octal Buffer | 5.1 | 4.8 | 10.0 | 5.0 | NOW | 5-121 |
| IDT54/74FCT244A | Octal Buffer | 4.6 | 4.3 | 10.0 | 5.0 | NOW | 5-125 |
| IDT54/74FCT245A | Octal Bidirectional Transceiver | 4.9 | 4.6 | 10.0 | 5.0 | NOW | 5-129 |
| IDT54/74FCT273A | Octal D Flip-Flop | 8.3 | 7.2 | 10.0 | 5.0 | NOW | 5-133 |
| IDT54/74FCT299A | Octal Universal Shift Register | 9.5 | 7.2 | 10.0 | 5.0 | NOW | 5-137 |
| IDT54/74FCT373A | Octal Transparent Latch | 5.6 | 5.2 | 10.0 | 5.0 | NOW | 5-141 |
| IDT54/74FCT374A | Octal D Flip-Flop | 7.2 | 6.5 | 10.0 | 5.0 | NOW | 5-145 |
| IDT54/74FCT377A | Octal D Flip-Flop | 8.3 | 7.2 | 10.0 | 5.0 | NOW | 5-149 |
| IDT54/74FCT521A | 8-Bit Comparator | 9.5 | 7.2 | 10.0 | 5.0 | NOW | 5-153 |
| IDT54/74FCT533A | Octal Transparent Latch | 5.6 | 5.2 | 10.0 | 5.0 | NOW | 5-156 |
| IDT54/74FCT534A | Octal D Flip-Flop | 7.2 | 6.5 | 10.0 | 5.0 | NOW | 5-160 |
| IDT54/74FCT573A | Octal Transparent Latch | 5.6 | 5.2 | 10.0 | 5.0 | NOW | 5-164 |
| IDT54/74FCT574A | Octal D Register | 7.2 | 6.5 | 10.0 | 5.0 | NOW | 5-168 |
| IDT54/74FCT640A | Octal Bidirectional Transceiver | 5.3 | 5.0 | 10.0 | 5.0 | NOW | 5-172 |
| IDT54/74FCT645A | Octal Bidirectional Transceiver | 4.9 | 4.6 | 10.0 | 5.0 | NOW | 5-176 |
| IDT54/74FCT138 | 1-of-8 Decoder | 12.0 | 9.0 | 10.0 | 5.0 | NOW | 5-98 |
| IDT54/74FCT139 | Dual 1-of-4 Decoder | 12.0 | 9.0 | 10.0 | 5.0 | NOW | 5-102 |
| IDT54/74FCT161 | Synchronous Binary Counter | 11.5 | 11.0 | 10.0 | 5.0 | Q4 '86 | 5-105 |
| IDT54/74FCT163 | Synchronous Binary Counter | 11.5 | 11.0 | 10.0 | 5.0 | Q4 '86 | 5-105 |
| IDT54/74FCT182 | Carry Lookahead Generator | 11.5 | 9.0 | 10.0 | 5.0 | NOW | 5-109 |
| IDT54/74FCT191 | Up/Down Binary Counter | 16.0 | 12.0 | 10.0 | 5.0 | Q4 '86 | 5-113 |
| IDT54/74FCT193 | Up/Down Binary Counter | 10.5 | 10.0 | 10.0 | 5.0 | Q4 '86 | 5-117 |
| IDT54/74FCT240 | Octal Buffer | 9.0 | 8.0 | 10.0 | 5.0 | NOW | 5-121 |
| IDT54/74FCT244 | Octal Buffer | 7.0 | 6.5 | 10.0 | 5.0 | NOW | 5-125 |
| IDT54/74FCT245 | Octal Bidirectional Transceiver | 7.5 | 7.0 | 10.0 | 5.0 | NOW | 5-129 |
| IDT54/74FCT273 | Octal D Flip-Flop | 15.0 | 13.0 | 10.0 | 5.0 | NOW | 5-133 |
| IDT54/74FCT299 | Octal Universal Shift Register | 16.0 | 10.0 | 10.0 | 5.0 | NOW | 5-137 |

## High-Speed CMOS Logic Products (continued)

| Part Number | Description | Max. Mil. | eed (ns) Com'l. | Pow Oper. (mW) | (typical) Standby ( $\mu \mathrm{W}$ ) | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT54/74FCT373 | Octal Transparent Latch | 8.5 | 8.0 | 10.0 | 5.0 | NOW | 5-141 |
| IDT54/74FCT374 | Octal D Flip-Flop | 11.0 | 10.0 | 10.0 | 5.0 | NOW | 5-145 |
| IDT54/74FCT377 | Octal D Flip-Flop | 15.0 | 13.0 | 10.0 | 5.0 | NOW | 5-149 |
| IDT54/74FCT521 | 8-Bit Comparator | 15.0 | 11.0 | 10.0 | 5.0 | NOW | 5-153 |
| IDT54/74FCT533 | Octal Transparent Latch | 12.0 | 10.0 | 10.0 | 5.0 | NOW | 5-156 |
| IDT54/74FCT534 | Octal D Flip-Flop | 11.0 | 10.0 | 10.0 | 5.0 | NOW | 5-160 |
| IDT54/74FCT573 | Octal Transparent Latch | 8.5 | 8.0 | 10.0 | 5.0 | NOW | 5-164 |
| IDT54/74FCT574 | Octal D Register | 11.0 | 10.0 | 10.0 | 5.0 | NOW | 5-168 |
| IDT54/74FCT640 | Octal Bidirectional Transceiver | 8.0 | 7.0 | 10.0 | 5.0 | NOW | 5-172 |
| IDT54/74FCT645 | Octal Bidirectional Transceiver | 11.0 | 9.5 | 10.0 | 5.0 | NOW | 5-176 |
| IDT54/74AHCT138 | 1-of-8 Decoder | 27.0 | 22.0 | 3.5 | 5.0 | NOW | 5-20 |
| IDT54/74AHCT139 | Dual 1-of-4 Decoder | 25.0 | 20.0 | 3.5 | 5.0 | NOW | 5-24 |
| IDT54/74AHCT161 | Synchronous Binary Counter | 20.0 | 17.0 | 3.5 | 5.0 | Q4 '86 | 5-27 |
| IDT54/74AHCT163 | Synchronous Binary Counter | 20.0 | 17.0 | 3.5 | 5.0 | Q4 '86 | 5-27 |
| IDT54/74AHCT182 | Carry Lookahead Generator | 15.0 | 12.0 | 3.5 | 5.0 | NOW | 5-31 |
| IDT54/74AHCT191 | Up/Down Binary Counter | 22.0 | 18.0 | 3.5 | 5.0 | Q4 '86 | 5-35 |
| IDT54/74AHCT193 | Up/Down Binary Counter | 19.0 | 16.0 | 3.5 | 5.0 | Q4 '86 | 5-39 |
| IDT54/74AHCT240 | Octal Buffer | 12.0 | 9.0 | 3.5 | 5.0 | NOW | 5-43 |
| IDT54/74AHCT244 | Octal Buffer | 13.0 | 10.0 | 3.5 | 5.0 | NOW | 5-47 |
| IDT54/74AHCT245 | Octal Bidirectional Transceiver | 15.0 | 10.0 | 3.5 | 5.0 | NOW | 5-50 |
| IDT54/74AHCT273 | Octal D Flip-Flop | 17.0 | 15.0 | 3.5 | 5.0 | NOW | 5-53 |
| IDT54/74AHCT299 | Universal Shift Register | 20.0 | 14.0 | 3.5 | 5.0 | NOW | 5-57 |
| IDT54/74AHCT373 | Octal Transparent Latch | 19.0 | 16.0 | 3.5 | 5.0 | NOW | 5-61 |
| IDT54/74AHCT374 | Octal D Flip-Flop | 18.0 | 16.0 | 3.5 | 5.0 | NOW | 5-65 |
| IDT54/74AHCT377 | Octal D Flip-Flop | 18.0 | 16.0 | 3.5 | 5.0 | NOW | 5-69 |
| IDT54/74AHCT521 | 8-Bit Comparator | 18.0 | 14.0 | 3.5 | 5.0 | NOW | 5-73 |
| IDT54/74AHCT533 | Octal Transparent Latch | 24.0 | 19.0 | 3.5 | 5.0 | NOW | 5-76 |
| IDT54/74AHCT534 | Octal D Flip-Flop | 18.0 | 16.0 | 3.5 | 5.0 | NOW | 5-80 |
| IDT54/74AHCT573 | Octal Transparent Latch | 15.0 | 14.0 | 3.5 | 5.0 | NOW | 5-84 |
| IDT54/74AHCT574 | Octal D Register | 15.0 | 14.0 | 3.5 | 5.0 | NOW | 5-88 |
| IDT54/74AHCT640 | Octal Bidirectional Transceiver | 14.0 | 11.0 | 3.5 | 5.0 | NOW | 5-92 |
| IDT54/74AHCT645 | Octal Bidirectional Transceiver | 15.0 | 10.0 | 3.5 | 5.0 | NOW | 5-95 |
| IDT39C821 | 10-Bit Non-inverting Register | 12.0 | 12.0 | 10.0 | 5.0 | NOW | 5-1 |
| IDT39C822 | 10-Bit Inverting Register | 12.0 | 12.0 | 10.0 | 5.0 | Q4 '86 | 5-1 |
| IDT39C823 | 9 -Bit Non-inverting Register | 12.0 | 12.0 | 10.0 | 5.0 | NOW | 5-1 |
| IDT39C824 | 9-Bit Inverting Register | 12.0 | 12.0 | 10.0 | 5.0 | NOW | 5-1 |
| IDT39C825 | 8-Bit Non-inverting Register | 12.0 | 12.0 | 10.0 | 5.0 | NOW | 5-1 |
| IDT39C826 | 8-Bit Inverting Register | 12.0 | 12.0 | 10.0 | 5.0 | Q4 '86 | 5-1 |
| IDT39C827 | 10-Bit Non-inverting Buffer | 10.0 | 8.0 | 10.0 | 5.0 | NOW | * |
| IDT39C828 | 10-Bit Inverting Buffer | 10.0 | 8.0 | 10.0 | 5.0 | NOW | * |
| IDT39C841 | 10-Bit Non-inverting Latch | 11.0 | 9.5 | 10.0 | 5.0 | NOW | 5-7 |
| IDT39C842 | 10-Bit Inverting Latch | 11.0 | 9.5 | 10.0 | 5.0 | Q4 '86 | 5-7 |
| IDT39C843 | 9-Bit Non-inverting Latch | 11.0 | 9.5 | 10.0 | 5.0 | NOW | 5-7 |
| IDT39C844 | 9-Bit Inverting Latch | 11.0 | 9.5 | 10.0 | 5.0 | NOW | 5-7 |

[^1]
# High-Speed CMOS Logic Products (continued) 

| Part Number | Description | Max. Speed (ns) Mil. Com'l. |  | Power (typical)Oper.(mW)Standby$(\mu \mathrm{W})$ |  | Availability | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT39C845 | 8-Bit Non-inverting Latch | 11.0 | 9.5 | 10.0 | 5.0 | NOW | 5-7 |
| IDT39C846 | 8-Bit Inverting Latch | 11.0 | 9.5 | 10.0 | 5.0 | Q4 '86 | 5-7 |
| IDT39C861 | 10-Bit Non-inverting Transceiver | 10.0 | 8.0 | 10.0 | 5.0 | NOW | 5-13 |
| IDT39C862 | 10-Bit Inverting Transceiver | 10.0 | 8.0 | 10.0 | 5.0 | Q4 '86 | 5-13 |
| IDT39C863 | 9-Bit Non-inverting Transceiver | 10.0 | 8.0 | 10.0 | 5.0 | NOW | 5-13 |
| IDT39C864 | 9-Bit Inverting Transceiver | 10.0 | 8.0 | 10.0 | 5.0 | NOW | 5-13 |
| IDT54/74FCT821B | 10-Bit Non-inverting Register | 8.5 | 7.5 | 10.0 | 5.0 | NOW | 5-180 |
| IDT54/74FCT822B | 10-Bit Inverting Register | 8.5 | 7.5 | 10.0 | 5.0 | Q4 '86 | 5-180 |
| IDT54/74FCT823B | 9-Bit Non-inverting Register | 8.5 | 7.5 | 10.0 | 5.0 | NOW | 5-180 |
| IDT54/74FCT824B | 9-Bit Inverting Register | 8.5 | 7.5 | 10.0 | 5.0 | NOW | 5-180 |
| IDT54/74FCT825B | 8-Bit Non-inverting Register | 8.5 | 7.5 | 10.0 | 5.0 | NOW | 5-180 |
| IDT54/74FCT826B | 8-Bit Inverting Register | 8.5 | 7.5 | 10.0 | 5.0 | Q4 '86 | 5-180 |
| IDT54/74FCT827B | 10-Bit Non-inverting Buffer | 6.5 | 5.0 | 10.0 | 5.0 | NOW | * |
| IDT54/74FCT828B | 10-Bit Inverting Buffer | 6.5 | 5.0 | 10.0 | 5.0 | NOW | * |
| IDT54/74FCT841B | 10-Bit Non-inverting Latch | 7.5 | 6.5 | 10.0 | 5.0 | NOW | 5-186 |
| IDT54/74FCT842B | 10-Bit Inverting Latch | 7.5 | 6.5 | 10.0 | 5.0 | Q4 '86 | 5-186 |
| IDT54/74FCT843B | 9-Bit Non-inverting Latch | 7.5 | 6.5 | 10.0 | 5.0 | NOW | 5-186 |
| IDT54/74FCT844B | 9-Bit Inverting Latch | 7.5 | 6.5 | 10.0 | 5.0 | NOW | 5-186 |
| IDT54/74FCT845B | 8-Bit Non-inverting Latch | 7.5 | 6.5 | 10.0 | 5.0 | NOW | 5-186 |
| IDT54/74FCT846B | 8-Bit Inverting Latch | 7.5 | 6.5 | 10.0 | 5.0 | Q4 '86 | 5-186 |
| IDT54/74FCT861B | 10-Bit Non-inverting Transceiver | 6.5 | 5.0 | 10.0 | 5.0 | NOW | 5-192 |
| IDT54/74FCT862B | 10-Bit Inverting Transceiver | 6.5 | 5.0 | 10.0 | 5.0 | Q4 '86 | 5-192 |
| IDT54/74FCT863B | 9-Bit Non-inverting Transceiver | 6.5 | 5.0 | 10.0 | 5.0 | NOW | 5-192 |
| IDT54/74FCT864B | 9-Bit Inverting Transceiver | 6.5 | 5.0 | 10.0 | 5.0 | NOW | 5-192 |


| AMD | IDT |
| :--- | :--- |
| Am2167-35C | IDT6167-35 |
| Am2167-45C | IDT6167-45 |
| Am2167-55C | IDT6167-55 |
| Am2167-55BRA | IDT6167-S55B |
| Am2167-70C | IDT6167-70 |
| Am2167-70BRA | IDT6167-S70B |
| Am2168-35C | IDT6168-35 |
| Am2168-45C | IDT6168-45 |
| Am2168-55C | IDT6168-55 |
| Am2168-55M | IDT6168-55B |
| Am2168-70C | IDT6168-70 |
| Am2168-90M | IDT6168-70B |
| Am9128-70C | IDT6116-70 |
| Am9128-70M | IDT6116-70B |
| Am9128-90M | IDT6116-90B |
| Am9128-100C | IDT6116-90 |
| Am9128-100M | IDT6116-90B |
| Am9128-120M | IDT6116-120B |
| Am99C68-45C | IDT6168S-45 |
| Am99C68-55C | IDT6168S-55 |
| Am99C68-55M | IDT6168S-55B |
| Am99C68-70C | IDT6168S-70 |
| Am99C68-70M | IDT6168S-70B |
| Am99C68L-45C | IDT6168L-45 |
| Am99C68L-55C | IDT6168L-55 |
| Am99C68L-55M | IDT6168L-55B |
| Am99C68L-70C | IDT6168L-70 |
| Am99C68L-70M | IDT6168L-70B |
| Am99C88-70C | IDT7164S-70 |
| Am99C88-100C | IDT7164S-70 |
| Am99C88-100M | IDT7164:-85B |
| Am99C88-120C | IDT7164S-70 |
| Am99C88-120M | IDT7164S-85B |
| Am2130-100C | ImT7130-100 |
| Am99C88-150C | IDT7164S-70 |
| Am99C88-150M | IDT7164S-85B |
| Am99C88L-70C | IDT7164L-70 |
| Am99C88L-100C | IDT7164L-70 |
| Am2130-70C | IDT7130-70 |
| ADT7130-100B |  |


| CYPRESS | IDT |
| :---: | :---: |
| CY7C128-35C | IDT6116-35 |
| CY7C128-45C | IDT6116-45 |
| CY7C128-45M | IDT6116-45B |
| CY7C128-55C | IDT6116-55 |
| CY7C128-55M | IDT6116-55B |
| CY7C130-55C | IDT7130-55 |
| CY7C130-70C | IDT7130-70 |
| CY7C130-70M | IDT7130-70B |
| CY7C130-90C | IDT7130-90 |
| CY7C130-90M | IDT7130-90B |
| CY7C161-25C | IDT71981-25 |
| CY7C161-35C | IDT71981-35 |
| CY7C161-35M | IDT71981-35B |
| CY7C161-45C | IDT71981-45 |
| CY7C161-45M | IDT71981-45B |
| CY7C162-25C | IDT71982-25 |
| CY7C162-35C | IDT71982-35 |
| CY7C162-35M | IDT71982-35B |
| CY7C162-45C | IDT71982-45 |
| CY7C162-45M | IDT71982-45B |
| CY7C164-25C | IDT7188-25 |
| CY7C164-35C | IDT7188-35 |
| CY7C164-35M | IDT7188-35B |
| CY7C164-45C | IDT7188-45 |
| CY7C164-45M | IDT7188-45B |
| CY7C164-55C | IDT7188-55 |
| CY7C164-55M | IDT7188-55B |
| CY7C166-25C | IDT7198-25 |
| CY7C166-35C | IDT7198-35 |
| CY7C166-35M | IDT7198-35B |
| CY7C166-45C | IDT7198-45 |
| CY7C166-45M | IDT7198-45B |
| CY7C166-55C | IDT7198-55 |
| CY7C166-55M | IDT7198-55B |
| CY7C167-25C | IDT6167-25 |
| CY7C167-35C | IDT6167-35 |
| CY7C167-35M | IDT6167-35B |
| CY7C167-45C | IDT6167-45 |
| CY7C167-45M | IDT6167-45B |
| CY7C168-25C | IDT6168-25 |
| CY7C168-35C | IDT6168-35 |
| CY7C168-35M | IDT6168-35B |
| CY7C171-25C | IDT71681-25 |
| CY7C171-35C | IDT71681-35 |
| CY7C171-35M | IDT71681-35D |
| CY7C171-45C | IDT71681-45 |
| CY7C171-45M | IDT71681-45D |


| CYPRESS | IDT |
| :--- | :--- |
| CY7C172-25C | IDT71682-25 |
| CY7C172-35C | IDT71682-35 |
| CY7C172-35M | IDT71682-35B |
| CY7C172-45C | IDT71682-45 |
| CY7C172-45M | IDT71682-45B |
| CY7C185-35C | IDT7164-35 |
| CY7C185-45C | IDT7164-45C |
| CY7C185-45M | IDT7164-45B |
| CY7C185-55C | IDT7164-55C |
| CY7C185-55M | IDT7164-55B |
| CY7C186-35C | IDT7164-35 |
| CY7C186-45C | IDT7164-45 |
| CY7C186-45M | IDT7164-45B |
| CY7C186-55C | IDT7164-55 |
| CY7C186-55M | IDT7164-55B |
| CY7C187-25C | IDT7187-25 |
| CY7C187-35C | IDT7187-35 |
| CY7C187-35M | IDT7187-35B |
| CY7C187-45C | IDT7187-45 |
| CY7C187-45M | IDT7187-45B |
| CY7C187-55C | IDT7187-55 |
| CY7C187-55M | IDT7187-55B |


| FUJITSU | IDT |
| :--- | :---: |
| MB81C67-35 | IDT6167-35 |
| MB81C67-45 | IDT6167-45 |
| MB81C67-55 | IDT6167-55 |
| MB8416-120 | IDT6116-120 |
| MB8416-150 | IDT6116-120 |
| MB8416-200 | IDT6116-120 |
| MB81C68-35 | IDT6168-35 |
| MB81C68-45 | IDT6168-45 |
| MB81C68-55 | IDT6168-55 |
| MB81C75-35 | IDT7198-35 |
| MB81C75-45 | IDT7198-45 |
| MB81C75-55 | IDT7198-55 |
| MB81C71-35 | IDT7187-35 |
| MB81C71-45 | IDT7187-45 |
| MB81C71-55 | IDT7187-55 |
| MB81C78-45 | IDT7164-45 |
| MB81C78-55 | IDT7164-55 |
| MB81C78-70 | IDT7164-70 |


| FAIRCHILD | IDT |
| :--- | :--- |
| F1600-C45 | IDT7187-45 |
| F1600-C55 | IDT7187-55 |
| F1600-M55 | IDT7187-55B |
| F1600-C70 | IDT7187-70 |
| F1600-M70 | IDT7187-70B |
| F1601-C45 | IDT7187-45 |
| F1601-C55 | IDT7187-55 |
| F1601-M55 | IDT7187-55B |
| F1601-C70 | IDT7187-70 |
| F1601-M70 | IDT7187-70B |


| HARRIS | IDT |
| :--- | :--- |
| HM65262B-8 | IDT6167-70B |
| HM65262S-9 | IDT6167-55B |
| HM65262B-9 | IDT6167-70B |
| HM65262-9 | IDT6167-70B |
| HM65262-8 | IDT6167-70B |
| HM65262C-9 | IDT6167-70B |
| HM65162B-2 | IDT6116-70B |
| HM65162-2 | IDT6116-70B |
| HM65162C-2 | IDT6116-70B |
| HM65162S-9 | IDT6116-55B |
| HM65162B-9 | IDT6116-70B |
| HM65162-9 | IDT6116-70B |
| HM65162C-9 | IDT6116-70B |
| HM65162S-5 | IDT6116-55 |
| HM65162B-5 | IDT6116-70 |
| HM65162-5 | IDT6116-90 |


| HITACHI | IDT |
| :--- | :---: |
| HM6267-35 | IDT6167-35 |
| HM6267-45 | IDT6167-45 |
| HM6116-120 | IDT6116-55 |
| HM6116-150 | IDT6116-55 |
| HM6116-200 | IDT6116-55 |
| HM6168-45 | IDT6168-45 |
| HM6168-55 | IDT6168-55 |
| HM6168-70 | IDT6168-55 |
| HM6287-45 | IDT7187-45 |
| HM6287-55 | IDT7187-55 |
| HM6287-70 | IDT7187-55 |


| HITACHI | IDT |
| :--- | :---: |
| HM6787-25 | IDT7187-25 |
| HM6264-100 | IDT7164-70 |
| HM6264-120 | IDT7164-70 |
| HM6264-150 | IDT7164-70 |


| INMOS | IDT |
| :--- | :--- |
| IMS1400-35 | IDT6167-35 |
| IMS1400-45 | IDT6167-45 |
| IMS1400-45M | IDT6167-45B |
| IMS1400-55 | IDT6167-55 |
| IMS1400-55M | IDT6167-55B |
| IMS1400L-70 | IDT6167L-55 |
| IMS1400L-100 | IDT6167L-55 |
| IMS1403-35 | IDT6167-35 |
| IMS1403-45 | IDT6167-45 |
| IMS1403-45M | IDT6167-45B |
| IMS1403-55 | IDT6167-55 |
| IMS1403-55M | IDT6167-55B |
| IMS1420-45 | IDT6168-45 |
| IMS1420-55 | IDT6168-55 |
| IMS1420-55M | IDT6168-55B |
| IMS1420-70 | IDT6168-70 |
| IMS1420-70M | IDT6168-70B |
| IMS1420L-70 | IDT6168L-55 |
| IMS1420L-100 | IDT6168L-55 |
| IMS1423-25 | IDT6168-25 |
| IMS1423-35 | IDT6168-35 |
| IMS1423-35M | IDT6168-35B |
| IMS1423-45 | IDT6168-45 |
| IMS1423-45M | IDT6168-45B |
| IMS1600-45 | IDT7187-45 |
| IMS1600-55 | IDT7187-55 |
| IMS1600-55M | IDT7187-55B |
| IMS1600-70 | IDT7187-70 |
| IMS1600-70M | IDT7187-70B |


| INMOS | IDT |
| :--- | :--- |
| IMS1620-45 | IDT7188-45 |
| IMS1620-55 | IDT7188-55 |
| IMS1620-55M | IDT7188-55B |
| IMS1620-70 | IDT7188-70 |
| IMS1620-70M | IDT7188-70B |
| IMS1624-45 | IDT7198-45 |
| IMS1624-55 | IDT7198-55 |
| IMS1624-55M | IDT7198-55B |
| IMS1624-70 | IDT7198-70 |
| IMS1624-70M | IDT7198-70B |


| MATRA-HARRIS | IDT |
| :--- | :---: |
| HM65263-45 | IDT6167-45 |
| HM65263-55 | IDT6167-55 |
| HM65163-45 | IDT6116-45 |
| HM65163-55 | IDT6116-55 |
| HM65682-45 | IDT6168-45 |
| HM65682-55 | IDT6168-55 |
| HM65682-70 | IDT6168-70 |
| HM62641-70 | IDT7164-70 |
| HM62641-90 | IDT7164-70 |


| LATTICE | IDT |
| :--- | :--- |
| SR16K8-35 | IDT6116-35 |
| SR16K8-45 | IDT6116-45 |
| SR16K8-45M | IDT6116-45B |
| SR16K8-55 | IDT6116-55 |
| SR16K8-55M | IDT6116-55B |
| SR16K4-35 | IDT6168-35 |
| SR16K4-45 | IDT6168-45 |
| SR16K4-45M | IDT6168-45B |
| SR16K4-55 | IDT6168-55 |
| SR16K4-55M | IDT6168-55B |
| SR64K4-35 | IDT7188-35 |
| SR64K4-45 | IDT7188-45 |
| SR64K4-45M | IDT7188-45B |
| SR64K4-55 | IDT7188-55 |
| SR64K4-55M | IDT7188-55B |
| SR64E4-35 | IDT7198-35 |
| SR64E4-45 | IDT7198-45 |
| SR64E4-45M | IDT7198-45B |
| SR64E4-55 | IDT7198-55 |
| SR64E4-55M | IDT7198-55B |


| LATTICE | IDT |
| :--- | :--- |
| SR64K1-35 | IDT71187-35 |
| SR64K11-45 | IDT7187-45 |
| SR64K1-45M | IDT7187-45B |
| SR64K1-55 | IDT7187-55 |
| SR64K1-55M | IDT7187-55B |
| SR64K8-35 | IDT7164-35 |
| SR64K8-45 | IDT7164--45 |
| SR64K8-45M | IDT7164-45B |
| SR64K8-55 | IDT7164-55 |
| SR64K8-55M | IDT7164-55B |


| NEC | IDT |
| :--- | :--- |
| $\mu$ PD4362-45 | IDT7188-45 |
| $\mu$ PD4362-55 | IDT7188-55 |
| $\mu$ PD4362-70 | IDT7188-70 |
| $\mu$ PD4361-40 | IDT7187-35 |
| $\mu$ PD4361-45 | IDT7187-45 |
| $\mu$ PD4361-55 | IDT7187-55 |
| $\mu$ PD4361-70 | IDT7187-70 |
| $\mu$ PD4464-XXX | IDT7164-70 |


| TOSHIBA | IDT |
| :--- | :---: |
| TC2018-35 | IDT6116-35 |
| TC2018-45 | IDT6116-45 |
| TC2018-55 | IDT6116-55 |
| TC2068-35 | IDT6168-35 |
| TC2068-45 | IDT6168-45 |
| TC2068-55 | IDT6168-55 |
| TC5562-35 | IDT7187-35 |
| TC5562-45 | IDT7187-45 |
| TC5562-55 | IDT7187-55 |
| TC2064-XXX | IDT7164-70 |


| VITELIC | IDT |
| :---: | :---: |
| V61C32-70 | IDT7132-70 |
| V61C32-90 | IDT7132-90 |


| VTI | IDT |
| :--- | :--- |
| VT64KS4-35 | IDT7188-35 |
| VT64KS4-45 | IDT7188-45 |
| VT64KS4-55 | IDT7188-55 |
| VT16H4-35 | IDT71981-35 |
| VT16H4-45 | IDT71981-45 |
| VT16H4-55 | IDT71981-55 |


| MOTOROLA | IDT |
| :--- | :--- |
| MCM2167-45 | IDT6167-45 |
| MCM2167-55 | IDT6167-55 |
| MCM2167-70 | IDT6167-70 |
| MCM2016-45 | IDT6116-45 |
| MCM2016-55 | IDT6116-55 |
| MCM2016-70 | IDT6116-70 |
| MCM6168-35 | IDT6168-35 |
| MCM6168-45 | IDT6168-45 |
| MCM6168-55 | IDT6168-55 |
| MCM6168-70 | IDT6168-70 |
| MCM6268-35 | IDT7188-35 |
| MCM6268-45 | IDT7188-45 |
| MCM6268-55 | IDT7188-55 |
| MCM6287-35 | IDT7187-35 |
| MCM6287-45 | IDT7187-45 |
| MCM6287-55 | IDT7187-55 |
| MCM6164-45 | IDT7164-45 |
| MCM6164-55 | IDT7164-55 |
| MCM6164-70 | IDT7164-70 |


| VITELIC | IDT |
| :--- | :---: |
| V61C67-35 | IDT6167-35 |
| V61C67-45 | IDT6167-45 |
| V61C67-55 | IDT6167-55 |
| V61C16-35 | IDT6116-35 |
| V61C16-45 | IDT6116-45 |
| V61C16-55 | IDT6116-55 |
| V61C68-35 | IDT6168-35 |
| V61C68-45 | IDT6168-45 |
| V61C68-55 | IDT6168-55 |
| V61C62-45 | IDT6188-45 |
| V61C62-55 | IDT618-55 |
| V61C62-70 | IDT6188-70 |
| V61C64-45 | IDT7165-45 |
| VC1C64-55 | IDT165-55 |
| VC1C64-70 | IDT7165-70 |


| NEC | IDT |
| :--- | :--- |
| $\mu$ PD4311-35 | IDT6167-35 |
| $\mu$ PD4311-45 | IDT6167-45 |
| $\mu$ PD4311-55 | IDT6167-55 |
| $\mu$ PD446 | IDT6116-70 |
| $\mu$ PD4314-35 | IDT6168-35 |
| $\mu$ PD4314-45 | IDT6168-45 |
| $\mu$ PD4314-55 | IDT6168-55 |



## IDT39C000 SERIES

| P/N | DESCRIPTION | COMPETITORS |  |  |  | IDT SPECIAL FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AMD | NSC | $\begin{gathered} \text { THOMPSON } \\ \text { CSF } \end{gathered}$ | CYPRESS |  |
| IDT39C01C <br> IDT39C01D IDT39C01E | 4-Bit Slice | Am2901B <br> Am2901C | IDM2901A IDM2901A-2 | SFC2901B SFC2901C | CY7C901 | - $1 / 5$ The Bipolar Power <br> - "D" Version $25 \%$ Faster Than "C" <br> - "E" Version $25 \%$ Faster Than "D" |
| IDT39C02A | Carry Lookahead Generator | $\begin{aligned} & \text { Am2902 } \\ & \text { Am2902A } \end{aligned}$ | IDM2902 | $\begin{aligned} & \hline \text { SFC2902 } \\ & \text { SFC2902A } \\ & \hline \end{aligned}$ |  | - High-Speed CMOS |
| $\begin{aligned} & \text { IDT39C03A } \\ & \text { IDT39C03B } \end{aligned}$ | 4-Bit Slice | $\begin{aligned} & \text { Am2903 } \\ & \text { Am2903A } \end{aligned}$ | LM2903 | SFC2903 |  | - 1/4 The Bipolar Power <br> - "B" Version $20 \%$ Faster Than "A" |
| IDT39C09A IDT39C09B | 4-Bit Sequencer | $\begin{aligned} & \text { Am2909 } \\ & \text { Am2909A } \end{aligned}$ | LM2909A | $\begin{aligned} & \text { SFC2909 } \\ & \text { SFC2909A } \end{aligned}$ | CY7C909 | - High-Speed CMOS <br> - "B" Version 20\% Faster than "A" <br> - $1 / 3$ The Bipolar Power |
| $\begin{aligned} & \text { IDT39C10B } \\ & \text { IDT39C10C } \end{aligned}$ | 12-Bit Sequencer | $\begin{aligned} & \text { Am2910 } \\ & \text { Am2910A } \end{aligned}$ | IDM2910A | SFC2910 | CY7C910 | - 33-Deep Stack <br> - "C" Version 20\% Faster Than "B" |
| $\begin{aligned} & \text { IDT39C11A } \\ & \text { IDT39C11B } \end{aligned}$ | 4-Bit Sequencer | $\begin{aligned} & \text { Am2911 } \\ & \text { Am2911A } \end{aligned}$ | IDM2911A | SFC2911A | CY7C911 | - High-Speed CMOS <br> - "B" Version $20 \%$ Faster Than "A" |
| $\begin{aligned} & \text { IDT39C203 } \\ & \text { IDT39C203A } \end{aligned}$ | 4-Bit Slice | Am29203 |  |  |  | - 1/4 The Bipolar Power <br> - "A" Version $20 \%$ Faster |
| IDT39C60 IDT39C60-1 IDT39C60A | 16-Bit E.D.C. | $\begin{aligned} & \text { Am2960 } \\ & \text { Am2960-1 } \\ & \text { Am2960A } \end{aligned}$ |  |  |  | - "A" Version World's Fastest 16-Bit E.D.C. <br> - $1 / 4$ The Bipolar Power |
| $\begin{aligned} & \text { IDT39C705A } \\ & \text { IDT39C705B } \end{aligned}$ | $16 \times 4$ Register File | $\begin{aligned} & \text { Am29705 } \\ & \text { Am29705A } \end{aligned}$ | $\begin{aligned} & \text { IDM29705 } \\ & \text { IDM29705A } \end{aligned}$ |  |  | - High-Speed CMOS <br> - "B" Version 20\% Faster than "A" |
| $\begin{aligned} & \text { IDT39C707 } \\ & \text { IDT39C707A } \end{aligned}$ | $16 \times 4$ Register File | Am29707 |  |  |  | - High-Speed CMOS <br> - "A" Version $20 \%$ Faster |
| IDT49C25 | Clock Generator | Am2925 |  |  |  | - 1/4 The Bipolar Power |

IDT49C000 SERIES

| P/N | DESCRIPTION | PACKAGE | IDT SPECIAL FEATURES |
| :---: | :---: | :---: | :---: |
| IDT49C401 IDT49C401A | 16-Bit Slice | 64-Pin Dip | - Speed Enhanced, Pin Compatible to IMI4X2901 <br> - High-Speed CMOS <br> - 2901 Instruction Set Compatible |
| IDT49C402 IDT49C402A | 16-Bit Slice | 68-Pin Dip, PGA, LCC | - Quad 2901 With 2902 <br> - High-Speed CMOS ("A" Version 40\% Faster than four 2901CS and 2902A) <br> - 64 Registers <br> - 8 Additional Destination Functions <br> - 2901 Instruction Set Compatible |
| IDT49C403 | 16-Bit Slice | 108-Pin PGA | - High-Speed CMOS <br> - Quad 2903A/29203 With 2902A <br> - Binary/BCD Arithmetic <br> - 64 Registers <br> - Four Q-Registers <br> - Additional ALU Functions <br> - Byte/Word Capability <br> - 2903A/29203 Instruction Set Compatible |
| $\begin{aligned} & \text { IDT49C410 } \\ & \text { IDT49C410A } \end{aligned}$ | 16-Bit Sequencer | 48-Pin Dip, LCC 52-Pin PLCC | - High-Speed CMOS <br> - 33-Deep Stack <br> - 2910 Instruction Set Compatible |
| IDT49C460 IDT49C460A | 32-Bit E.D.C. | 68-Pin Dip, PGA, LCC, PLCC | - Replaces Two Cascaded 16-Bit E.D.C. Chips <br> - "A" Version World's Fastest 32-Bit E.D.C. <br> - Compatible To IDT39C60s |

## DIGITAL SIGNAL PROCESSING DIVISION CROSS REFERENCE GUIDE

## IDT MULTIPLIER AND MULTIPLIER/ACCUMULATOR PRODUCTS

## All IDT Fixed Point Multiplier/MACs feature:

- Low-power dissipation-less than 500 mW typical
- Full complement of packages:
- Competitively priced
- Full conformance to MIL-STD-883, Class B
- Highest CMOS speeds in the industry
-Ceramic DIP
-SHRINKDIP
-Flatpack (Contact Factory)
-PLCC
-Pin Grid Array
-LCC

| PART NUMBER | DESCRIPTION | CROSS REFERENCE |  |  |  | IDT SPECIAL FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AMD | WEITEK | ANALOG DEVICES | TRW |  |
| IDT7216 | $16 \times 16$ Multiplier | Am29516A | WTL1516 | ADSP1016 | MPY016 | Speed to 35ns One-sixth bipolar power. |
| IDT7217 | 16x 16 Multiplier with Single Clock | Am29517A | WTL1517 | - | - | Single clock option. Speed to 35ns. |
| IDT7212 | $12 \times 12$ Multiplier | - | - | ADSP1012 | MPY012 | Speeds to 30ns. |
| IDT7213 | $12 \times 12$ Multiplier with Single Clock | - | - | - | - | Single clock microprogrammed version. |
| IDT7210 | $16 \times 16$ Multiplier/Accumulator | Am29510 | WTL1010 | ADSP1010 | TDC2010 | One-sixth bipolar power. Speeds to 35 ns . |
| IDT7243 | $16 \times 16$ Multiplier/Accumulator | - | WTL2044 | - | TDC1043 | One-sixth bipolar power. Speeds to 35 ns . |
| IDT7209 | $12 \times 12$ Multiplier/Accumulator | Am29509 | - | ADSP1009 | TDC1009 | Speeds to 30 ns . |

## IDT FIFO PRODUCTS:

## All IDT FIFOs feature:

- Dual-ported RAM pointer architecture
- Advanced 1.2 micron CEMOS ${ }^{\text {™ }}$ II technology
- Fully asynchronous and simultaneous read/write
- Fully expandable in word depth and/or width
- Auto retransmit capability zeros read pointer
- Zero fall-through time
- Full military temperature range operation
- Three-state buffered output
- Processed to MIL-STD-883, Class B

| PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ACCESS TIME) } \\ \text { (ns) } \end{gathered}$ | SIZE DEPTH X WIDTH | PACKAGE | SPECIAL IDT FEATURES |
| :---: | :---: | :---: | :---: | :---: |
| IDT7201 | 35 | $512 \times 9$-Bit | - 28-Pin DIP <br> - 32-Pin Ceramic Leaded Chip Carrier (LCC) <br> - 28-Pin Plastic J-Bend Leaded Chip Carrier <br> - 28-Pin Flatpack | Speeds to 35 ns access time. Mostek MK4501 compatible |
| IDT7202 | 35 | $1024 \times 9$-Bit |  |  |
| IDT7201A | 35 | $512 \times 9$-Bit |  | Half-Full flag. Flow-through mode for first |
| IDT7202A | 35 | $1024 \times 9$-Bit |  | data byte. |
| IDT7203 | 50 | $2048 \times 9$-Bit |  | Half-Full flag. Flow-through mode for first |
| IDT7204 | 50 | $4096 \times 9$-Bit |  | data byte. |
| IDT72103 | 50 | $2048 \times 9$-Bit | - 40-Pin DIP <br> - 44-Pin Ceramic LCC | Half-Full, Almost-Full and Almost-Empty flags. Serial input and output. Fully |
| IDT72104 | 50 | $4096 \times 9$-Bit | Leaded Chip Carrier | cascadable in word width and depth. |

## IDT FLOATING POINT PRODUCTS:

- Advanced CEMOS II 1.2 micron technology
- Full 32-bit and 64-bit multiply and arithmetic operations
- Full IEEE Standard 754 conformance
- 144-pin grid array
- Single 5 Volt supply operation
- Low-power (less than 750mW typical) per device

| PART TYPE | SINGLE PRECISION OPERATIONS <br> (32-BIT) | DOUBLE PRECISION OPERATIONS <br> (64-BIT) | FEATURES |
| :--- | :---: | :---: | :---: |
| IDT72064 64-Bit Multiplier | 5 megaflops (200ns pipelined) | 2.5 megaflops (400ns pipelined) | $\bullet$ Weitek WTL1064 equivalent |
| IDT72065 64-Bit ALU | 10 megaflops (100ns pipelined) | 10 megaflops (100ns pipelined) | $\bullet$ Weitek WTL1065 equivalent |
| IDT72264 64-Bit Multiplier | 10 megaflops (100ns pipelined) | 5 megaflops (200ns pipelined) | $\bullet$ Weitek WTL1264 equivalent |
| IDT72265 64-Bit ALU | 10 megaflops (100ns pipelined) | 10 megaflops (100ns pipelined) | $\bullet$ Weitek WTL1265 equivalent |

Integrated
Device
Technology

## Technology/Capabilities

## TECHNOLOGY/CAPABILITIES TABLE OF CONTENTS

CONTENTS PAGE
Technology/Capabilities
IDT. . . Leading the CMOS Future ..... 1-1
IDT Leading Edge CEMOS Technology ..... 1-2
Radiation Hardened Technology ..... 1-5
Surface Mount Technology ..... 1-5
State-of-the-Art Facilities and Capabilities ..... 1-6
Superior Quality and Reliability ..... 1-7

## IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the 80's and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.
Beginning with the introduction of the industry's fastest CMOS $2 \mathrm{~K} \times 8$ static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CEMOS ${ }^{\text {M }}$ technology, a twin-well dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, our product strategy has been to apply the advantages of our extremely fast CEMOS technology to produce the integrated circuit elements required to implement highperformance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight and size. Many of our innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an ever-expanding series of these high-speed, low-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-the-art technology and advanced products to providing the highest level of customer service and satisfaction in the industry. Producing
products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance static RAMs, logic, DSP, MICROSLICE ${ }^{\text {TM }}$ bit-slice microprocessor products, data conversion devices, and modular subsystem assemblies complement each other to provide high-speed CMOS solutions to a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families and additional product lines will be introduced. Contact your IDT field representative or factory marketing at 1-800-IDT-CMOS to determine the latest product offerings. If you're building state-of-the-art equipment, IDT may be able to solve some of your design problems.

## IDT LEADING EDGE CEMOS TECHNOLOGY

## HIGH-PERFORMANCE CEMOS

CEMOS (the "E" stands for enhanced) is a state-of-the-art proprietary CMOS technology initially developed and continually refined by IDT to be at the leading-edge of new high-speed CMOS processes. It incorporates the best characteristics of traditional CMOS, including low-power, high-noise immunity and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL.
The company has been producing CEMOS products in large volume for over five years. During this time, CEMOS technology has been re-engineered and refined from the original 2.5 micron CEMOS I to the present CEMOS III direct step-on-wafer, dryetch process providing gate lengths as small as sub-micron. Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits.

CEMOS is a technology designed to optimize both speed and power capabilities of advanced architecture VLSI products. It achieves industry-leading speeds yet consumes very low operating power. Unlike many other competitive "CMOS" circuits, IDT products can power down to a full CMOS standby mode with extremely low micro-watt power levels or, in the case of memories, maintain memory contents in a battery backup data retention mode. Many competing "CMOS" technologies employ techniques aimed at obtaining fast performance, such as substrate bias generators or charge pumps, that consume higher levels of operating and standby power and preclude full CMOS level standby or battery backup operation.

## IDT CEMOS <br> Device Cross Section



## DUAL-WELL STRUCTURES

CEMOS is constructed using an advanced dual-well, or twinwell process architecture to optimize the overall characteristics of a high-performance CMOS process. CMOS processes, using only "P-wells", resulted in inferior P (or N) channel transistors or compromised $P / N$ channels. This compromise is largely eliminated by utilizing both a deep underlying main "well" (in this case a "P-well") and by altering the doping profile nearer the surface of the P -channel transistor regions. The latter region becomes the " $N$-well" of the dual- or twin-well process. This technique allows the fabrication of high-performance transistors in both polarities.

The industry now recognizes that the best combination of balanced capabilities is achieved using this "dual-well" approach. This construction technique suppresses punch-through, minimizes junction capacitance and transistor body effects, and allows extremely fast speeds. In addition, it virtually eliminates soft errors in fine line geometry memory products induced by high-energy alpha particles.

## BUILT-IN ALPHA PARTICLE IMMUNITY

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Travelling with high energy levels, alpha particles penetrate deep into an integrated circuit chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake. In typical NMOS or " N -well" CMOS processes, the free electrons are attracted by the $\mathrm{N}+$ memory cells and cause soft errors by entering them.

To protect the cells from this hazardous occurrence, manufacturers using these technologies apply a liquid die coating of

## IDT CEMOS Built-In High Alpha Particle Immunity



P-Well Barrier

- Deep burrowing alpha particles penetrate over $20 \mu \mathrm{~m}$ beneath the surface
- Leaves trail of electron-hole pairs in its wake
- $\mathrm{CEMOS}^{\top M}$ I potential barrier repels electrons-then swept away to ground
- No need for protective surface coatings (i.e. organic polyimide)
polyimide, an organic compound that becomes a jelly-like substance as a result of package sealing temperatures. These compounds may themselves have limitations. Often the sealing temperatures cause bubbles in the die coating which still allow alpha particles to reach the die. Also, the compounds are organic and may lead to future reliability problems (military standards preclude their use in package cavities unless a waiver is obtained).

In an IDT product, the P-well potential barrier of the dual-well structure repels the free electrons, preventing them from reaching the memory cells. Electrons then re-combine with the free holes or are swept away to the substrate contact. IDT dual-well memories are virtually immune to alpha particle soft errors and do not require organic die coatings with their related difficulties.

## LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes. The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from $10-20 \mathrm{~mA}$, IDT products inhibit latchup at trigger currents substantially greater than 700 mA .


## ELECTROSTATIC DISCHARGE (ESD) PROTECTION

Another traditional limitation associated with many MOS and bipolar products is electrostatic discharge induced failures. This problem has also been solved by a combination of IDT's CEMOS process and proper circuit design. All IDT products incorporate proprietary ESD protection circuitry on all inputs and outputs to ensure that they are insensitive to repeated applications of ESD stress and do not exhibit the degradation found in other other MOS or bipolar products which can eventually result in product failure.

## CEMOS VARIATIONS

Variations of IDT CEMOS technology employ single- and dual-layer metalization as well as single and double poly layers to optimize memory or logic product performance. In addition, bipolar devices are utilized selectively, along with the N - and P-channel CMOS structures, to enhance performance and output drives.

## MAINTAINING LEADING EDGE TECHNOLOGY

IDT maintains a constant research and development program to continue to enhance the capabilities of its CEMOS technology. CEMOS III, IDT's next generation process, is currently being refined to achieve aggressive submicron minimum feature size geometries to allow the implementation of significantly faster speeds as well as higher levels of integration.
These continued advancements in process development and manufacturing, coupled with customer-proven deliveries, quality and reliability, have established the company as a leader in high-speed CMOS integrated circuits. Committed to maintaining superior performance, IDT will continue to drive the technology to lead the CMOS future.

This chart - showing our evolution from the company's original CEMOS I technology to CEMOS II and CEMOS IIIdepicts the continuous research and development efforts that we expend to maintain our technological leadership in highspeed CMOS.

| CEMOS TECHNOLOGY | MINIMUM(1) FEATURE SIZE <br> (MICRONS) | FASTEST SPEED 16K $\times 1$ RAM COML. ACCESS TIME (ns) | PRODUCT AVAILABILITY |
| :---: | :---: | :---: | :---: |
| 1 | 2.5 | 45 | Since 1982 |
| IIA | 2.0 | $35(2)$ | 1983 |
| IIB | 1.5 | 30 | 1984 |
| IIC | 1.2 | 15 | NOW |
| IIIA | 1.0 | SUB15 | FUTURE |
| IIIB | SUBMICRON | T.B.D. | FUTURE |

## NOTES:

1. There are many claims and counter claims in this area of minimum feature size. We are using here a conservative approach, i.e. the gate length as physically measured on a scanning electron microscope.
2. Estimate - not manufactured in CEMOS IIA. Our $16 \mathrm{~K} \times 1$ static RAM is used as a typical product to illustrate the figures of merit of this constant drive for ever higher performance standards.

## RADIATION HARDENED TECHNOLOGY

IDT has developed and supplied several levels of radiation hardened products for military/aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built-in these to special process requirements. The company has in-house radiation testing cap-
ability used both in process development and testing of deliverable product. IDT also has a separate group within the company concentrate on supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation handling capabilities (See "Improved Tolerance of Integrated Device Technology Products for High-Radiation Environments" in Section 8).

## SURFACE MOUNT TECHNOLOGY

## SUBSYSTEM MODULAR ASSEMBLIES

To take full advantage of the low-power aspect of CMOS, and obtain two to three times the space savings, CMOS products should be used as SMDs (surface mount devices). However, most integrated circuits sold today are still packaged in the traditional DIP (dual in-line package) configuration, and there is a tremendous support industry to handle thru-board assembly.

Determined to utilize CMOS advantages, IDT re-invented the DIP. This was accomplished by developing multilayered substrates (either co-fired ceramic or glass filled epoxy FR-4) with dual in-line (DIP) or single in-line (SIP) pins. An advanced vapor phase reflow surface mount technology was also developed after exhaustive evaluation proved vapor phase reflow to be the most efficient method of heat transfer and to produce the most
reliable solder connections available.
Products that are to be interconnected to form larger electronic elements are electrically tested, environmentally screened, performance selected and then thermally matched to the appropriate ceramic or glass filled epoxy substrates. After modular assembly, the finished product is $100 \%$ re-tested to ensure that it completely performs to the specifications required.

As a result, IDT produces extraordinarily dense, high-speed combinations of monolithic ICs as complex subsystem modular assemblies. These modules convert SMDs to user-friendly DIPs/ SIPs providing customers with the density advantages of surface mount in a format compatible with their extensive, thru-board, assembly expertise.

## STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California - the heart of the "Silicon Valley." The company's operations are housed in five facilities totaling close to 300,000 square feet. These facilities incorporate all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test and administration. Inhouse capabilities incorporate scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), burnin, life test and a full complement of environmental screening equipment.

IDT's 54,000 square foot Corporate Headquarters houses technology and product research and development. Teams equipped with state-of-the-art computerized design and analytical tools conduct the continuous R\&D required to push CEMOS technology forward and to create future product lines. This facility contains a 10,000 square foot Class 10 (no more than 10 particles larger than 0.2 micron per cubic foot) wafer fabrication clean room used to produce the MICROSLICE, DSP and logic product families as well as support R\&D.

Located adjacent to the headquarters facility, forming an IDT corporate campus, is a 100,000 square foot two-building complex that houses the DSP Division and MICROSLICE product line. Design and product teams, along with administrative functions, are situated in these buildings.

A second small wafer fabrication area, used for research and development, is also located at this site. This facility houses its own design tools, laboratories, test and burn-in facilities. Construction of an in-house plastic assembly area is also underway in this facility.

IDT's Subsystems Division is housed in a third Santa Clara location, only a few blocks away from the other sites. This 37,000 square foot facility contains the development and product teams that produce IDT's FCT, AHCT and IDT39C800 logic families and modular assemblies. Included at this facility are a quick turnaround hermetic package assembly line and an advanced vapor phase reflow surface mounting module assembly area.

IDT's largest facility is located in Salinas, California, about an hour away from Santa Clara. This is the Static RAM Division's headquarters, a 100,000 square foot facility located on a 14 -acre site. Constructed in 1985, this facility houses an ultra-modern 25,000 square foot high-volume production wafer fabrication area measured at Class 2-to-Class 3 clean room conditions (a maximum of 2 to 3 particles per cubic foot of 0.2 micron or larger). Careful design and construction created a clean room environment far beyond the average of U.S. fab areas (Class 100), capable of producing large volumes of very high-density, submicron geometry, fast static RAMs. This facility also houses the product development areas, laboratories, test, burn-in and shipping areas for IDT's leadership family of CMOS static RAMs. This site has future expansion capabilities to accomodate a 250,000 square foot complex.

IDT's facilities now total nearly 300,000 square feet of floor space and house three wafer fabrication clean rooms, three domestic assembly lines, four test and three burn-in areas. All of these facilities are aimed at increasing our manufacturing productivity to supply ever larger volumes of high-performance, cost-effective leadership CMOS products.

## SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing - as opposed to being "tested-in" later - in order to ensure impeccable performance.
Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials and chemicals are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.
IDT's commercial grade products are required to meet stringent criteria.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for $100 \%$ screening. Routine quality conformance lot testing is performed as defined in MIL-STD-883, Methods 5004 and 5005.
IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-M-38510. As per MIL-HDBK-217, products screened to Class B requirements result in failure rates thirty (30) times better than those not subjected to stress screening. Parts processed to these reliability levels are generally used in applications where product reliability is vital.

For module assemblies, additional screening of the fully assembled substrates is performed to assure package integrity and mechanical reliability. Finally, 100\% electrical tests are performed on the finished module to ensure compliance with the defined "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial, and military grade products consistently meet customer requirements for quality, reliability and performance.

## SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD-883 on all IDT products and has supplied Class $S$ products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has inhouse radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

Integrated
Device
Technology

Static RAM
2

## STATIC RAM PRODUCTS TABLE OF CONTENTS

CONTENTS PAGE
Static RAMsIDT6116AIDT6167AIDT6168AIDT71256
IDT71257
IDT71258
IDT7130/40IDT7132/42IDT71322
IDT7133/43
IDT7134
IDT71341
IDT7164
IDT7165
IDT71681A/82A
IDT7174
IDT718716K (2Kx8) Static RAM2-1
16K (16Kx1) Static RAM ..... 2-8
16K (4Kx4) Static RAM ..... 2-15
256K (32Kx8) Static RAM ..... 2-23
256K (256Kx1) Static RAM ..... 2-25
256K (64Kx4) Static RAM ..... 2-27
8K (1Kx8) Dual-Port Static RAM ..... 2-29
16K (2Kx8) Dual-Port Static RAM ..... 2-41
16K (2Kx8) Dual-Port Static RAM ..... 2-51
32K (2Kx16 \& 4Kx8) Dual-Port Static RAM ..... 2-53
32K (4Kx8) Dual-Port Static RAM ..... 2-55
32K (4Kx8) Dual-Port Static RAM ..... 2-57
64K (8Kx8) Static RAM ..... 2-59
64K (8Kx8) Static RAM ..... 2-67
16K (4Kx4) Static RAM ..... 2-73
64K (8Kx8) Static RAM ..... 2-82
64K ( $64 \mathrm{~K} \times 1$ ) Static RAM ..... 2-89
64K (16Kx4) Static RAM ..... 2-95
IDT7188
64K (16Kx4) Static RAM ..... 2-101
IDT71981/82 64K (16Kx4) Static RAM ..... 2-108
Ordering Information ..... 2-115


## FEATURES:

- High-speed
-Military - 35/45/55/70/90/120/150ns (max.)
-Commercial - 30/35/45/55/70/90ns (max.)
- Low-power operation
-IDT6116SA
Active: 180 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)
- IDT6116LA

Active: 160 mW (typ.)
Standby: $20 \mu \mathrm{~W}$ (typ.)

- Battery backup operation - 2 V data retention voltage (LA version only)
- Produced with advanced CEMOS ${ }^{\text {™ }}$ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates (with no organic die coatings)
- Single 5V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Standard 24-pin DIP, 24-pin THINDIP or plastic DIP, 28- and 32-pin LCC, or 24-Lead Flatpack
- Military product available 100\% screened to MIL-STD-883, Class B


## PIN CONFIGURATIONS



| $A_{0}-A_{10}$ | ADDRESS | $\overline{\text { WE }}$ |
| :--- | :--- | :--- |
| WRITE ENABLE |  |  |
| $\overline{\mathrm{CS}} 1-\mathrm{I}$ O8 | DATA INPUT/OUTPUT | $\overline{\mathrm{OE}}$ OUTPUT ENABLE |
| $\mathrm{V}_{\mathrm{CC}}$ | CHIP SELECT | GND GROUND |

FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |  |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect to GND | -0.5 to +7.0 | V |  |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | MIL. <br> COM'L. | -55 to +125 <br> 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | MIL. <br> COM'L. | -65 to +135 <br> -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | MIL. <br> COM'L. | -65 to +150 <br> -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 1.0 | W |  |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |  |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply VoItage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | 3.5 | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low VoItage | $-1.0^{(1)}$ | - | 0.8 | V |
| $\mathrm{C}_{\mathrm{L}}$ | Output Load | - | - | 30 | pF |

NOTE:

1. $V_{I L}=-3.0 \mathrm{~V}$ for pulse widths less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT6116SAMIN. TYP.(1) MAX. |  |  | IDT6116LA MIN. TYP.(1) MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|I_{\text {LI }}\right\|$ | Input Leakage Current | $V_{C C}=M a x . ; V_{I N}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{IL}_{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IH}}, V_{\mathrm{OUT}}=\mathrm{GND} \text { to } V_{\mathrm{CC}} \end{aligned}$ | MIL. COM'L. | $-$ | $-$ | $\begin{array}{r} 10 \\ 5 \end{array}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

## DC ELECTRICAL CHARACTERISTICS( ${ }^{(1)}$

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 30ns | 35ns ${ }^{(2)}$ |  | 45ns |  | 55ns |  | 70ns |  | 90ns |  | $120 \mathrm{~ns}{ }^{(3)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| Icc1 | Operating Power Supply Current $\overline{C S}=V_{\mathrm{IL}}$, Output Open,$V_{C C}=M a x ., f=0$ | SA | 80 - | 80 | 90 | 80 | 90 | 80 | 90 | 80 | 90 | 80 | 90 | - | 90 |  |
|  |  | LA | 75 - | 75 | 85 | 75 | 85 | 75 | 85 | 75 | 85 | 75 | 85 | - | 85 |  |
| ICC2 | $\begin{aligned} & \text { Dyn. Op. Current } \\ & \hline C S=V_{I L} \\ & \text { Output Open, } \\ & V_{\text {CC }}=\text { Max., } \\ & f=\mathrm{f} \text { Max. } \end{aligned}$ | SA | 110 - | 100 | 115 | 100 | 100 | 100 | 100 | 100 | 100 | 90 | 100 | - | 100 | mA |
|  |  | LA | 105 - | 95 | 105 | 90 | 95 | 80 | 90 | 80 | 90 | 75 | 85 | - | 85 |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current (TTL Level) $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$, $V_{C C}=$ Max., Output Open | SA | $35$ | 25 | 35 | 25 | 25 | 25 | 25 | 25 | 25 | 20 | 25 | - | 25 | mA |
|  |  | LA | 30 - | 25 | 30 | 20 | 20 | 20 | 20 | 15 | 20 | 15 | 15 | - | 15 |  |
| $\mathbf{I S B 1}$ | Full Stdby. Power Supply Current (CMOS Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq V_{\mathrm{HC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}^{2}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | SA | 2 | 2 | 10 | 2 | 10 | 2 | 10 | 2 | 10 | 2 | 10 | - | 10 |  |
|  |  | LA | 0.1 - | 0.1 | 0.9 | 0.1 | 0.9 | 0.1 | 0.9 | 0.1 | 0.9 | 0.1 | 0.9 | - | 0.9 |  |

## NOTE:

1. All values are maximum guaranteed values.
2. Data is preliminary for Military devices.
3. Also available: 150 ns Military device.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \mathrm{V} \\ 2.0 \mathrm{~V} \end{gathered}$ | $3.0 \mathrm{~V}$ | $2.0 \mathrm{~V}$ | ${ }_{3.0 \mathrm{~V}}$ |  |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current | COM'L.$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ |  | - | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 200 \\ 20 \end{gathered}$ | $\begin{gathered} 300 \\ 30 \end{gathered}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  | - |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - |  | - |  | ns |
| $\\|\left.\mathrm{LI}\right\|^{(3)}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$ |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{\mathrm{RC}}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW VCc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



SRD6167-006
Figure 1. Output Load


SRD6167-007
Figure 2. Output Load (for $\mathrm{t}_{\mathrm{OLz}}, \mathrm{t}_{\mathrm{CLz}}, \mathrm{t}_{\mathrm{OHz}}$, $\mathbf{t}_{\text {whz }}, \mathbf{t}_{\text {chz }}$, and $\mathrm{t}_{\mathrm{ow}}$ )
*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. Data is preliminary for military devices only.

## TIMING WAVEFORMS OF READ CYCLE NO. $1^{(1)}$



## READ CYCLE $\mathbf{2}^{(1,2,4)}$



## READ CYCLE $3^{(1,3,4)}$



## NOTES:

1. $\bar{W} E$ is High for Read Cycle
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
3. $\overline{O E}=V_{I L}$.
4. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORMS OF WRITE CYCLE 1(1) (WE CONTROLLED)


TIMING WAVEFORMS OF WRITE CYCLE 2(1) (CS CONTROLLED)


## NOTES:

1. $\overline{W E}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{W P}$ ) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, $1 / O$ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with the $\overline{W E}$ low transitions or after the $\overline{W E}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low $\left(\overline{O E}=V_{I L}\right)$.
7. $\mathrm{D}_{\text {OUt }}$ is the same phase of write data of this write cycle.
8. Dout is the read data of next address.
9. If $\overline{\mathrm{CS}}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.

## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS



SRD6116SA/LA-012


SRD6116SA/LA-015

${ }^{\prime} \mathrm{cc}$ vs. Temperature


SRD6116SA/LA-013


SRD6116SA/LA-016
$I_{\text {CCDR }}$ vs. Temperature



SRD6116SA/LA-014


SRD6116SA/LA-017


NORMALIZED TYPICAL DC AND AC CHARACTERISTICS


SRD6116SA/LA-021

TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { WE }}$ | I/O OPERATION |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z |
| Read | L | L | H | DouT |
| Read | L | H | H | High Z |
| Write | L | X | L | DiN |



SRD6116SA/LA-022

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance | $\mathrm{V}_{I N}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{I / O}$ | Input/Output <br> Capacitance | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## PINOUT CONFIGURATION

16K CMOS SRAM
IDT6116 (2K x 8)

| FUNCTION | LOGIC | PIN NUMBER |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | SYMBOL | 24 DIP | 28 LCC | 32 LCC |
| Address Line | $\mathrm{A}_{7}$ | 1 | 1 | 4 |
| Address Line | $\mathrm{A}_{6}$ | 2 | 2 | 5 |
| Address Line | $\mathrm{A}_{5}$ | 3 | 3 | 6 |
| Address Line | $\mathrm{A}_{4}$ | 4 | 4 | 7 |
| Address Line | $\mathrm{A}_{3}$ | 5 | 5 | 8 |
| Address Line | $\mathrm{A}_{2}$ | 6 | 6 | 9 |
| Address Line | $\mathrm{A}_{1}$ | 7 | 9 | 10 |
| Address Line | $\mathrm{A}_{0}$ | 8 | 10 | 11 |
| Input/Output | I/O | 9 | 11 | 13 |
| Input/Output | I/O 2 | 10 | 12 | 14 |
| Input/Output | I/O 3 | 11 | 13 | 15 |
| Power Ground | GND | 12 | 14 | 16 |
| Input/Output | I/O 4 | 13 | 15 | 18 |
| Input/Output | I/O 5 | 14 | 16 | 19 |
| Input/Output | I/O 6 | 15 | 17 | 20 |
| Input/Output | I/O 7 | 16 | 18 | 21 |
| Input/Output | I/O 8 | 17 | 19 | 22 |
| Chip Select/ | $\overline{C S}$ | 18 | 20 | 23 |
| Data Retention | CS | 19 | 23 | 24 |
| Address Line | $\mathrm{A}_{10}$ | 19 | 24 | 25 |
| Output Enable | $\overline{O E}$ | 20 | 25 | 26 |
| Write Enable | $\bar{W}$ | 21 | 26 | 28 |
| Address Line | $\mathrm{A}_{9}$ | 22 | 26 | 29 |
| Address Line | $\mathrm{A}_{8}$ | 23 | 27 | 32 |
| Power Supply | $\mathrm{V}_{\mathrm{CC}}$ | 24 | 28 |  |

## IDT6167SA IDT6167LA

## DESCRIPTION:

The IDT6167 is a 16,384-bit high-speed static RAM organized as $16 \mathrm{~K} \times 1$. It is fabricated using IDT's high-performance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.

Access times as fast as 15 ns are available with maximum power consumption of only 550 mW . The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, a standby mode as long as $\overline{\mathrm{CS}}$ remains high. In the standby mode, the device consumes less than $10 \mu \mathrm{~W}$, typically. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only $1 \mu \mathrm{~W}$ operating off a 2 V battery.
All inputs and the output of the IDT6167 are TTL-compatible and operate from a single 5 V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.
The IDT6167 is packaged in either a space-saving 20-pin, 300 mil DIP or 20-pin leadless chip carrier, providing high board-level packing densities.
The IDT6167 Military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

LOGIC SYMBOL


SRD6167-003

## FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{I L} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT6167SA MIN. TYP. ${ }^{(1)}$ MAX. |  |  | IDT6167LA MIN. TYP. ${ }^{(1)}$ MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11.1 | Input Leakage Current | $V_{C C}=$ Max.; $V_{I N}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| \| LOO | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{CS}=V_{I H}, V_{\mathrm{OUT}}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | 10 5 | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 15ns |  | 20ns |  | 25ns |  | 35ns |  | 45ns |  | 55ns |  | 70ns ${ }^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | сом'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | Сом'L. | MIL. |  |
| ${ }^{\text {CCO }}$ | Operating Power Supply Current $\overline{C S}=V_{1 L}$, <br> Output Open, $V_{C C}=M a x ., f=0$ | SA | 90 | - | 90 | - | 90 | 90 | 90 | 90 | 90 | 90 | 90 | 90 | - | 90 |  |
|  |  | LA | - | - | 55 | - | 55 | 60 | 55 | 60 | 55 | 60 | 55 | 60 | - | 60 |  |
| ${ }^{\text {CC2 }}$ | $\begin{aligned} & \text { Dyn. Op. Current } \\ & \hline C S=V_{1 L} \text {. } \\ & \text { Output Open, } \\ & V_{C C}=\text { Max., } \\ & f=f \text { Max. } \end{aligned}$ | SA | 100 | $\cdots$ | 100 | - | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | - | 100 |  |
|  |  | LA | - |  | 80 | - | 70 | 75 | 65 | 70 | 60 | 65 | 55 | 60 | - | 60 |  |
| $I_{\text {SB }}$ | Standby Power Supply Current (TTL Level) $\begin{aligned} & \overline{C S} \geq V_{1 H}, \\ & V_{C C}=M_{i x}, \end{aligned}$ <br> Output Open | SA | $35$ | \% | 35 | - | 35 | 35 | 35 | 35 | 35 | 35 | 35 | 35 | - | 35 | mA |
|  |  | LA | - |  | 30 | - | 25 | 25 | 20 | 20 | 15 | 20 | 15 | 20 | - | 15 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Stdby. Power Supply Current (CMOS Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}^{2}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | SA | $5$ | - | 5 | - | 5 | 10 | 5 | 10 | 5 | 10 | 5 | 10 | - | 10 |  |
|  |  | LA | - | - | 0.05 | - | 0.05 | 0.9 | 0.05 | 0.9 | 0.05 | 0.9 | 0.05 | 0.9 | - | 0.9 |  |

## NOTE:

1. All values are maximum guaranteed values.
2. Also available: 85 and 100 ns Military devices.

## DATA RETENTION CHARACTERISTICS

(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $3.0 \mathrm{~V}$ |  | $3.0 \mathrm{~V}$ |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current | MIL. COM'L.$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ |  | - | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 200 \\ & 20 \end{aligned}$ | $\begin{aligned} & 300 \\ & 30 \end{aligned}$ | $\mu \mathrm{A}$ |
| ${ }^{\text {t }}$ CDR | Chip Deselect to Data Retention Time |  |  | 0 |  |  |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ |  |  |  |  | ns |
| $\\|_{L 1}{ }^{(3)}$ | Input Leakage Current |  |  | - |  |  |  |  | $\mu \mathrm{A}$ |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{R C}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW $\mathbf{V}_{\text {CC }}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1 and 2 |



SRD6167-006
Figure 1. Output Load


SRD6167-007
Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )
*Including scope and jig.

AC ELECTRICAL CHARACTERISICS $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%\right.$, All Temperature Ranges)

| SYMBOL | PARAMETER | 6167: <br> 6167 <br> MIN | $\begin{aligned} & \text { SA15(3) } \\ & \text { LA15(3) } \\ & \text { MAX. } \end{aligned}$ | 6167S <br> 6167L <br> MIN. | $\begin{aligned} & A 2013)_{(3)}^{A 20^{(3)}} \\ & \text { MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { SA25 } \\ & \text { LA25 } \\ & \text { MAX. } \end{aligned}$ |  | SA35 A35 MAX. |  | $\begin{aligned} & \text { SA45 } \\ & \text { LA45 } \\ & \text { MAX. } \end{aligned}$ |  | SA55 A55 MAX. | 6167 <br> 6167 <br> MIN. | $\begin{aligned} & A 70(1) \\ & \text { A70(1) } \\ & \text { MAX. } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 15 | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 15 | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Output Hold from Address Change | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {L }}{ }^{(2)}$ | Chip Select to Output in Low Z | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}{ }^{(2)}$ | Chip Deselect to Output in High Z | - | 10 | - | 10 | - | 10 | - | 15 | - | 30 | - | 40 | - | 40 | ns |
| $t_{P U}{ }^{(2)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}{ }^{(2)}$ | Chip Deselect to Power Down Time | - | 15 | - | 20 | - | 25 | - | 35 | - | 35 | - | 55 | - | 70 | ns |

WRITE CYCLE

| $t_{\text {wc }}$ | Write Cycle Time | 15 - | 20 | - | 20 | - | 30 | - | 45 | - | 55 | - | 70 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {cw }}$ | Chip Select to End of Write | 15 - | 15 | - | 20 | - | 30 | - | 40 | - | 45 | - | 55 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 15, - | 15 | - | 20 | - | 30 | - | 40 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {W }}$ W | Write Pulse Width | 13 | 15 | -- | 20 | - | 30 | - | 30 | - | 35 | - | 40 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 12 - | 13 | - | 15 | - | 20 | - | 25 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{w z^{(2)}}$ | Write Enable to Output in High Z | - 10 | - | 10 | - | 10 | - | 15 | - | 30 | - | 40 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{ow}}{ }^{(2)}$ | Output Active from End of Write | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Available over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only. Also available: 85 and 100 ns Military devices
2. This parameter guaranteed but not tested.
3. Available over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO.1 ${ }^{(1,2)}$

NOTES:

1. $\overline{W E}$ is high for READ cycle.
2. $\overline{C S}$ is low for READ cycle.

TIMING WAVEFORM OF READ CYCLE NO.2 ${ }^{(1,3)}$

3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low
4. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

## TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED)(1)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED) ${ }^{(1)}$



## NOTES:

1. $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ must be high during address transitions.
2. If $\overline{C S}$ goes high simultaneously with $\overline{W E}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address
4. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | D Out | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested

## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS



SRD6167A-001


SRD6167A-002


SRD6167-012



## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS (CONTINUED)







 CMOS STATIC RAMS $16 \mathrm{~K}(4 \mathrm{~K} \times 4 \mathrm{BIT})$

## IDT6168SA IDT6168LA

## FEATURES：

－High－speed（equal access and cycle time）
－Military：25／35／45／55／70／85／100ns（max．）
－Commercial：20／25／35／45／55ns（max．）
－L．ow－power consumption
－IDT6168SA
Active： 225 mW （typ．）
Standby： $100 \mu \mathrm{~W}$（typ．）
－IDT6168LA
Active： 225 mW （typ．）
Standby： $10 \mu \mathrm{~W}$（typ．）
－Battery backup operation－2V data retention voltage （IDT6168LA only）
－Available in high－density 20－pin DIP，20－pin plastic DIP and 20－pin leadless chip carriers
－Produced with advanced CEMOS ${ }^{\text {™ }}$ high－performance technology
－CEMOS process virtually eliminates alpha particle soft－error rates（with no organic die coatings）
－Bidirectional data input and output
－Single 5V（ $\pm 10 \%$ ）power supply
－Input and output directly TTL－compatible
－Three－state output
－Static operation：no clocks or refresh required
－Military product available $100 \%$ screened to MIL－STD－883， Class B

## DESCRIPTION：

The IDT6168 is a 16，384－bit high－speed static RAM organized as $4 \mathrm{~K} \times 4$ ．It is fabricated using IDT＇s high－performance，high－ reliability technology－CEMOS．This state－of－the－art technol－ ogy，combined with innovative circuit design techniques， provides a cost effective alternative to bipolar and fast NMOS memories．
Access times as fast as 20 ns are available with maximum power consumption of only 550 mW ．The circuit also offers a reduced power standby mode．When $\overline{\mathrm{CS}}$ goes high，the circuit will automatically go to，and remain in，a standby mode as long as $\overline{\mathrm{CS}}$ remains high．In the standby mode，the device consumes less than $100 \mu \mathrm{~W}$ ，typically．This capability provides significant system－level power and cooling savings．The low－power（LA） version also offers a battery backup data retention capability where the circuit typically consumes only $1 \mu \mathrm{~W}$ operating off of a 2V battery．

All inputs and outputs of the IDT6168 are TTL－compatible and operate from a single 5 V supply，thus simplifying system designs． Fully static asynchronous circuitry is used，which requires no clocks or refreshing for operation，and provides equal access and cycle times for ease of use．
The IDT6168 is packaged in either a space－saving 20－pin， 300 mil DIP or 20－pin leadless chip carrier，providing high board－ level packing densities．

The IDT6168 Military RAM is $100 \%$ processed in compliance to the test methods of MIL－STD－883，Method 5004，making it ideally suited to military temperature applications demanding the highest level of performance and reliability．


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{11}$ | ADDRESS INPUTS | $1 / \mathrm{O}_{1}-\mathrm{l} / \mathrm{O}_{4}$ DATA | INPUT／OUTPUT |
| :--- | :--- | :---: | :--- |
| $\overline{\mathrm{CS}}$ | CHIP SELECT | $\mathrm{V}_{\mathrm{CC}}$ | POWER |
| $\overline{\text { WE }}$ | WRITE ENABLE | GND | GROUND |

LOGIC SYMBOL

SSD6168－003


FUNCTIONAL BLOCK DIAGRAM


SSD6168－004

CEMOS is a trademark of Integrated Device Technology，Inc．

ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{gathered} \text { IDT6168SA } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{gathered}$ |  |  | IDT6168LA MIN. TYP. ${ }^{(1)}$ MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILLI}^{\text {I }}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max.; $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}$ | MIL. COM'L | - | - | $\begin{gathered} 10 \\ 2 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Lol }}$ | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{CS}=V_{I H}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L |  | - | $\begin{gathered} 10 \\ 2 \end{gathered}$ |  | - | 5 <br> 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS(1)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 20 ns |  | 25ns |  | 35ns |  | 45ns |  | 55ns |  | $70 \mathrm{~s}^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | MIL. | Сом'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{ICCl}^{\text {c }}$ | Operating Power Supply Current $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, Output Open,$V_{C C}=\text { Max., } f=0$ | SA | 90 |  | 90 | 100 | 90 | 100 | 90 | 100 | 90 | 100 | - | 100 | mA |
|  |  | LA | 70 |  | 70 | 80 | 70 | 80 | 70 | 80 | 70 | 80 | - | 80 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic Operating Current $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $V_{c C}=$ Max., $f=f$ Max. | SA | 120 | - | 110 | 120 | 100 | 110 | 100 | 110 | 100 | 110 | - | 110 | mA |
|  |  | LA | 100 . |  | 90 | 100 | 80 | 90 | 70 | 80 | 70 | 80 | - | 80 |  |
| $I_{\text {SB }}$ | Standby Power Supply Current (TTL Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{1 \mathrm{H}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max., Output Open } \end{aligned}$ | SA | 45 . |  | 35 | 45 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 | mA |
|  |  | LA | 30 : |  | 25 | 30 | 20 | 25 | 20 | 25 | 20 | 20 | - | 20 |  |
| $\mathrm{I}_{\text {SB } 1}$ | Full Standby Power Supply Current (CMOS Level) $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}, \mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}}$ or $\mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}}$ | SA | 20 | - | 2 | 10 | 2 | 10 | 2 | 10 | 2 | 10 | - | 10 | mA |
|  |  | LA | 2 | - | 0.05 | 0.3 | 0.05 | 0.3 | 0.05 | 0.3 | 0.05 | 0.3 | - | 0.3 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Also available: 85 and 100 ns military devices.

DATA RETENTION CHARACTERISTICS (L Version Only)

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | $\begin{aligned} & \text { 76168S } \\ & \text { TYP }^{(1)} \end{aligned}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current |  | MIL. | - | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \\ & \hline \end{aligned}$ | $\begin{aligned} & 100^{(2)} \\ & 150^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \end{aligned}$ | $\begin{aligned} & 20^{(2)} \\ & 30^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(5)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(5)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(4)}$ |  |  | ns |

## NOTES:

1. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. at $V_{C C}=2 V$
3. at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$
4. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
5. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



SSD6168-005

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


SSD6168-007
Figure 2. Output Load (for $\mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{WZ}}$, and $\mathrm{t}_{\mathrm{ow}}$ )
*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 616 \\ & 616 \end{aligned}$ <br> MIN. | $\begin{gathered} \hline \mathbf{A 2 0 ^ { ( 1 ) }} \\ \mathbf{A 2 0 ^ { ( 1 ) }} \\ \text { MAX. } \end{gathered}$ | 616 616 MIN. | $\begin{aligned} & \text { A25 } \\ & \text { A25 } \\ & \text { MAX. } \end{aligned}$ | 6168 6168 MIN. |  | 6168 6168 MIN. | A45 A45 MAX. | 6168 6168 MIN. | A55 A55 MAX. | 6168 <br> 6168 <br> MIN. | $\begin{aligned} & 70^{(2)} \\ & 70^{(2)} \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| ${ }^{\mathrm{t}} \mathrm{OH}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{L Z}$ | Chip Selection to Output in Low Z ${ }^{(3)}$ | 5 |  | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {thz }}$ | Chip Deselect to Output in High $\mathbf{Z}^{(3)}$ |  | 10 | - | 10 | - | 15 | - | 15 | - | 25 | - | 30 | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ |  |  | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Select to Power Down Time ${ }^{(3)}$ |  | \% 20 | - | 25 | - | 35 | - | 40 | - | 50 | - | 60 | ns |
| $t_{\text {RCS }}$ | Read Command Set-Up Time |  | - | -5 | - | -5 | - | -5 | - | -5 | - | -5 | - | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold Time |  | - | -5 | - | -5 | - | -5 | - | -5 | - | -5 | - | ns |
| WRITE CYCLE |  | M, |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {WC }}$ | Write Cycle Time |  |  | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {cw }}$ | Chip Select to End of Write | 20 |  | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | $20$ | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| ${ }^{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 13 | - | 13 | - | 17 | - | 20 | - | 20 | - | 25 | - | ns |
| ${ }^{\text {t }}$ H | Data Hold Time | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $t_{w z}$ | Write Enable to Output in High $Z^{(3)}$ | - | 7 | - | 7 | - | 13 | - | 20 | - | 25 | - | 30 | ns |
| $t^{\text {ow }}$ | Output Active from End of Write ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Available over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Available over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only. Also available: 85 and 100 ns military devices.
3. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


NOTES: 1. $\overline{W E}$ is high for READ cycle.
2. CS is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.
5. All READ cycle timings are referenced the last valid address to the first transitioning address.
6. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE CONTROLLED) }}{ }^{(1)}$


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text { CS }}$ CONTROLLED) ${ }^{(1)}$



NOTES: 1. $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ must be high during address transitions.
2. If $\overline{\mathrm{CS}}$ goes high simultaneously with $\overline{\mathrm{WE}}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | X | High Z | Standby |
| Read | L | H | D Out | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

NORMALIZED TYPICAL DC AND AC CHARACTERISTICS


## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS


 CMOS STATIC RAM
$256 \mathrm{~K}(32 \mathrm{~K} \times 8$-BIT $)$

ADVANCE INFORMATION IDT71256S IDT71256L

## FEATURES:

- High-speed address/chip select access time
-Military: 55/70/85ns (max.)
-Commercial: 45/55/70ns (max.)
- Low-power operation
-IDT71256S
Active: 300 mW (typ.)
Standby: $200 \mu \mathrm{~W}$ (typ.))
-IDT71256L
Active: 250 mW (typ.)
Standby: $50 \mu \mathrm{~W}$ (typ.)
- Battery backup operation - 2V data retention
- Produced with advanced high-performance CEMOS ${ }^{\text {m }}$ technology
- Single 5V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard 28 -pin DIP ( 600 mil ), 28-pin THINDIP ( 400 mil ) and 32-pin LCC
- Pin compatible with standard 256 K static RAM and EPROM
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71256 is a 262,144-bit high-speed static RAM organized as $32 \mathrm{~K} \times 8$. It is fabricated using IDT's high-performance, highreliability CEMOS technology.
Address access times as fast as 45 ns are available with typical power consumption of only 300 mW . The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, a low-power standby mode. In the full standby mode, the low-power device consumes less than $50 \mu \mathrm{~W}$, typically. The low-power version (L) offers a battery backup data retention capability where the circuit typically consumes only $20 \mu \mathrm{~W}$ operating off a 2 V battery.
All inputs and outputs of the IDT71256 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT71256 is packaged in either a 28-pin 400 mil THINDIP, a 28 -pin 600 mil DIP or 32-pin leadless chip carrier, providing high board-level packing densities.
The IDT71256 Military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performances and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP TOP VIEW

SRD71256-002

## LOGIC SYMBOL



SRD71256-004

LCC TOP VIEW

SRD71256-003


## PIN NAMES

| $\mathrm{A}_{0-14}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-8}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| GND | Ground |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |

Integrated Device Technology. Inc.

## FEATURES:

- High-speed (equal access and cycle times)
-Military - 45/55/70/85ns max.
-Commercial - 35/45/55/70ns max.
- Low-power operation
-IDT 71257S
Active: 400 mW (typ.)
Standby: $400 \mu \mathrm{~W}$ (typ.)
-IDT 71257L
Active: 350 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)
- Battery backup operation - 2 V data retention
(L version only)
- High-density industry standard 24-pin, 300 mil DIP
- Produced with advanced CEMOS ${ }^{\text {m }}$ technology
- Separate data input and output
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs/outputs TTL-compatible
- Three state outputs
- Static operation - no clocks or refresh required
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71257, a 262,144-bit high-speed static RAM organized as $256 \mathrm{~K} \times 1$, is fabricated using IDT's high-performance, highreliability technology - CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

Access times as fast as 45 ns are available, with typical power consumption of only 400 mW . The IDT71257 offers a reduced power standby mode, $I_{\text {SB1 }}$, which enables the designer to greatly reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $80 \mu \mathrm{~W}$ when operating from a 2 V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT71257 is packaged in a 24-pin, 300 mil DIP providing excellent board-level packing densities.

The IDT71257 military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



TOP VIEW
SRD71257-002

## LOGIC SYMBOL



SRD71257-003


## FEATURES:

- High-speed (equal access and cycle times)
-Military - 45/55/70/85ns max.
-Commercial - 35/45/55/70ns max.
- Low-power operation
-IDT71258S
Active: 400 mW (typ.)
Standby: $400 \mu \mathrm{~W}$ (typ.)
-IDT71258L
Active: 350 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)
- Battery backup operation - 2 V data retention (L version only)
- High-density industry standard 24-pin, 300 mil DIP
- Produced with advanced CEMOS ${ }^{\text {w }}$ technology
- Bidirectional data inputs and outputs
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs/outputs TTL-compatible
- Three state outputs
- Static operation - no clocks or refresh required
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71258, a 262,144-bit high-speed static RAM organized as $64 \mathrm{~K} \times 4$, is fabricated using IDT's high-performance, highreliability technology - CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

Access times as fast as 35 ns are available, with typical power consumption of only 400 mW . The IDT 71258 offers a reduced power standby mode, $\mathrm{I}_{\mathrm{SB} 1}$, which enables the designer to greatly reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $80 \mu \mathrm{~W}$ when operating from a 2 V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT71258 is packaged in a 24 -pin, 300 mil DIP providing excellent board-level packing densities.
The IDT71258 military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



SRD71258-002

## LOGIC SYMBOL



SRD71258-003

## DESCRIPTION:

The IDT7130/IDT7140 are high-speed 1K $\times 8$ dual-port static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7140 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.
Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {™ }}$ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 55 ns . Low-power (L) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7130/7140 devices are packaged in 48-pin sidebraze, plastic DIP, 48- or 52-pin LCC and 52-pin PLCC, with the military devices available $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004.


NOTES:

1. IDT7130 (master): $\overline{\text { BUSY }}$ is open drain output and requires pullup resistor. IDT7140 (slave): $\overline{B U S Y}$ is input.
2. Open drain output: requires pullup resistor.

## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA $^{\text {G }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.0 | W |
| IOUT | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability



52-PIN LCC \& PLCC TOP VIEW

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7130S IDT7140S MIN. MAX. |  | IDT7130L IDT7140L MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{H}_{\mathrm{L},}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {LO }}$ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.2 | 6.0 | 2.2 | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | $-1.0{ }^{(1)}$ | 0.8 | $-1.0{ }^{(1)}$ | 0.8 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ ) | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Open Drain Output Low Voltage ( $\overline{\mathrm{BUSY}}, \overline{\mathrm{INT}}$ ) | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTES:

1. $V_{I L} \min .=-3.5 \mathrm{~V}$ for pulse width less than 30 ns

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) $\left(V_{C C}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION |  | VERSION | $\begin{aligned} & 7130 \times 55^{(2)} \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 / 100 \\ & 7140 \times 90 / 100 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 120^{(3)} \\ & 7140 \times 120 \\ & \hline \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP(4) | MAX | TYP(4) | MAX | TYP(4) | MAX | TYP(4) | MAX |  |
| Icc | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ <br> Outputs Open | MIL. |  | $\begin{aligned} & \hline \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{aligned} & \hline 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 225 \\ & 180 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 185 \\ & 150 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 185 \\ & 150 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \\ & \hline \end{aligned}$ | - | - |  |  |
| ${ }^{\text {sB1 }}$ | Standby Current (Both Ports-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 55 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | mA |  |
|  |  |  | COM'L. | $\begin{aligned} & \hline \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 50 \\ & 30 \end{aligned}$ | - | - |  |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | mA |  |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{gathered} 115 \\ 85 \end{gathered}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{gathered} 110 \\ 85 \end{gathered}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 110 \\ & 75 \end{aligned}$ | - | $\bar{Z}$ |  |  |
| $\mathrm{I}_{\text {SB3 }}$ | Full Standby Current (Both Ports-All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports } \overline{C E}_{L} \text { and } \\ & \overline{C E}_{R} \geq V_{C C}-0.2 \mathrm{~V} \\ & V_{I N} \geq V_{C C}-0.2 \mathrm{~V} \text { or } \\ & V_{I N} \leq 0.2 \mathrm{~V} \end{aligned}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |  |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{gathered} \hline 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | - | - |  |  |
| $\mathrm{I}_{\text {SB4 }}$ | Full Standby Current (One Port-All CMOS Level Inputs) | One Port $\overline{C E}_{L}$ or $\overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open | MIL. | S |  | - | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 110 \\ & 80 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | mA |  |
|  |  |  | COM'L. | S | 40 35 | $\begin{aligned} & 90 \\ & 70 \end{aligned}$ | 40 35 | $\begin{aligned} & 90 \\ & 70 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 90 \\ & 65 \end{aligned}$ | - | - |  |  |

## NOTES:

1. $X$ in part numbers represents versions ( $S$ or L ).
2. Available in Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. Available in Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

DATA RETENTION CHARACTERISTICS (L Version Only)

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{aligned} & \text { IDT7130L/IDT7140L } \\ & \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{aligned}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DR }}$ | $V_{C C}$ for Retention Data | $\begin{array}{l\|l} \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} & \mathrm{MIL} \\ \hline \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} & \end{array}$ |  | 2.0 | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current |  |  | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2, and 3 |



SRD7130-005
Figure 1.
Output Load


SRD7130-006
Figure 2.
Output Load
(for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )
*Including scope and jig.


SRD7130-007
Figure 3. $\overline{\text { BUSY }}$ and $\overline{\text { INT }}$ Output Load (IDT7130 only)

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE



## READ CYCLE

| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 |
| $\mathrm{t}_{\mathrm{ACE}}$ | Chip Enable Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 |
| $\mathrm{t}_{\mathrm{AOE}}$ | Output Enable Access Time | - | 35 | - | 40 | - | 40 | - | 40 | - | 60 |
| ns |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold From Address Change | 0 | - | 0 | - | 10 | - | 10 | - | 10 | - |
| $\mathrm{t}_{\mathrm{LZ}}$ | Output Low Z Time ${ }^{(1,4)}$ | 5 | - | 5 | - | - | 5 | - | 5 | - | 5 |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output High Z Time |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Chip Disable to Power Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 |

## WRITE CYCLE

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time ${ }^{(10)}$ | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{EW}}$ | Chip Enable to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |
| $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width | 40 | - | 50 | - | 60 | - | 60 | - | 70 | - |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Valid to End of Write | 20 | - | 30 | - | 40 | - | 40 | - | 40 | - |
| $\mathrm{t}_{\mathrm{HZ}}$ | Output High Z Time ${ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | ns |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WZ}}$ | Write Enabled to Output in High Z $\mathrm{Z}^{(1,4)}$ | - | 30 | - | 35 | 0 | 40 | 0 | 40 | 0 | 50 |
| $\mathrm{t}_{\mathrm{OW}}$ | Output Active From End of Write ${ }^{(1,4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |


| BUSY TIMING |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {w }}$ w | Write to $\overline{\mathrm{BUSY}}{ }^{(5,8)}$ | -10 | - | -10 | - | -10 | - | -10 | - | -10 | - | ns |
| $\mathrm{t}_{\text {WH }}$ | Write Hold After $\overline{\text { BUSY }}^{(9)}$ | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| $t_{\text {BAA }}$ | $\overline{\text { BUSY Access Time to Address }}$ | - | 45 | - | 45 | - | 45 | - | 50 | - | 60 | ns |
| $t_{\text {BDA }}$ | $\overline{\text { BUSY }}$ Disable Time to Address | - | 40 | - | 40 | - | 45 | - | 50 | - | 60 | ns |
| $t_{B A C}$ | $\overline{\text { BUSY }}$ Access Time to Chip Enable | - | 35 | - | 35 | - | 45 | - | 50 | - | 60 | ns |
| $t_{B D C}$ | $\overline{\text { BUSY }}$ Disable time to Chip Enable | - | 30 | - | 30 | - | 45 | - | 50 | - | 60 | ns |
| ${ }^{\text {twod }}$ | Write Pulse to Data Delay ${ }^{(6)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| $\mathrm{t}_{\text {DDD }}$ | Write Data Valid to Read Data Delay ${ }^{(6)}$ | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $t_{\text {APS }}$ | Arbitration Priority Set Up Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {BDD }}$ | BUSY Disable to Valid Data ${ }^{(7)}$ | - | Note 7 | - | Note 7 | - | Note 7 | - | Note 7 | - | Note 7 | ns |

## INTERRUPT TIMING

| $\mathrm{t}_{\mathrm{AS}}$ | Address Set Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {INS }}$ | Interrupt Set Time | - | 45 | - | 50 | - | 55 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{INR}}$ | Interrupt Reset Time | - | 45 | - | 50 | - | 55 | - | 60 | - | 70 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1, 2 \& 3).
2. Available over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. Available over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For Slave part (IDT7140) only.
6. Port to port delay through RAM cells from writing port to reading port.
7. $t_{B D D}$ is a calculated parameter and is the greater of $0, t_{\text {WDD }}-t_{W P}$ (actual) or $\mathrm{t}_{\text {DDD }}{ }^{-1} \mathrm{t}_{\mathrm{DW}}$ (actual).
8. To ensure that the write cycle is inhibited during contention.
9. To ensure that a write cycle is completed after contention.
10. For MASTER/SLAVE combination, $t_{W C}=t_{B A A}+t_{W R}+t_{W P}$.

TIMING WAVEFORM OF READ CYCLE NO. 1 EITHER SIDE $(1,2,6)$


TIMING WAVEFORM OF READ CYCLE NO. 2 EITHER SIDE(1,3)


TIMING WAVEFORM OF READ WITH BUSY


TIMING WAVEFORM OF WRITE WITH BUSY


SRD7130-024

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER( ${ }^{\mathbf{1}}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 10 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 EITHER SIDE(4,7)

timing waveform of write cycle no. 2 EITHER SIDE(4,7)


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1 CE ARBITRATION
$\overline{\mathrm{CE}}_{\mathrm{L}}$ VALID FIRST:


SRD7130-013
$\overline{C E}_{\text {R }}$ VALID FIRST


SRD7130-012

TIMING WAVEFORM OF CONTENTION CYCLE NO. 2 ADDRESS VALID ARBITRATION(5) LEFT ADDRESS VALID FIRST:


SRD7130-014

RIGHT ADDRESS VALID FIRST:


SRD7130-015

TIMING WAVEFORM OF INTERRUPT MODE $(5,8)$
LEFT SIDE SETS $\overline{\operatorname{NT}}_{\mathrm{r}}$ :


RIGHT SIDE CLEARS $\overline{\operatorname{INT}}_{\mathrm{R}}$ :


RIGHT SIDE SETS INTL:


## LEFT SIDE CLEARS $\overline{\mathrm{NT}} \mathrm{L}:$



## NOTES:

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
3. Addresses valid prior to or coincident with $\overline{C E}$ transition low.
4. If $\overline{C E}$ goes high simultaneously with $R / \bar{W}$ high, the outputs remain in the high impedance state.
5. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$.
6. $\overline{O E}=V_{I L}$.
7. $\underline{R} / \bar{W}=V_{I H}$ during address transition.
8. $\overline{\mathbb{N T}}_{\mathrm{R}}$ and $\overline{\mathbb{N T}}_{\mathrm{L}}$ are reset (high) during power up

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEM



SRD7130-025

## NOTE:

1. No arbitration in IDT7140 (SLAVE). BUSY-IN inhibits write in IDT7140 (SLAVE)

## FUNCTIONAL DESCRIPTION:

The IDT7130/40 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7130/40 has an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control $(\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.
The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{NT}_{\mathrm{L}}}$ ) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag $\left(\overline{\mathrm{NT}}_{\mathrm{R}}\right)$ is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( $\left(\overline{\mathrm{NT}}_{\mathrm{R}}\right)$, the right port must read the memory location 3FF. The message ( 8 -bits) at 3FE or 3FF is user-defined. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active $\overline{B U S Y}$ flag will be set for the delayed port.
The $\overline{\mathrm{BUSY}}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{B U S Y}$ flag. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has $\overline{\mathrm{BUSY}}$
set LOW. The delayed port will have access when $\overline{B U S Y}$ goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the onchip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ for access; or (2) if the $\overline{\mathrm{CEs}}$ are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $L \overline{B U S Y}$ while another activates its $R \overline{B U S Y}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the $\overline{B U S Y}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{\mathrm{BUSY}}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{B U S Y}$ from the MASTER.

## TRUTH TABLES

## TABLE I - NON-CONTENTION READ/WRITE CONTROL

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| R/W | CE | $\overline{O E}$ | $\mathrm{D}_{0-7}$ |  |
| X | H | X | Z | Port Disabled and in Power Down Mode, $I_{\text {SB } 1}$ or $I_{\text {SB } 4}$ |
| X | H | X | Z | $\overline{C E}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{H}$, Power Down Mode, $\mathrm{I}_{\mathrm{SB} 1}$ or $\mathrm{I}_{\mathrm{SB} 3}$ |
| L | L | X | DATA $_{\text {IN }}$ | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATA $_{\text {OUT }}$ | Data in Memory Output on Port( ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |
| - | - | - | - | Data in Memory Output on Right Port |

NOTES:

1. $A_{O L}-A_{g L} \neq A_{O R}-A_{9 R}$
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see $t_{\text {WDD }}$ and $t_{D D D}$ timing.
$H=H I G H, L=L O W, X=$ DON'T CARE, $Z=$ HIGH IMPEDANCE
TABLE II - INTERRUPT FLAG(1)

| LEFT PORT |  |  |  |  | RIGHT PORT |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}_{L}$ | $\overline{\mathbf{C E}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{\mathbf{g L}}$ | $\overline{\text { INT }}_{\text {L }}$ | R/ $\bar{W}_{\text {R }}$ | $\overline{\mathbf{C E}}_{\text {R }}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | $A_{0 L}-A_{\text {R }}$ | $\overline{\text { INT }}_{\text {R }}$ |  |
| L | L | X | 3FF | X | X | X | X | X | L ${ }^{(2)}$ | Set Right $\overline{\mathrm{TNT}}_{\mathrm{R}}$ Flag |
| X | X | X | X | X | X | L | L | 3FF | $H^{(3)}$ | Reset Right $\overline{\mathrm{INT}}_{\mathrm{R}}$ Flag |
| X | X | X | X | L(3) | L | L | X | 3FE | X | Set Left $\overline{\mathrm{INT}}_{\text {L }}$ Flag |
| X | L | L | 3FE | $H^{(2)}$ | X | X | X | X | X | Reset Left $\mathrm{INT}_{L}$ Flag |

NOTES:

1. Assumes $\overline{B U S Y}_{L}=\overline{B U S Y}_{R}=H$.
2. If $\overline{B U S Y}_{L}=L$, then $N C$.
3. If $\overline{B U S Y}_{R}=L$, then NC.
$H=H I G H, L=L O W, X=$ DON'T CARE, NC = NO CHANGE

TABLE III - ARBITRATION

| LEFT PORT |  | RIGHT PORT |  | FLAGS ${ }^{(1)}$ |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C E}}_{\text {L }}$ | $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{9 \mathrm{~L}}$ | $\overline{C E}_{\text {R }}$ | $A_{0 R}-A_{9 R}$ | $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\text { BUSY }}_{\text {R }}$ |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\neq A_{0 R}-A_{9 R}$ | L | $\neq \mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{9 \mathrm{~L}}$ | H | H | No Contention |
| ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | LV5R | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| $\overline{\text { CE ARBITRATION WITH ADDRESS MATCH BEFORE }}$ CE |  |  |  |  |  |  |
| LL5R | $=A_{0 R}-A_{9 R}$ | LL5R | $=A_{0 L}-A_{9 L}$ | H | L | L-Port Wins |
| RL5L | $=A_{0 R}-A_{9 R}$ | RL5R | $=A_{0 L}-A_{9 L}$ | L | H | R-Port Wins |
| LW5R | $=A_{0 R}-A_{9 R}$ | LW5R | $=A_{0 L}-A_{9 L}$ | H | L | Arbitration Resolved |
| LW5R | $=A_{0 R}-A_{9 R}$ | LW5R | $=A_{O L}-A_{9 L}$ | L | H | Arbitration Resolved |

## NOTE:

1. INT Flags Don't Care.

X = DON'T CARE, $\mathrm{L}=$ LOW, $\mathrm{H}=\mathrm{HIGH}$
LV5R $=$ Left Address Valid $\geq 5 n$ s before right address.
RV5R $=$ Right Address Valid $\geq 5$ ns before left address.

Same $=$ Left and Right Addresses match within 5ns of each other.
LL5R $=$ Left $\overline{C E}=$ LOW $\geq 5 n$ s before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5$ ns before Left $\overline{C E}$.
LW5R = Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

## FEATURES:

- High-speed access
- Military: 70/90/100/120ns (max.)
-Commercial: 55/70/90/100ns (max.)
- Low-power operation
-IDT7132/42S
Active: 325 mW (typ.)
Standby: 5mW (typ.)
- IDT7132/42L

Active: 325 mW (typ.)
Standby: 1 mW (typ.)

- MASTER IDT7132 easily expands data bus width to 16-or-more bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- $\overline{\text { BUSY }}$ output flag on IDT7132; $\overline{\text { BUSY }}$ input on IDT7142
- Fully asynchronous operation from either port
- Battery backup operation - 2 V data retention
- TTL compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7132/IDT7142 are high-speed $2 \mathrm{~K} \times 8$ dual-port static RAMs. The IDT7132 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7142 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\top M}$ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 55 ns . Low-power (L) versions offer battery backup data retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7132/7142 devices are packaged in either a 48-pin sidebraze or plastic DIP, or 48- or 52-pin LCC and 52-pin PLCC, with the military devices available $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004.

## FUNCTIONAL BLOCK DIAGRAM



SRD7132-001
NOTE:

1. IDT7132 (master): $\overline{\mathrm{BUSY}}$ is open drain output and requires pullup resistor.

IDT7142 (slave): $\overline{B U S Y}$ is input.

## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT $^{\text {SOUT }}$ | Power Dissipation | 1.0 | W |
| IOUT Output Current | 50 | mA |  |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C c}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply VoItage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7132S <br> IDT7142S |  | $\begin{aligned} & \text { IDT7132L } \\ & \text { IDT7142L } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11.1 | Input Leakage Current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $H_{\text {LO }}$ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.2 | 6.0 | 2.2 | 6.0 | V |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Input Low Voitage |  | -1.0(1) | 0.8 | -1.0(1) | 0.8 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ ) | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | v |
|  |  | $\mathrm{I}_{\text {OL }}=8 \mathrm{~mA}$ | - | 0.5 | - | 0.5 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Open Drain Output Low Voltage ( $\overline{\mathrm{BUSY}}, \mathrm{INT}$ ) | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTES:

1. $\mathrm{V}_{\mathrm{IL}}$. min. -3.5 V for pulse width less than 30 ns .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | TEST CONDITION |  | VERSION | $\begin{aligned} & 7132 \times 55^{(2)} \\ & 7142 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 70 \\ & 7142 \times 70 \end{aligned}$ |  | $\begin{array}{l\|} \hline 7132 \times 90 / 100 \\ 7142 \times 90 / 100 \\ \hline \end{array}$ |  | $\begin{aligned} & 7132 \times 120^{(3)} \\ & 7142 \times 120 \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP(4) | MAX | TYP(4) | MAX | TYP(4) | MAX | TYP(4) | MAX |  |
| ${ }^{\text {cco }}$ | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ <br> Outputs Open | MIL. |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 225 \\ & 180 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 185 \\ & 150 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 185 \\ & 150 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & \hline 170 \\ & 120 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \end{aligned}$ | - | - |  |  |
| ${ }^{\text {SB1 }}$ | Standby Current (Both Ports-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 55 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | mA |  |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 60 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 50 \\ & 30 \end{aligned}$ | - | - |  |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ |  | - | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | mA |  |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{gathered} 115 \\ 85 \end{gathered}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{gathered} 110 \\ 85 \end{gathered}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{gathered} 110 \\ 75 \end{gathered}$ | - | - |  |  |
| $\mathrm{I}_{\text {SB3 }}$ | Full Standby Current (Both Ports-All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports } \overline{C E}_{L} \text { and } \\ & \overline{C E}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ |  | - | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | mA |  |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | - | - |  |  |
| $\mathrm{I}_{\text {SB4 }}$ | Full Standby Current (One Port-All CMOS Level Inputs) | One Port $\overline{\mathrm{CE}}_{\mathrm{L}}$ or <br> $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or <br> $V_{\text {IN }} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open | MIL. | $\underset{L}{S}$ | - | $-$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | mA |  |
|  |  |  | COM'L. | S | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 90 \\ & 70 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 90 \\ & 70 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 90 \\ & 65 \end{aligned}$ | - | - |  |  |

## NOTES:

1. $X$ in part numbers represents versions ( $S$ or $L$ ).
2. Available in Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. Available in Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

DATA RETENTION CHARACTERISTICS (L Version Only)

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{aligned} & \text { ID7 } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & \text { 30L/ID } \\ & \text { TYP. }{ }^{(1)} \end{aligned}$ | $40 \mathrm{~L}$ <br> MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{gathered} V_{C C}=2.0 \mathrm{~V}, \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{gathered}$ |  | 2.0 | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current |  | MIL | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
. $t_{R C}=$ Read Cycle Time
2. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1,2 , and 3 |



SRD7132-005
Figure 1.
Output Load


SRD7132-006

Figure 2.
Output Load
(for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )
*Including scope and jig.


SRD7132-007
Figure 3.
BUSY Output
Load (IDT7132 only)

## AC ELECTRICAL CHARACTERISTICS OVER THE

## OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT7132S/L55 }{ }^{(2)} \\ & \text { IDT7142S/L55 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7132S/L70 } \\ & \text { IDT7142S/L70 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | IDT7132S/L90 IDT7142S/L90 MIN. MAX. |  | $\begin{aligned} & \text { IDT7132S/L100 } \\ & \text { IDT7142S/L100 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7132S/L120 (3) } \\ & \text { IDT7142S/L120 } \\ & \text { MIN. MAX. } \\ & \text { MIN. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| $t_{\text {A }}$ | Address Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $\mathrm{t}_{\text {ACE }}$ | Chip Enable Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $\mathrm{t}_{\mathrm{AOE}}$ | Output Enable Access Time | - | 35 | - | 40 | - | 40 | - | 40 | - | 60 | ns |
| ${ }^{\text {toh }}$ | Output Hold From Address Change | 0 | - | 0 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {LZ }}$ | Output Low Z Time ${ }^{(1,4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H z}$ | Output High Z Time ${ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

## WRITE CYCLE

| ${ }^{\text {w }}$ w | Write Cycle Time ${ }^{(10)}$ | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{EW}}$ | Chip Enable to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 40 | - | 50 | - | 55 | - | 55 | - | 65 | - | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {dw }}$ | Data Valid to End of Write | 20 | - | 30 | - | 40 | - | 40 | - | 40 | - | ns |
| $t_{\text {Hz }}$ | Output High Z Time ${ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {wz }}$ | Write Enabled to Output in High ${ }^{(1,4)}$ | - | 30 | - | 35 | 0 | 40 | 0 | 40 | 0 | 50 | ns |
| tow | Output Active From End of Write ${ }^{(1,4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| BUSY TIMING |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {w }}$ ( ${ }_{\text {w }}$ | Write to $\overline{\text { BUSY }}^{(5,8)}$ | -10 | - | -10 | - | -10 | - | -10 | - | -10 | - | ns |
| ${ }^{\text {twh }}$ | Write Hold After $\overline{\text { BUSY }}^{(9)}$ | 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| $t_{\text {baA }}$ | $\overline{\text { BUSY }}$ Access Time to Address | - | 45 | - | 45 | - | 45 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\text {BDA }}$ | $\overline{\text { BUSY }}$ Disable Time to Address | - | 40 | - | 40 | - | 45 | - | 50 | - | 60 | ns |
| $t_{\text {baC }}$ | $\overline{\text { BUSY }}$ Access Time to Chip Enable | - | 35 | - | 35 | - | 45 | - | 50 | - | 60 | ns |
| $t_{\text {boC }}$ | $\overline{\text { BUSY }}$ Disable time to Chip Enable | - | 30 | - | 30 | - | 45 | - | 50 | - | 60 | ns |
| ${ }^{\text {twod }}$ | Write Pulse to Data Delay ${ }^{(6)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Delay ${ }^{(6)}$ | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| $\mathrm{t}_{\text {BDD }}$ | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(7)}$ | - | Note 7 | - | Note 7 | - | Note 7 | - | Note 7 | - | Note 7 | ns |
| $\mathrm{t}_{\text {APS }}$ | Arbitration Priority Set Up Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures $1,2 \& 3$ ).
2. Available over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. Available over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For Slave part (IDT7142) only.
6. Port to port delay through RAM cells from writing port to reading port.
7. $t_{B D D}$ is a calculated parameter and is the greater of $0, t_{W D D}{ }^{-t_{W P}}$ (actual) or $t_{D D D}-t_{D W}$ (actual).
8. To ensure that the write cycle is inhibited during contention.
9. To ensure that a write cycle is completed after contention.
10. For MASTER/SLAVE combination, $t_{W C}=t_{B A A}+t_{W R}+t_{W P}$.

TIMING WAVEFORM OF READ CYCLE NO. 1 EITHER SIDE(1,2,6)


TIMING WAVEFORM OF READ CYCLE NO. 2 EITHER SIDE( 1,3 )


TIMING WAVEFORM OF READ WITH BUSY


TIMING WAVEFORM OF WRITE WITH BUSY


SRD7130-024

TIMING WAVEFORM OF WRITE CYCLE NO. 1 EITHER SIDE(4,7)


TIMING WAVEFORM OF WRITE CYCLE NO. 2 EITHER SIDE $(4,7)$


SRD7130-011
timing waveform of contention cycle no. 1 CE ARBITRATION
$\overline{\mathrm{CE}}_{\mathrm{L}}$ VALID FIRST:


## $\overline{C E}_{\mathbf{R}}$ VALID FIRST



SRD7130-012

TIMING WAVEFORM OF CONTENTION CYCLE NO. 2 ADDRESS VALID ARBITRATION(5) LEFT ADDRESS VALID FIRST:


SRD7130-014

## RIGHT ADDRESS VALID FIRST:



## NOTES:

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{I L}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.

If $\overline{C E}$ goes high simultaneously with $R / \bar{W}$ high, the outputs remain in the high impedance state
$\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$.
$\overline{O E}=V_{I L}$.
7. $R / \bar{W}=V_{I H}$ during address transition

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEM



SRD7130-025

## NOTE:

1. No arbitration in IDT7 142 (SLAVE). $\overline{B U S Y}$-IN inhibits write in IDT7142 (SLAVE).

## FUNCTIONAL DESCRIPTION:

The IDT7132/42 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The $\overline{B U S Y}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between
$\mathrm{CE}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ for access; or (2) if the $\overline{\mathrm{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its L BUSY while another activates its R BUSY signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.
To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has $\overline{B U S Y}$ inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the $\overline{B U S Y}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{\mathrm{BUSY}}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.
The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{B U S Y}$ from the MASTER.

## TRUTH TABLES

## TABLE I - NON-CONTENTION READ/WRITE CONTROL

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| R/ $\overline{\mathbf{W}}$ | CE | $\overline{\text { OE }}$ | $\mathrm{D}_{0-7}$ |  |
| X | H | X | Z | Port Disabled and in Power Down Mode, $I_{\text {SB } 1}$ or $I_{\text {SB } 4}$ |
| x | H | x | z | $\overline{C E}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{H}$, Power Down Mode, $\mathrm{I}_{\mathrm{SB} 1}$ or $\mathrm{I}_{\mathrm{SB} 3}$ |
| L | L | X | DATA $_{\text {IN }}$ | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATA $_{\text {OUT }}$ | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |
| - | - | - | - | Data in Memory Output on Right Port |

## NOTES:

1. $A_{O L}-A_{10 L} \neq A_{O R}-A_{10 R}$
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see $t_{W D D}$ and $t_{D D D}$ timing.
$H=H I G H, L=L O W, X=$ DON'T CARE, $Z=$ HIGH IMPEDANCE

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 10 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## TABLE II - ARBITRATION

| LEFT PORT |  | RIGHT PORT |  | FLAGS ${ }^{(1)}$ |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}{ }_{L}$ | $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{10 \mathrm{~L}}$ | $\overline{C E}_{\text {R }}$ | $A_{O R}-A_{10 R}$ | $\overline{B U S Y}^{\text {L }}$ | BUSY $_{\text {f }}$ |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\neq \mathrm{A}_{0 R} \mathrm{~A}_{10 \mathrm{R}}$ | L | $\neq \mathrm{A}_{0 L}-\mathrm{A}_{10 \mathrm{~L}}$ | H | H | No Contention |
| ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | LV5R | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| CE ARBITRATION WITH ADDRESS MATCH BEFORE CE |  |  |  |  |  |  |
| LL5R | $=A_{\text {OR }}-A_{\text {AOR }}$ | LL5R | $=A_{0 L}-A_{10 L}$ | H | L | L-Port Wins |
| RL5L | $=A_{0 R}-A_{10 R}$ | RL5L | $=A_{0 L}-A_{10 L}$ | L | H | R-Port Wins |
| LW5R | $=A_{0 R}-A_{10 R}$ | LW5R | $=\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{10 \mathrm{~L}}$ | H | L | Arbitration Resolved |
| LW5R | $=A_{0 R}-A_{10 R}$ | LW5R | $=\mathrm{A}_{0 L}-\mathrm{A}_{10 \mathrm{~L}}$ | L | H | Arbitration Resolved |

## NOTE:

1. INT Flags Don't Care

X = DON'T CARE, L = LOW, $\mathrm{H}=\mathrm{HIGH}$
LV5R = Left Address Valid $\geq 5$ ns before right address.
RV5L $=$ Right Address Valid $\geq 5 \mathrm{~ns}$ before left address.
Same = Left and Right Addresses match within 5ns of each other.
LL5R = Left $\overline{C E}=L O W \geq 5$ ns before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5$ ns before Left $\overline{C E}$.
LW5R = Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

## FEATURES:

- High-speed access
-Military: 55/70/90/100ns (max.)
-Commercial: 45/55/70/90ns (max.)
- Low-power operation
-IDT71322S
Active: 325 mW (typ.)
Standby: 5mW (typ.)
-IDT71322L
Active: 325 mW (typ.)
Standby: 1 mW (typ.)
- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation - 2 V data retention
- TTL compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71322 is an extremely high-speed $2 \mathrm{~K} \times 8$ dual-port static RAM with full on-chip hardware support of semaphore signalling between the two ports.
the IDT71322 provides two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.
Fabricated using IDT's CEMOS ${ }^{\text {M }}$ high-performance technology, this device typically operates on only 325 mW of power at maximum access times as fast as 45 ns . Low-power (L) versions offer battery backup data retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.
The IDT71322 is packaged in either a 48 -pin sidebraze or plastic DIP or 52-pin LCC, with the military devices available 100\% processed in compliance to the test methods of MIL-STD-883, Method 5004.

FUNCTIONAL BLOCK DIAGRAM




## FEATURES:

- High-speed access
-Military: 90/100/120ns (max.)
-Commercial: 70/90/100ns (max.)
- Low-power operation
—IDT7133/43S
Active: 325 mW (typ.)
Standby: 5mW (typ.)
-IDT7133/43L
Active: 325 mW (typ.)
Standby: 1 mW (typ.)
- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32-or-more bits using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- $\overline{B U S Y}$ output flag on IDT7133; $\overline{B U S Y}$ input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation - 2V data retention
- TTL compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 68-pin PGA, DIP ( 600 mil, 70 mil centers), LCC
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7133/IDT7143 are high-speed $2 \mathrm{~K} \times 16$ dual-port static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {™ }}$ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 70ns. Low-power (L) versions offer battery backup data retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

Both the IDT7133/7143 2K $\times 16$ devices have identical pinouts. Each are packaged in either a 68-pin PGA, sidebraze or plastic DIP or LCC, with the military devices available $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004.

## FUNCTIONAL BLOCK DIAGRAM



NOTE:

1. IDT7133 (MASTER): $\overline{\text { BUSY }}$ is open drain output and requires pullup resistor.

SRD7133-002
IDT7143 (SLAVE): $\overline{B U S Y}$ is input.
2. $L B=$ LOWER BYTE

UB = UPPER BYTE
CEMOS is a trademark of Integrated Device Technology, Inc.


UB = UPPER BYTE
LB = LOWER BYTE


## FEATURES:

- High-speed access
-Military: 55/70/90/100ns (max.)
-Commercial: 45/55/70/90ns (max.)
- Low-power operation
-IDT7134S
Active: 325 mW (typ.)
Standby: 5mW (typ.)
-IDT7134L
Active: 325 mW (typ.)
Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- Battery backup operation - 2 V data retention
- TTL compatible, single $+5 \mathrm{~V}( \pm 10 \%)$ power supply
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7134 is an extremely high-speed $4 \mathrm{~K} \times 8$ dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed.
The IDT7134 provides two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.
Fabricated using IDT's CEMOS ${ }^{\text {™ }}$ high-performance technology, these dual ports typically operate on only 325 mW of power at maximum access times as fast as 45 ns . Low power (L) versions offer battery backup data retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.
The IDT7134 is packaged in either a 48-pin sidebraze or plastic DIP or LCC, with the military devices available $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004.


SDR7134-001

## PIN CONFIGURATIONS



DIP TOP VIEW


CMOS DUAL-PORT RAM 32 K (4K x 8-BIT) WITH SEMAPHORE

## FEATURES:

- High-speed access
—Military: 55/70/90/100ns (max.)
—Commercial: 45/55/70/90ns (max.)
- Low-power operation
—IDT71341S
Active: 325 mW (typ.)
Standby: 5mW (typ.)
- IDT71341L

Active: 325 mW (typ.)
Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation - 2 V data retention
- TTL compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71341 is an extremely high-speed $4 \mathrm{~K} \times 8$ dual-port static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71341 provides two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$, permits the on-chip circuitry of each port to enter a very low standby power mode (both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ high).

Fabricated using IDT's CEMOS ${ }^{\text {™ }}$ high-performance technology, this device typically operates on only 325 mW of power at maximum access times as fast as 45 ns . Low-power (L) versions offer battery backup data retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT71341 military devices are available $100 \%$ processed in compliance to the test methods of MIL-STD-883, Class B, Method 5004.

## FUNCTIONAL BLOCK DIAGRAM



## FEATURES:

- High-speed address/chip select access time Military - 35/45/55/70/85/100/120/150/200ns (max.) Commercial - 30/35/45/55/70ns (max.)
- Low-power operation
-IDT7164S
Active: 300 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)
-IDT7164L
Active: 250 mW (typ.)
Standby: $30 \mu \mathrm{~W}$ (typ.)
- Battery Backup operation - 2V data retention voltage (L Version only)
- Produced with advanced CEMOS ${ }^{\text {™ }}$ high-performance technology
- Single 5V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard 28 -pin DIP ( 600 mil ), 28-pin THINDIP ( 400 mil ) and 32-pin LCC
- Pin compatible with standard 64 K static RAM and EPROM
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7164 is a 65,536 bit high-speed static RAM organized as $8 \mathrm{~K} \times 8$. It is fabricated using IDT's high-performance, highreliability CEMOS technology.

Address access times as fast as 30 ns are available with typical power consumption of only 250 mW . The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}_{1}$ goes high or $\mathrm{CS}_{2}$ goes low, the circuit will automatically go to, and remain in, a low power standby mode. In the full standby mode, the low power device consumes less than $30 \mu \mathrm{~W}$ typically. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $10 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7164 is packaged in either a 28 -pin, 400 mil THINDIP; a 28 -pin, 600 mil DIP or 32-pin leadless chip carrier, providing high board-level packing densities.

The IDT7164 Military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



SRD7164-001

## PIN CONFIGURATIONS



SDR7164-002

> DIP
> TOP VIEW


## PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{12}$ | ADDRESS | $\overline{\mathrm{WE}}$ | WRITE ENABLE |
| :--- | :--- | :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1}-1 / \mathrm{O}_{8}$ | DATA INPUT/OUTPUT | $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| $\overline{\mathrm{CS}}_{1}$ | CHIP SELECT | GND | GROUND |
| $\mathrm{CS}_{2}$ | CHIP SELECT | $\mathrm{V}_{\mathrm{CC}}$ | POWER |

## LOGIC SYMBOL



SDR7164-004

## ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{I L} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | IDT7164S <br> MIN. TYP. ${ }^{(1)}$ MAX. |  |  | $\begin{gathered} \text { IDT7164L } \\ \text { MIN. TYP } \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|I_{\text {L }}\right\|$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max.; $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\text {CC }}$ | MIL. COM'L. | - | - | 10 5 | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\left\|\mathrm{L}_{\text {LO }}\right\|$ | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{CS}_{1}=\mathrm{V}_{1 H}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | MIL. COM'L. |  | - | 10 5 | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

## NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 30ns |  | 35ns |  | 45ns |  | 55ns |  | 70ns |  | $85 \mathrm{~ns}^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | сом'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | Сом'L. | MIL. | Сом'L. | MIL. | сом'L. | MIL. |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Operating Power Supply Current $\mathrm{CS}_{1}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{CS}_{2}=\mathrm{V}_{\mathrm{IH}}$ $V_{C C}=$ Max., $f=0$ | S | 90 |  | 90 | 100 | 90 | 100 | 90 | 100 | 90 | 100 | - | 100 | mA |
|  |  | L | 80 |  | 80 | 90 | 80 | 90 | 80 | 90 | 80 | 90 | - | 90 |  |
| ${ }^{\text {CCO2 }}$ | Dynamic Operating Current $\overline{\mathrm{CS}}_{1}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{CS}_{2}=\mathrm{V}_{\mathrm{IH}}$ $V_{C C}=$ Max., $f=f$ Max. | S | 160 |  | 150 | 160 | 150 | 160 | 150 | 160 | 150 | 160 | - | 160 | mA |
|  |  | L | 140 |  | 130 | 140 | 120 | 130 | 115 | 125 | 110 | 120 | - | 120 |  |
| $I_{S B}$ | Standby Power Supply Current (TTL Level)$\begin{aligned} & \overline{C S}_{1} \geq \mathrm{V}_{1 \mathrm{H}}, \text { or } \mathrm{CS}_{2} \leq \mathrm{V}_{1 \mathrm{~L}} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max., Output Open } \end{aligned}$ | S | 20 | - | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 | - | 20 | mA |
|  |  | L |  |  | 3 | 5 | 3 | 5 | 3 | 5 | 3 | 5 | - | 5 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current (CMOS Level) <br> 1. $\overline{\mathrm{CS}}_{1} \geq \mathrm{V}_{\mathrm{HC}}$ and $\mathrm{CS}_{2} \geq \mathrm{V}_{\mathrm{HC}}$ <br> 2. $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}}, \mathrm{V}_{\mathrm{CC}}=$ Max. | S | 15 | - | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | - | 20 | mA |
|  |  | L | 0.2 | - | 0.2 | 1.0 | 0.2 | 1.0 | 0.2 | 1.0 | 0.2 | 1.0 | - | 1.0 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. Also available: $100,120,150$ and 200 ns military devices.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | TYP.(1) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ${ }_{2.0 \mathrm{~V}}^{\mathrm{v}_{\mathrm{cc}} @_{3.0 \mathrm{~V}}}$ | $\mathrm{V}_{2.0 \mathrm{cc} @_{3.0 \mathrm{~V}}}$ |  |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - | 2.0 | - - | - - | V |
| ${ }^{\text {c Codr }}$ | Data Retention Current | 1. $\overline{\mathrm{CS}}_{1} \geq \mathrm{V}_{\mathrm{HC}}, \& \mathrm{CS}_{2} \geq \mathrm{V}_{\mathrm{HC}}$ <br> 2. $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}}$ | - | $\begin{array}{ll} \hline 10 & 15 \\ 10 & 15 \\ \hline \end{array}$ | $\begin{array}{rr} 200 & 300 \\ 60 & 90 \end{array}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselect to Data Retention Time |  | 0 | - | - | ns |
| $t_{R}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - | - | ns |
| $\mid \mathrm{lul}^{(3)}$ | Input Leakage Current |  | - | - | 2 | $\mu \mathrm{A}$ |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{R C}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1 and 2 |



SDR7164-006
Figure 1. Output Load


SDR7164-007

Figure 2. Output Load

*Including scope and jig

AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 7164 \mathrm{~S} 30^{(1,7)} \\ & 7164 \mathrm{~L} 30^{(1,7)} \end{aligned}$ |  | $\begin{aligned} & \text { 7164S35(5) } \\ & 7164 \mathrm{~L} 35^{(5)} \end{aligned}$ |  | $\begin{aligned} & 7164 S 45 \\ & 7164 L 45 \end{aligned}$ |  | $\begin{aligned} & 7164 S 55 \\ & 7164 L 55 \end{aligned}$ |  | $\begin{aligned} & 7164 S 70 \\ & 7164 \mathrm{~L} 70 \end{aligned}$ |  | $\begin{aligned} & 71645855^{(2)} \\ & 7164 \mathrm{~L} 55^{(2)} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MIN. | MAX. |  |  |  | MAX. |  | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\text {ACS } 1,2}$ | Chip Select-1,2 Access Time ${ }^{(3)}$ | - | $35^{(7)}$ | - | $40^{(5)}$ | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\mathrm{CLZ1,2}}$ | Chip Select-1,2 to Output in Low Z(4) | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }}$ OE | Output Enable to Output Valid | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| ${ }^{\text {tolz }}$ | Output Enable to <br> Output in Low $Z^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}{ }_{\text {CHZ } 1,2}$ | Chip Select-1,2 to Output in High Z ${ }^{(4)}$ | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| ${ }^{\text {t }}$ OHZ | Chip Select-1,2 to Output in High $\mathbf{Z}^{(4)}$ | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Select to Power Down Time ${ }^{(4)}$ |  | $30$ | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |

WRITE CYCLE

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CW} 1,2}$ | Chip Select to End of Write | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {WR1 }}$ | Write Recovery Time $\left(\overline{\mathrm{CS}}_{1}, \overline{\mathrm{WE}}\right)$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WR2 }}$ | Write Recovery Time $\left(\mathrm{CS}_{2}\right)$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output High Z ${ }^{(4)}$ | - | 12 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| $t_{\text {bW }}$ | Data to Write Time Overlap | 13 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {d }}$ H | Data Hold from Write Time ${ }^{(6)}$ | 3/5 | - | 3/5 | - | 3/5 | - | $3 / 5$ | - | 3/5 | - | 3/5 | - | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write ${ }^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ product only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ product only. Also available: $100,120,150$ and 200 ns military devices
3. Both chip selects must be active for the device to be selected.
4. This parameter guaranteed but not tested.
5. $t_{A C S 1}=35 \mathrm{~ns}, t_{A C S 2}=40 \mathrm{~ns}$.
6. With respect to $\overline{\mathrm{CS}}=30 \mathrm{~ns}, \mathrm{CS}_{2}=5 \mathrm{~ns}$.
7. $\mathrm{t}_{\mathrm{ACS} 1}=30 \mathrm{~ns}, \mathrm{t}_{\mathrm{ACS} 2}=35 \mathrm{~ns}$.

## TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$



SDR7164-008

TIMING WAVEFORM OF READ CYCLE NO. $2(1,2,4)$


TIMING WAVEFORM OF READ CYCLE NO. $3(1,3,4)$


NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overrightarrow{C S}_{1}=\mathrm{V}_{1 \mathrm{~L}}, \mathrm{CS}_{2}=\mathrm{V}_{\mathrm{IH}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{1}$ transition low and $\mathrm{CS}_{2}$ transition high.
4. $\overline{O E}=V_{I L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1(1)


TIMING WAVEFORM OF WRITE CYCLE NO. $\mathbf{2}^{(1,6)}$


NOTES:

1. $\bar{W} E$ must be high during all address transitions
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{WP}}$ ) of a low $\overline{\mathrm{CS}}_{1}$ and a high $\mathrm{CS}_{2}$.
3. $\mathrm{t}_{\mathrm{WR} 1,2}$ is measured from the earlier of $\overline{\mathrm{CS}}_{1}$ or $\overline{\mathrm{WE}}$ going high or $\mathrm{CS}_{2}$ going low to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied
5. If the $\overline{\mathrm{CS}}_{1}$ low transition or $\mathrm{CS}_{2}$ high transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
6. $\overline{\mathrm{OE}}$ is continuously low ( $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ ).
7. $\mathrm{D}_{\text {OUt }}$ is the same phase of write data of this write cycle.
8. If $\overline{C S}_{1}$ is low and $\mathrm{CS}_{2}$ is high during this period, $1 / O$ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 7 | pF |

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.

TRUTH TABLE ( $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ )

| WE | $\overline{C S}_{1}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{O E}}$ | I/O | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | H | X | X | HIGH Z | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | X | L | X | HIGH Z | Standby ( $\mathrm{ISB}^{\text {) }}$ |
| X | $\mathrm{V}_{\mathrm{HC}}$ | $\underset{\mathrm{V}_{\mathrm{LC}}}{ }$ | X | HIGH Z | Standby ( $\mathrm{I}_{\text {SB1 }}$ ) |
| X | X | $\mathrm{V}_{\mathrm{LC}}$ | X | HIGH Z | Standby ( $\mathrm{I}_{\text {SB1 }}$ ) |
| H | L | H | H | HIGHZ | Output disable |
| H | L | H | L | $\mathrm{D}_{\text {OUT }}$ | Read |
| L | L | H | X | $\mathrm{D}_{\text {IN }}$ | Write |

NOTE:

1. $\mathrm{CS}_{2}$ will power-down $\overline{\mathrm{CS}}_{1}$, but $\overline{\mathrm{CS}}_{1}$ will not power-down $\mathrm{CS}_{2}$.

## DESCRIPTION

The IDT7165 is a high-speed 65,536-bit static RAM, organized $8 \mathrm{~K} \times 8$, with reset function. It also provides a single RAM clear control which clears all words in the internal RAM to zero when activated. This allows the memory bits for all locations to be cleared at power-on or system reset.
This product is fabricated using IDT's high-performance, highreliability CEMOS ${ }^{\text {™ }}$ technology. Address access time of 30 ns and chip select $\left(\overline{\mathrm{CS}}_{1}\right)$ time of 15 ns are available with maximum power consumption of only 770 mW . This circuit also offers a reduced power standby mode. When $\mathrm{CS}_{2}$ goes low, the circuit will automatically go to and remain in low-power standby mode. In the full standby mode, the low-power device consumes less than $30 \mu \mathrm{~W}$ typically. The low-power (L) version offers a battery backup data retention capability where the circuit typically consumes only $10 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT7165 are TTL-compatible and the device operates from a single 5 V supply, simplifying system designs. Fully static asynchronous circuitry is used so no clocks or refreshing for operation is required.
The IDT7165 is packaged in a 28 -pin 600 mil or 400 mil DIP or 32-pin leadless chip carrier, providing high board level densities.

This resettable military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004 making it ideally suited to the military temperature applications demanding the highest level of performance and reliability.


## PIN CONFIGURATIONS



SRD7165-002

## LOGIC SYMBOL



## ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


LCC TOP VIEW

## SRD7165-003

## PIN NAMES

| $\mathrm{A}_{0-12}$ | Address | $\overline{\mathrm{WE}}$ | Write Enable |
| :--- | :--- | :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-8}$ | Data Input/Output | $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{CS}}_{1}, \mathrm{CS}_{2}$ | Chip Select | GND | Ground |
| $\overline{\text { RESET }}^{2}$ | Memory Reset | $\mathrm{V}_{\mathrm{CC}}$ | Power |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{gathered} \text { IDT7165S } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{gathered}$ |  |  | IDT7165L MIN. TYP. ${ }^{(1)}$ MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IL}_{\mathrm{L}}$ | Input Leakage Current | $V_{C C}=M a x . ; V_{i N}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{H}_{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IH}}, V_{\mathrm{OUT}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | MIL. COM'L. | - | - | 10 5 | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS(1)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 30 ns |  | 35ns |  | 45ns |  | 55ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | MIL. | Сом'L. | MIL. | COML. | MIL. | COM'L. | MIL. |  |
| $\mathrm{I}_{\mathrm{CC} 1^{(2)}}$ | Operating Power Supply Current Output Open,$V_{C C}=M a x ., f=0$ | S | 90 | - | 90 | 100 | 90 | 100 | 90 | 100 | mA |
|  |  | L | 80 | - | 80 | 90 | 80 | 90 | 80 | 90 |  |
| $\mathrm{I}_{\mathrm{CC} 2}{ }^{(2)}$ | Dynamic Operating Current Output Open,$V_{C C}=\text { Max., } f=f \text { Max. }$ | S | 160 | - | 150 | 160 | 150 | 160 | 150 | 160 | mA |
|  |  | L | 140 | - | 130 | 140 | 120 | 130 | 115 | 125 |  |
| $I_{S B}$ | Standby Power Supply Current (TTL Level), $\mathrm{CS}_{1} \geq \mathrm{V}_{\mathrm{IH}}$, $\mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{IL}}$, and $\overline{\text { RESET }} \geq \mathrm{V}_{\mathrm{IH}}$ $V_{C C}=$ Max., Output Open | S | 20 \% | - | 20 | 20 | 20 | 20 | 20 | 20 | mA |
|  |  | L |  | - | 3 | 5 | 3 | 5 | 3 | 5 |  |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Full Standby Power Supply } \\ & \text { Current (CMOS Level) } \\ & \mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}} \text { and } \mathrm{RESET} \geq \mathrm{V}_{\mathrm{HC}} \text {, } \\ & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \text {. } \end{aligned}$ | S | 15 | - | 15 | 20 | 15 | 20 | 15 | 20 | mA |
|  |  | L | 0.2 | - | 0.2 | 1 | 0.2 | 1 | 0.2 | 1 |  |

## NOTES:

1. All values are maximum guaranteed values.
2. $\mathrm{CS}_{2}=\mathrm{V}_{1 \mathrm{H}}$

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $2.0 \mathrm{~V}$ | $3.0 \mathrm{~V}$ | $2.0 \mathrm{~V}$ | $3.0 \mathrm{~V}$ |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| ${ }^{\prime} \mathrm{CCDR}$ | Data Retention Current | MIL. COM'L.$\begin{aligned} & \mathrm{CS}_{2} \leq \mathrm{V}_{\mathrm{LC}} \text { and } \\ & \mathrm{RESET} \geq \mathrm{V}_{\mathrm{HC}} \end{aligned}$ |  | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ | $\begin{gathered} 300 \\ 90 \end{gathered}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 |  |  |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $t_{R C}{ }^{(2)}$ |  |  |  |  | ns |
| $\left\|I_{\text {LI }}\right\|^{(3)}$ | Input Leakage Current |  |  | - |  |  |  |  | $\mu \mathrm{A}$ |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{R C}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1 and 2 |



Figure 1. Output Load
*Including scope and jig

Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ} 1}, 2, \mathrm{t}_{\mathrm{OLz}}, \mathrm{t}_{\mathrm{CHz}}, 2, \mathrm{t}_{\mathrm{OHz}}$, tow, twhz

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)


Notes:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Both chip selects must be active for the device to be selected.
3. This parameter guaranteed but not tested.
4. Maximum $10 \%$ duty cycle applies.
5. Data is preliminary for military devices only.

TIMING WAVEFORM OF READ CYCLE NO. 1(1)


TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 3 (1,3,4)


## RESET TIMING



NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}_{1}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CS}_{2}=\mathrm{V}_{I H}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{1}$ transition low and $\mathrm{CS}_{2}$ transition high.
4. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{H}}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1(1)


TIMING WAVEFORM OF WRITE CYCLE NO. $\mathbf{2}^{(1,6)}$


NOTES:

1. $\overline{\mathrm{W} E}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\mathrm{WP}}$ ) of a low $\overline{\mathrm{CS}}_{1}$ and a high $\mathrm{CS}_{2}$.
3. $\mathrm{t}_{\mathrm{WR1,2}}$ is measured from the earlier of $\overline{\mathrm{CS}}_{1}$ or $\overline{\mathrm{WE}}$ going high or $\mathrm{CS}_{2}$ going low to the end of write cycle.
4. During this period, $I / O$ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{\mathrm{CS}}_{1}$ low transition or $\mathrm{CS}_{2}$ high transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low $\left(\overline{O E}=V_{1 L}\right)$.
7. $\mathrm{D}_{\text {OUT }}$ is the same phase of write data of this write cycle.
8. If $\overline{C S}_{1}$ is low and $\mathrm{CS}_{2}$ is high during this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.

TRUTH TABLE

| $\overline{\text { WE }}$ | $\overline{\mathbf{C S}}_{1}$ | $\mathrm{CS}_{2}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { RESET }}$ | I/O | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | X | X | x | L | - | Resets all bits to low |
| x | H | x | x | H | z | Deselect chip |
| x | X | L | x | H | z | Deselect power down |
| X | $\mathrm{V}_{\mathrm{HC}}$ | X | x | H | z | Deselect chip |
| X | X | $\mathrm{V}_{\mathrm{LC}}$ | X | $\mathrm{V}_{\mathrm{HC}}$ | Z | CMOS deselect power down |
| H | L | H | H | H | Z | Output disable |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\stackrel{L}{L}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} D_{\text {OUT }} \\ D_{\text {IN }} \end{gathered}$ | Read Write |

NOTE:

1. $\mathrm{CS}_{2}$ will power-down $\overline{\mathrm{CS}}_{1}$, but $\overline{\mathrm{CS}}_{1}$ will not power-down $\mathrm{CS}_{2}$.

CMOS STATIC RAMS 16K (4K x 4-BIT)
SEPARATE DATA INPUTS AND OUTPUTS

## IDT71681SA/LA IDT71682SA/LA

## FEATURES:

- Separate data inputs and outputs
- IDT71681SA/LA: outputs track inputs during write mode
- IDT71682SA/LA: high impedance outputs during write mode
- High-speed (equal access and cycle time)
-Military - 25/35/45/55/70/85/100ns (max.)
-Commercial - 20/25/35/45/55ns (max.)
- Low-power consumption
-IDT71681/2SA
Active: 225mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)
-IDT71681/2LA
Active: 225mW (typ.)
Standby: $10 \mu \mathrm{~W}$ (typ.)
- Battery backup operation - 2V data retention (L version only)
- High-density 24 -pin 300-mil DIPs and 28 -pin leadless chip carriers
- Produced with advanced CEMOS ${ }^{\text {™ }}$ high-performance technology
- CEMOS process virtually eliminates alpha particle softerror rates (with no organic die coatings)
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71681/IDT71682 are 16,384-bit high-speed static RAMs organized as $4 \mathrm{~K} \times 4$. They are fabricated using IDT's highperformance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories

Access times as fast as 20 ns are available with maximum power consumption of only 550 mW . These circuits also offer a reduced power standby mode (ISB). When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to, and remain in, this standby mode as long as $\overline{\mathrm{CS}}$ remains high. In the ultra low power standby mode ( $I_{\text {SB1 } 1), ~ t h e ~ d e v i c e s ~ c o n s u m e ~ l e s s ~ t h a n ~} 10 \mu \mathrm{~W}$, typically. This capability provides significant system-level power and cooling savings. The low power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only $1 \mu \mathrm{~W}$ operating off a 2 V battery.
All inputs and outputs of the IDT71681/IDT71682 are TTLcompatible and operate from a single 5 V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT $71681 /$ IDT 71682 are packaged in either space-saving 24 -pin, 300 mil DIPs or 28 -pin leadless chip carriers, providing high board-level packing densities.

The IDT71681/IDT71682 Military RAMs are $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS



TOP VIEW


LCC TOP VIEW

LOGIC SYMBOL

PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{11}$ | ADDRESS INPUTS | $\mathrm{D}_{1}-\mathrm{D}_{4}$ | DATA IN |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}$ | CHIP SELECT | $\mathrm{Y}_{1}-\mathrm{Y}_{4}$ | DATA OUT |
| $\overline{\mathrm{WE}}$ | WRITE ENABLE | GND | GROUND |
| $\mathrm{V}_{\mathrm{CC}}$ | POWER |  |  |

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V | NOTE:

1. $\mathrm{V}_{\mathrm{IL}} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{array}{\|c\|} \hline \text { IDT71681SA } \\ \text { IDT71682SA } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{array}$ |  |  | $\begin{gathered} \text { IDT71681LA } \\ \text { IDT71682LA } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 LLI | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max.; $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & \text { MIL. } \\ & \text { COM'L. } \end{aligned}$ | - | $\bar{Z}$ | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\mathrm{LO}}$ | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=M a x . \\ & C S=V_{I H}, V_{\text {OUT }}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 <br> 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{L C}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 20 ns |  | 25ns |  | 35ns |  | 45ns |  | 55ns |  | 70ns ${ }^{(2)}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | ML. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| ${ }^{\text {CCO }}$ | Operating Power Supply Current $\mathrm{CS}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $V_{C C}=$ Max., $f=0$ | SA | 90 | - | 90 | 100 | 90 | 100 | 90 | 100 | 90 | 100 | - | 100 | mA |
|  |  | LA | 70 | - | 70 | 80 | 70 | 80 | 70 | 80 | 70 | 80 | - | 80 |  |
| $\mathrm{I}_{\text {CC2 }}$ | Dynamic Operating Current $\mathrm{CS}=\mathrm{V}_{1 \mathrm{~L}}$, Output Open, $V_{C C}=$ Max.,f $=f$ Max. | SA | 120 | - | 110 | 120 | 100 | 110 | 100 | 110 | 100 | 110 | - | 110 | mA |
|  |  | LA | 100 | - | 90 | 100 | 80 | 90 | 70 | 80 | 70 | 80 | - | 80 |  |
| $I_{\text {SB }}$ | Standby Power Supply Current (TTL Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\text {IH }}, \\ & \mathrm{V}_{\mathrm{CC}}=\text { Max., Output Open } \end{aligned}$ | SA | 45 | - | 35 | 45 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 | mA |
|  |  | LA | 30 | - | 25 | 30 | 20 | 25 | 20 | 25 | 20 | 20 | - | 20 |  |
| $1_{\text {SB1 }}$ | Full Standby Power Supply Current (CMOS Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max.} \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | SA | 20 | - | 2 | 10 | 2 | 10 | 2 | 10 | 2 | 10 | - | 10 | mA |
|  |  | LA | 2 | - | 0.05 | 0.3 | 0.05 | 0.3 | 0.05 | 0.3 | 0.05 | 0.3 | - | 0.3 |  |

## NOTES:

1. All values are maximum guaranteed values
2. Also available: 85 ns and 100 ns Military devices.

DATA RETENTION CHARACTERISTICS (L Version Only)

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{aligned} & \text { IDT716 } \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & \text { LA - ID } \\ & \text { TYP. } \end{aligned}$ | $\begin{aligned} & \text { 2SA/LA } \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $\mathrm{V}_{\mathrm{CC}}$ for Retention Data | $\begin{aligned} & \overline{C S} \geq V_{C C}-0.2 V \\ & V_{I N} \geq V_{C C}-0.2 V \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current |  | MIL. | - | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \end{aligned}$ | $\begin{aligned} & 100^{(2)} \\ & 1500^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | $\begin{aligned} & 0.5^{(2)} \\ & 1.0^{(3)} \end{aligned}$ | $\begin{aligned} & 20^{(2)} \\ & 30^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t_{R}{ }^{(6)}$ | Operation Recovery Time |  |  | $t_{R C}{ }^{(4)}$ |  |  | ns |

## NOTES

1. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2. at $V_{C C}=2 V$
3. at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$
4. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time
5. This parameter is guaranteed but not tested.

## LOW VCc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{O W}$ )
*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS ${ }^{(4)}\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, All Temperature Ranges.)

| SYMBOL | PARAMETER | $\begin{aligned} & 71681 \times 20^{(1)} \\ & 71682 \times 20^{(1)} \end{aligned}$ |  | $\begin{aligned} & 71681 \times 25^{(5)} \\ & 71682 \times 25^{(5)} \end{aligned}$ |  | $\begin{aligned} & 71681 \times 35 \\ & 71682 \times 35 \end{aligned}$ |  | $\begin{aligned} & 71681 \times 45 \\ & 71682 \times 45 \end{aligned}$ |  | $\begin{aligned} & 71681 \times 55 \\ & 71682 \times 55 \end{aligned}$ |  | $\begin{aligned} & 71681 \times 70^{(2)} \\ & 71682 \times 70^{(2)} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{L Z}$ | Chip Selection to Output in Low $Z^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Chip Deselect to Output in High $\mathbf{Z}^{(3)}$ | - | 10 | - | 10 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Select to Power Down Time ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | - | 40 | - | 50 | - | 60 | ns |
| $t_{\text {RCS }}$ | Read Command Set-Up Time | -5 | - | -5 | - | -5 | - | -5 | - | -5 | - | -5 | - | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold Time | -5 | - | -5 | - | -5 | - | -5 | - | -5 | - | -5 | - | ns |

WRITE CYCLE

| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CW}$ | Chip Select to End of Write | 20 | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | $20$ | - | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 13 | - | 13 | - | 17 | - | 20 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $t_{19}$ | Data Valid to Output Valid (71681 only) ${ }^{(3)}$ | - | 20 | - | 25 | - | 30 | - | 35 | - | 35 | - | 40 | ns |
| $t_{\text {WY }}$ | Write Enable to Output Valid ( 71681 only) ${ }^{(3)}$ | - | 20 | - | 25 | - | 30 | - | 35 | - | 35 | - | 40 | ns |
| ${ }^{\text {twz }}$ | Write Enable to Output in High Z (71682 only) ${ }^{(3)}$ | - | 7 | - | 7 | - | 13 | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write (71682 only) ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range and standard power only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. $X$ in part numbers represents SA or LA.

TIMING WAVEFORM OF READ CYCLE NO. 1(1,2)


TIMING WAVEFORM OF READ CYCLE NO. 2(1,3)


NOTES: 1. $\overline{W E}$ is high for READ cycle.
2. $\overline{\mathrm{CS}}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1)


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED)(1)


NOTES: 1. $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ must be high during address transitions.
2. If $\overline{C S}$ goes high simultaneously with $\overline{W E}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.
5. For IDT71681 only.
6. For IDT71682 only.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High $Z$ | Standby |
| Read | L | H | D OuT | Active |
| Write $^{(1)}$ | L | L | D $_{\text {IN }}$ | Active |
| Write $^{(2)}$ | L | L | High Z | Active |

## NOTES:

1. For IDT71681 only.
2. For IDT71682 only.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathfrak{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER( $\left.{ }^{\mathbf{1}}\right)$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested

## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS








## NORMALIZED TYPICAL DC AND AC CHARACTERISTICS







## CMOS STATIC RAMS

 64 K ( $8 \mathrm{~K} \times 8$-BIT)PRELIMINARY IDT7174S CACHE-TAG RAM

## FEATURES:

- High-speed address/access time
-Military: 45/55ns (max.)
-Commercial: 35/45ns (max.)
- High-speed chip select access time
-Military: 25/30ns (max.)
-Commercial: 20/25ns (max.)
- High-speed comparison time
-Military: 45/55ns (max.)
-Commercial: 37/45ns (max.)
- Low-power operation
-IDT7174S
Active: 300 mW (typ.)
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- Single 5 V ( $\pm 10 \%$ ) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard 28 -pin DIP ( 600 mil ), $28-\mathrm{pin}$ THINDIP ( 400 mil ) and 32-pin LCC
- High-speed asynchronous RAM Clear on Pin 1 (Reset Cycle Time $=2 \times \mathrm{T}_{\mathrm{AA}}$ )
(Note: Some duty cycle limitations may apply)
- Match Output on Pin 26
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7174 is a high-speed cache address comparator subsystem consisting of a 65,536 bit static RAM organized as $8 \mathrm{~K} \times 8$ and an 8 -bit comparator. The IDT7174 can also be used as an $8 \mathrm{~K} \times 8$ high-speed static RAM. A single IDT7174 can provide address comparison for 8 K cache words as 21 bits of address organized as 13 word cache address bits and 8 upper address bits. Two IDT7174s can be combined to provide 29 bits of address comparison, etc. The IDT7174 also provides a single RAM clear control, which clears all words in the internal RAM to zero when activated. This allows the tag bits for all locations to be cleared at power-on or system reset, a requirement for cache comparator systems.

The IDT7174 is fabricated using IDT's high-performance, high-reliability technology - CEMOS. Address access times as fast as 35 ns , chip select times of 20 ns and comparison times of 37 ns are available with maximum power consumption of 825 mW .

All inputs and outputs of the IDT7174 are TTL-compatible and the device operates from a single 5 V supply. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7174 is packaged in either a 28-pin, 600 mil DIP; a 28 -pin, 400 mil THINDIP, or a 32-pin leadless chip carrier, providing high board level packing densities.
The IDT7174 Military grade Cache Comparator is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



SRD7174-002
DIP TOP VIEW

LOGIC SYMBOL

| $A_{0}$ |  |  |
| :--- | ---: | ---: |
| $A_{1}$ | $I / O_{1}$ | - |
| $A_{2}$ | $I / O_{2}$ | - |
| $A_{3}$ | $I / O_{3}$ | - |
| $A_{4}$ | $I / O_{4}$ | - |
| $A_{5}$ | $I / O_{5}$ | - |
| $A_{6}$ | $I / O_{6}$ | - |
| $A_{7}$ | $I / O_{7}$ | - |
| $A_{8}$ | $I / O_{8}$ | - |
| $A_{9}$ | MATCH | - |
| $A_{10}$ | $\overline{R E S E T}$ | $O-$ |
| $A_{11}$ | $\overline{C S}$ | $O-$ |
| $A_{12}$ | $\overline{O E}$ | $0-$ |
|  |  |  |
|  |  |  |

SRD7174-004

## ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


SRD7174-003
LCC TOP VIEW

PIN NAMES

| $\mathrm{A}_{0-12}$ | Address | $\overline{\mathrm{WE}}$ | Write Enable |  |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{I} / \mathrm{O}_{1-8}$ | Data Input/Output | $\overline{\mathrm{OE}}$ | Output Enable |  |
| $\overline{\mathrm{CS}}$ | Chip Select | GND | Ground |  |
| $\overline{\text { RESET }}$ | Memory Reset | $\mathrm{V}_{\mathrm{CC}}$ | Power |  |
| MATCH | Data/Memory Match (Open Drain) |  |  |  |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply VoItage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5(1)$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | $\begin{aligned} & \text { IDT7174S } \\ & \text { TYP. } \end{aligned}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}_{\text {LI }}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max.; $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\text {cc }}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\mu \mathrm{A}$ |
| Itol | Output Leakage Current ${ }^{(2)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IH}}, V_{\text {OUT }}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=18 \mathrm{~mA} \mathrm{MATCH}$ | MIL. | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=22 \mathrm{~mA} \mathrm{MATCH}$ | COM'L. | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | v |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | v |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{v}_{\mathrm{CC}}=\mathrm{Min} .$ <br> (Except Match) |  | 2.4 | - | - | $\checkmark$ |

## NOTES:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. Data and match.

DC ELECTRICAL CHARACTERISTICS ${ }^{(1,2)}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 35ns |  | 45ns |  | 55ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| YMBOL |  |  | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Operating Power Supply Current Output Open, $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{f}=0$ | S | 110 | - | 110 | 125 | - | 125 | mA |
| ${ }^{\text {c CC2 }}$ | Dynamic Operating Current <br> Output Open, $V_{C C}=$ Max., $f=f$ Max. | S | 150 | - | 140 | 150 | - | 145 | mA |

## NOTES:

1. All values are maximum guaranteed values.
2. This device has no power down mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1, 2, and 3 |



Figure 1. Output Load
*Including scope and jig


Figure 2. Output Load (for $t_{\mathrm{CLZ}} \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHZ}} \mathrm{t}_{\mathrm{OHZ}}$,
$\mathbf{t}_{\mathrm{OW}}, \mathrm{t}_{\mathrm{WHZ}}$ )

$R_{L}=200 \Omega$ (COM'L.)
$=270 \Omega$ (MIL.)
Figure 3. Output Load for Match

AC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%\right.$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7174S35 ${ }^{(1)}$ MIN. MAX. |  | IDT7174S45 MIN. MAX. |  | $\begin{aligned} & \text { IDT7174S55 } \\ & \text { MIN. } \quad \text { MAX. } \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 35 | - | 45 | - | 55 | - | ns |
| $\mathrm{t}_{\text {AA }}$ | Address Access Time | - | 35 | - | 45 | - | 55 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Select to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - | 20 | - | 25 | - | 30 | ns |
| tolz | Output Enable to Output in Low $\mathbf{Z}^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Select to Output in High $\mathbf{Z}^{(2)}$ | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High $\mathbf{Z}^{(2)}$ | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(2)}$ | - | 35 | - | 45 | - | 55 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 35 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {t }}$ CW | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 30 | - | 40 | - | 50 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time ( $\overline{\mathrm{CS}}, \overline{\mathrm{WE}}$ ) | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output in High $\mathbf{Z}^{(2)}$ | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | 15 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold From Write Time | 2 | - | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| MATCH |  |  |  |  |  |  |  |  |
| $t_{\text {ADM }}$ | Addresss to Match Valid | - | 37 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\text {CSM }}$ | Chip Select to Match Valid | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {CSMHI }}$ | Chip Deselect to Match High | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\text {DAM }}$ | Data Input to Match Valid | - | 28 | - | 35 | - | 45 | ns |
| $t_{\text {OEMHI }}$ | $\overline{\text { OE Low to Match High }}$ | - | 25 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {OEM }}$ | $\overline{\mathrm{OE}}$ High to Match Valid | - | 25 | - | 35 | - | 45 | ns |
| $\mathrm{t}_{\text {WEMHI }}$ | $\overline{\text { WE Low to Match High }}$ | - | 25 | - | 35 | - | 45 | ns |
| $t_{\text {WEM }}$ | WE High to Match Valid | - | 25 | - | 35 | - | 45 | ns |
| $t_{\text {RSMHI }}$ | $\overline{\text { RESET }}$ Low to Match High | - | 25 | - | 35 | - | 45 |  |
| $\mathrm{t}_{\text {MHA }}$ | Match Valid Hold From Address | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {MHD }}$ | Match Valid Hold From Data | 5 | - | 5 | - | 5 | - | ns |
| RESET |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RSPW }}$ | RESET Pulse Width ${ }^{(3)}$ | 65 | - | 80 | - | 100 | - | ns |
| $\mathrm{t}_{\text {RSRC }}$ | RESET High to WE Low | 5 | - | 10 | - | 10 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. This parameter guaranteed but not tested.
3. Recommended duty cycle $10 \%$ maximum.
4. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 3 (1,3,4)


## NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{I L}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low
4. $\overline{O E}=V_{I L}$
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1)}$



TIMING WAVEFORM OF WRITE CYCLE NO. $\mathbf{2}^{(1,6)}$


## RESET TIMING



## MATCH TIMING



NOTES:

1. $\overline{\mathrm{WE}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{W P}$ ) or a low $\overline{C S}$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of write cycle.
4. During this period, $1 / O$ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low ( $\overline{O E}=V_{I L}$ ).
7. $D_{\text {OUt }}$ is the same phase of write data of this write cycle.
8. If $\overline{C S}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| $\overline{\mathbf{W E}}$ | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { RESET }}$ | MATCH | $\mathbf{I} / \mathbf{O}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | L | H | - | Reset all bits to low |
| X | H | X | H | H | High Z | Deselect chip |
| H | L | H | H | L | $\mathrm{D}_{\text {IN }}$ | No Match |
| H | L | H | H | H | $\mathrm{D}_{\text {IN }}$ | Match |
| H | L | L | H | H | $\mathrm{D}_{\text {OUT }}$ | Read |
| L | L | X | H | H | $\mathrm{D}_{\text {IN }}$ | Write |

## DESCRIPTION:

The IDT7187 is a $64 \mathrm{~K} \times 1$-bit high-speed static RAM fabricated using IDT's high-performance, high-reliability technology, CEMOS. Access times as fast as 25 ns are available with maximum power consumption of 550 mW .

Both the standard (S) and low-power (L) versions of the IDT7187 provide two standby modes $-I_{\mathrm{SB}}$ and $\mathrm{I}_{\mathrm{SB} 1} \cdot \mathrm{I}_{\mathrm{SB}}$ provides ubtra low-power operation ( 192.5 mW max.); $\mathrm{I}_{\mathrm{SB} 1}$ provides lowpower operation ( 5 mW max.). The low-power (L) version also provides the capability for data retention using battery backup. When using a 2 V battery, the circuit typically consumes only $20 \mu \mathrm{~W}$.

Ease of system design is achieved by the IDT 7187 with full asynchronous operation, along with matching access and cycle times. The device is packaged in an industry standard 22-pin, 300 mil DIP or 22-and 28-pin leadless chip carriers.

The IDT7187 Military RAM version is $100 \%$ processed to the test methods of MIL-STD-883, Class B, Methods 5004 and 5005, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

- Separate data input and output
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## FUNCTIONAL BLOCK DIAGRAM



SRD7187-004

## PIN CONFIGURATIONS




## PIN NAMES



SRD7187-003
 -

| $A_{0}-A_{15}$ | ADDRESS INPUTS | DIN | DATA IN |
| :--- | :--- | :--- | :--- |
| $\overline{C S}$ | CHIP SELECT | DOUT | DATA OUT |
| $\overline{W E}$ | WRITE ENABLE | GND | GROUND |
| $V_{C C}$ | POWER |  |  |

ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. may cause permanent damage to the device. This is a stress rating only and

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{I L} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C c}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%, V_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{gathered} \text { IDT7187S } \\ \text { MIN. TYP. } \\ \text { MAX. } \end{gathered}$ |  |  | $\begin{gathered} \text { IDT7187L } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 LI | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . ; \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| HLOI | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{IH},}, V_{\mathrm{OUT}}=\mathrm{GND} \text { to } V_{\mathrm{CC}} \end{aligned}$ | MIL. COM'L. |  |  | 10 5 | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

## NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

## DC ELECTRICAL CHARACTERISTICS (for each speed)

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 25ns |  | 30ns |  | 35ns |  | 45ns |  | 55ns |  | 70ns |  | 85ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | MIL. | Сом'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| $I_{\text {CC1 }}$ | Operating Power Supply Current $\overline{C S}=V_{I L},$ <br> Output Open, $V_{C C}=M a x ., f=0$ | S | 90 | 105 | 90 | 105 | 90 | 105 | 90 | 105 | 90 | 105 | 90 | 105 | 90 | 105 |  |
|  |  | L | 70 | 85 | 70 | 85 | 70 | 85 | 70 | 85 | 70 | 85 | 70 | 85 | 70 | 85 |  |
| $\mathrm{I}_{\mathrm{CC2}}$ | Dyn. Op. Current $\overline{C S}=V_{1 L}$. <br> Output Open, <br> $V_{C C}=$ Max. <br> $f=\mathrm{f}$ Max. | S | 120 | 130 | 110 | 120 | 110 | 120 | 110 | 120 | 110 | 120 | 110 | 120 | 110 | 120 |  |
|  |  | L | 100 | 110 | 95 | 110 | 90 | 100 | 85 | 95 | 85 | 95 | 80 | 90 | 80 | 90 |  |
| $I_{\text {SB }}$ | Standby Power Supply Current (TTL Level) $\overline{\mathrm{CS}} \geq \mathrm{V}_{1 \mathrm{H}}$, $\mathrm{V}_{\mathrm{CC}}=$ Max., Output Open | S | 55 | 55 | 45 | 50 | 45 | 50 | 45 | 50 | 45 | 50 | 45 | 50 | 45 | 50 |  |
|  |  | L | $45$ | 50 | 40 | 45 | 35 | 40 | 30 | 35 | 25 | 30 | 25 | 28 | 25 | 28 |  |
| ${ }^{\text {SB1 }}$ | Full Stdby. Power Supply Current (CMOS Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{CC}}=M a x . \\ & V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | S | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 |  |
|  |  | L | 0.3 | 1.5 | 0.3 | 1.5 | 0.3 | 1.5 | 0.3 | 1.5 | 0.3 | 1.5 | 0.3 | 1.5 | 0.3 | 1.5 |  |

NOTE:

1. All values are maximum guaranteed values.

## DATA RETENTION CHARACTERISTICS

(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. | TYP. ${ }^{(1)}$ |  | MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 20V |  |  |  |  |
| $V_{\text {DR }}$ | Operation Recovery Time | - |  |  | 2.0 | - | - | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current | MIL. COM'L.$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ |  | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 600 \\ & 150 \end{aligned}$ | $\begin{aligned} & 900 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 |  |  |  |  | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ |  |  |  |  | ns |
| $\\|\left._{\text {LI }}\right\|^{(3)}$ | Input Leakage Current |  |  | - |  |  |  |  | $\mu \mathrm{A}$ |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{R C}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW $\mathbf{V}_{\text {Cc }}$ DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



SRD7187-006
Figure 1. Output Load


SRD7187-007
Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{O W}$ )
*Including scope and jig.
AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \text { 7187S25 } \\ & \text { 7187L25 } \\ & \text { MIN. MAX. } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 7187S30 } \\ & 7187 \mathrm{~L} 30 \end{aligned}$ |  | $\begin{aligned} & \text { 7187S35 } \\ & 7187 \mathrm{~L} 35 \end{aligned}$ |  | $\begin{aligned} & \text { 7187S45 } \\ & 7187 \mathrm{~L} 45 \end{aligned}$ |  | $\begin{aligned} & \text { 7187S55 } \\ & 7187 \mathrm{~L} 55 \end{aligned}$ |  | $\begin{aligned} & 7187 S 70 \\ & 7187 L 70 \end{aligned}$ |  | $\begin{aligned} & \text { 7187S85(2) } \\ & 7187 \mathrm{~L} 85^{(2)} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 25 - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time | - 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Output Hold from Address Change | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{L Z}$ | Chip Select to Output in Low Z(3) | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }} \mathrm{HZ}$ | Chip Deselect to Output in High Z ${ }^{(3)}$ | - 20 | - | 25 | - | 25 | - | 30 | - | 30 | - | 30 | - | 40 | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | $-\sqrt{20}$ | - | 30 | - | 30 | - | 35 | - | 35 | - | 35 | - | 40 | ns |
| WRITE CYCLE |  | पू": |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 25. | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| ${ }^{\text {cw }}$ | Chip Select to End of Write | 20 - | 25 | - | 30 | - | 40 | - | 50 | - | 55 | - | 65 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 - | 25 | - | 30 | - | 40 | - | 50 | - | 55 | - | 65 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 15 - | 20 | - | 20 | - | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{w z}$ | Write Enable to Output in High $Z^{(3)}$ | 020 | 0 | 25 | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 30 | 0 | 40 | ns |
| $t_{\text {ow }}$ | Output Active from End of Write ${ }^{(3)}$ | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1 (1,2)


TIMING WAVEFORM OF READ CYCLE NO. $(1,3)$


## NOTES:

1. $\overline{W E}$ is high for READ cycle.
2. $\overline{\mathrm{CS}}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE CONTROLLED) }}{ }^{(1)}$


NOTES:

1. $\overline{C S}$ or $\overline{W E}$ must be high during address transitions.
2. If $\overline{C S}$ goes high simultaneously with $\overline{W E}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED)(1)



SRD7187-011

## NOTES:

1. $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ must be high during address transitions.
2. If $\overline{\mathrm{CS}}$ goes high simultaneously with $\overline{\mathrm{WE}}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | D Out | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

CMOS STATIC RAMS 64K (16K x 4-BIT)

## DESCRIPTION:

The IDT7188 is a 65,536 -bit high-speed static RAM organized as $16 \mathrm{~K} \times 4$. It is fabricated using IDT's high-performance, highreliability technology - CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

Access times as fast as 25 ns are available, with maximum power consumption of only 740 mW . The IDT7188 offers a reduced power standby mode, $\mathrm{I}_{\mathrm{SB} 1}$, which enables the designer to greatly reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only $20 \mu \mathrm{~W}$ when operating from a 2 V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach

The IDT7188 is packaged in a $22-\mathrm{pin}, 300$ mil DIP providing excellent board-level packing densities.

The IDT7188 military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATION


PIN NAMES
LOGIC SYMBOL

| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | ADDRESS INPUTS | $\mathrm{I} / \mathrm{O}_{1-1} / \mathrm{O}_{4}$ | DATA $\mathrm{I} / \mathrm{O}$ |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}$ | CHIP SELECT | $\mathrm{V}_{\mathrm{CC}}$ | POWER |
| $\overline{\mathrm{WE}}$ | WRITE ENABLE | GND | GROUND |

CEMOS is a trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM


SSD7188-003

## ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5(1)$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{gathered} \text { IDT7188S } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{gathered}$ |  |  | $\begin{gathered} \text { IDT7188L } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\\|$ LI | Input Leakage Current | $V_{C C}=M a x . ; V_{I N}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| \| LO | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=M a x . \\ & C S=V_{I H}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. |  | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | 2.4 | - | - | 2.4 | - | - | V |

NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 25ns | 30ns |  | 35ns |  | 45ns |  | 55ns |  | 70ns |  | 85ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{ICCl}^{\text {cher }}$ | Operating Power <br> Supply Current $C S=V_{1 L}$ <br> Output Open, $v_{C C}=\text { Max. }^{\prime} f=0$ | S | 100 - | 100 | 110 | 100 | 110 | 100 | 110 | 100 | 110 | 100 | 110 | - | 110 |  |
|  |  | L | 85 - | 85 | 95 | 85 | 95 | 85 | 95 | 85 | 95 | 85 | 95 | - | 95 |  |
| $\mathrm{I}_{\mathrm{CL} 2}$ | Dyn. Op. Current $\overline{C S}=V_{I L}$ <br> Output Open, $V_{c c}=\operatorname{Max}$ $f=f \text { Max. }$ | S | 135 = | 125 | 140 | 125 | 140 | 125 | 140 | 125 | 140 | 125 | 140 | - | 140 |  |
|  |  | L | 125 , | 115 | 125 | 105 | 115 | 100 | 110 | 100 | 110 | 95 | 110 | - | 105 |  |
| $I_{\text {SB }}$ | Standby Power Supply Current (TTL Level)$\begin{aligned} & \overline{C S} \geq V_{1 H} \\ & V_{C C}=\operatorname{Max} . \end{aligned}$Output Open | S | $55$ | 50 | 55 | 45 | 50 | 45 | 50 | 45 | 50 | 45 | 50 | - | 50 | mA |
|  |  | L | $45$ | 40 | 45 | 35 | 40 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Stdby. Power Supply Current (CMOS Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}^{2}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | S | 15 |  | 20 |  | 20 |  | 20 | 15 | 20 | 15 | 20 | - | 20 |  |
|  |  | L | 0.5 - | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | - | 1.5 |  |

## NOTE:

1. All values are maximum guaranteed values.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $2.0 \mathrm{~V}$ | $3.0 \mathrm{~V}$ | $\begin{gathered} \mathrm{V} \\ 2.0 \mathrm{~V} \end{gathered}$ | $3.0 \mathrm{~V}$ |  |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current | MIL. COM'L.$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ |  | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 600 \\ & 150 \end{aligned}$ | $\begin{aligned} & 900 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  | - |  | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ | - |  | - |  | ns |
| $\\|\left._{\text {LI }}\right\|^{(3)}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$ |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{R C}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



SSD7188-005

Figure 1. Output Load


SSD7188-006

Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )

AC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%\right.$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 7188! \\ & 7188 \end{aligned}$ MIN. | $\begin{aligned} & \text { 3S25(1) } \\ & \text { 3L25(1) } \end{aligned}$ MAX. | 7188 <br> 718 <br> MIN. | $\begin{gathered} 530(4) \\ 3 L 30 \\ \text { MAX. } \end{gathered}$ | $\begin{aligned} & 718 \\ & 718 \\ & \text { MIN. } \end{aligned}$ | S35 L35 MAX. |  | S45 L45 MAX. |  | S55 <br> L55 <br> MAX. |  | S70 <br> L70 <br> MAX. | $\begin{aligned} & 7188 \\ & 7188 \end{aligned}$ MIN. | 85(2) <br> $85{ }^{(2)}$ <br> MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\text {ACS }}$ | Chip Select Access Time | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {LZ }}$ | Chip Select to Output in Low Z ${ }^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Chip Deselect to Output in High Z ${ }^{(3)}$ | - | 10 | - | 13 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 |  | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ |  | $25$ | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |


| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {wc }}$ | Write Cycle Time | 20\% - | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip Select to End of Write | $20$ | 25 | - | 30 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write |  | 25 | - | 25 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 | 25 | - | 25 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Valid to End of Write | 13 - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | $0-$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {w }}$ Z | Write Enable to Output in High $Z^{(3)}$ | - 7 | - | 10 | - | 10 | - | 15 | - | 25 | - | 30 | - | 40 | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write ${ }^{(3)}$ | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. This parameter guaranteed but not tested.
4. Preliminary data only for military devices.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,3)}$


NOTES:

1. $\overline{W E}$ is high for READ cycle.
2. $\overline{C S}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) ${ }^{(1)}$


SSD7188-009

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED) ${ }^{(1)}$



NOTES:

1. $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ must be high during address transitions.
2. If CS goes high simultaneously with WE high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | CS | $\overline{\text { WE }}$ | I/O | POWER |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | Dout | Active |
| Write | L | L | D IN | Active |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

CMOS STATIC RAMS 64 K (16K x 4-BIT)

## FEATURES:

- Output Enable ( $\overline{\mathrm{OE}}$ ) pin available for added system flexibility
- Multiple Chip Selects ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ ) simplify system design and operation
- High-speed (equal access and cycle times)
-Military: 30/35/45/55/70/85ns (max.)
-Commercial: 25/30/35/45/55/70ns (max.)
- Low-power operation
- IDT7198S

Active: 350 mW (typ.)
Standby: $100 \mu \mathrm{~W}$ (typ.)

- IDT7198L

Active: 300 mW (typ.)
Standby: $30 \mu \mathrm{~W}$ (typ.)

- Battery back-up operation - 2V data retention
(L version only)
- 24-pin THINDIP, 24-pin plastic DIP and high-density 28-pin leadless chip carrier
- Produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- Bidirectional data inputs and outputs
- Inputs/Outputs TTL-compatible
- Three state outputs
- Military product $100 \%$ screened to MIL-STD-883, Class B


## MEMORY CONTROL:

The IDT7198 64K high-speed CEMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ ) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding. Since external decoding logic is reduced, board space is saved, system speed is enhanced by approximately $\mathbf{1 0 - 2 0 n s}$ and system reliability improves as a result of lower part count.

Both chip selects, chip select $1\left(\overline{\mathrm{CS}}_{1}\right)$ and chip select $2\left(\overline{\mathrm{CS}}_{2}\right)$, must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

The output enable function ( $\overline{\mathrm{OE}}$ ) is also a highly desirable feature of the IDT7198 high-speed common I/O static RAM. This function is designed to eliminate problems associated with data bus contention by allowing the data outputs to be controlled independent of either chip select.

These added memory control features provide improved system design flexibility, along with overall system speed performance enhancements.

## DESCRIPTION:

The IDT7198 is a 65,536 bit high-speed static RAM organized as $16 \mathrm{~K} \times 4$. It is fabricated using IDT's high-performance, highreliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

The IDT7198 features three memory control functions: chip select $1\left(\overline{\mathrm{CS}}_{1}\right)$, chip select $2\left(\overline{\mathrm{CS}}_{2}\right)$ and output enable ( $\left.\overline{\mathrm{OE}}\right)$. These three functions greatly enhance the IDT7198's overall flexibility in high-speed memory applications.
(Con't on next page)

## PIN CONFIGURATION



## PIN NAMES

| $A_{0}-A_{13}$ | ADDRESS INPUTS | $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}_{1}$ | CHIP SELECT 1 | $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{4}$ | DATA I/O |
| $\overline{\mathrm{CS}}_{2}$ | CHIP SELECT 2 | VCC | POWER |
| $\overline{\mathrm{WE}}$ | WRITE ENABLE | GND | GROUND |

CEMOS is a trademark of Integrated Device Technology, Inc.
${ }^{3 \text { 240 }}$
10응
SRD7198-002
LCC
TOP VIEW

LOGIC SYMBOL


FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION (Con't)

Access times as fast as 25 ns are available, with maximum power consumption of only 740 mW . The IDT7198 offers a reduced power standby mode, $I_{\text {SB1 }}$, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only $20 \mu \mathrm{~W}$ when operating from a 2 V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along
with matching access and cycle times, favor the simplified system design approach.
The IDT7198 is packaged in either a 24-pin DIP, 24-pin plastic DIP or 28-pin leadless chip carrier, providing improved boardlevel packing densities.

The IDT7198 military RAM is $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5{ }^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{LL}} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\mathbf{c c}}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | $\begin{gathered} \text { IDT7198S } \\ \text { MIN. TYP. }{ }^{(1)} \text { MAX. } \end{gathered}$ |  |  | IDT7198L MIN. TYP. ${ }^{(1)}$ MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|I_{L 1}\right\|$ | Input Leakage Current | $V_{C C}=M a x . ; V_{I N}=G N D$ to $V_{C C}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | $\begin{aligned} & 5 \\ & 2 \end{aligned}$ | $\mu \mathrm{A}$ |
| \| LOO | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=M a x . \\ & \mathrm{CS}=V_{I H}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{gathered} 10 \\ 5 \end{gathered}$ | - | - | 5 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. |  | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. |  | 2.4 | - | - | 2.4 | - | - | V |

## NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

DC ELECTRICAL CHARACTERISTICS(1)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 25ns |  | 30ns |  | 35ns |  | 45ns |  | 55ns |  | 70ns |  | 85ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Сом'L. | MIL. | Сом'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COML. | MIL. | Сом'L. | MIL. | СОМ'L. | MIL. |  |
| ${ }^{\text {cce }}$ | Operating Power Supply Current $C S=V_{1 L}$. Output Open,$V_{C C}=M a x ., f=0$ | S | 100 | - | 100 | 110 | 100 | 110 | 100 | 110 | 100 | 110 | 100 | 110 | - | 110 |  |
|  |  | L | 85 | - | 85 | 95 | 85 | 95 | 85 | 95 | 85 | 95 | 85 | 95 | - | 95 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dyn. Op. Current $\bar{C} S=V_{I L}$, <br> Output Open, $V_{C C}=$ Max., $\mathrm{f}=\mathrm{f}$ Max. | S | 135 | - | 125 | 140 | 125 | 140 | 125 | 140 | 125 | 140 | 125 | 140 | - | 140 |  |
|  |  | L | 125 | - | 115 | 125 | 105 | 115 | 100 | 110 | 100 | 110 | 95 | 110 | - | 105 |  |
| ${ }^{\text {SB }}$ | Standby Power <br> Supply Current <br> (TTL Level) $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{1 H} \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max. } \end{aligned}$ <br> Output Open | S | 55 | - | 50 | 55 | 45 | 50 | 45 | 50 | 45 | 50 | 45 | 50 | - | 50 |  |
|  |  | L | 45 | - | 40 | 45 | 35 | 40 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 |  |
| $\mathrm{I}_{\text {SB } 1}$ | Full Stdby. Power Supply Current (CMOS Level)$\begin{aligned} & C S \geq V_{H C}, \\ & V_{C C}=M a x . \\ & V_{\text {IN }} \geq V_{H C} \text { or } \\ & V_{\text {IN }} \leq V_{L C} \end{aligned}$ | S | 15 | - | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | - | 20 |  |
|  |  | L | 0.5 | - | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | - | 1.5 |  |

NOTE:

1. All values are maximum guaranteed values.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $2.0 \mathrm{~V}$ | $3.0 \mathrm{~V}$ |  | $3.0 \mathrm{~V}$ |  |
| $V_{\text {DR }}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current | COM'L.$\begin{aligned} & \bar{C} \geq V_{H C} \\ & V_{I N} \geq V_{H C} \text { or } \leq V_{L C} \end{aligned}$ |  | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 600 \\ & 150 \end{aligned}$ | $\begin{aligned} & 900 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - |  | - |  | ns |
| $t_{R}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}{ }^{(2)}$ | - |  | - |  | ns |
| $\\|\left._{\text {LI }}\right\|^{(3)}$ | Input Leakage Current |  |  | - | - |  | 2 |  | $\mu \mathrm{A}$ |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{R C}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load *Including scope and jig


Figure 2. Output Load (for $\mathrm{t}_{\mathrm{CLZ} 1,2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHZ} 1,2}, \mathrm{t}_{\mathrm{OHZ}}$, $\mathrm{t}_{\mathrm{OW}}$ and $\mathrm{t}_{\mathrm{WHz}}$ )

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & \text { 7198S25(1) } \\ & \text { 7198L25(1) } \end{aligned}$ |  | $\begin{aligned} & \text { 7198S30(5) } \\ & 7198 \mathrm{~L} 30(5) \end{aligned}$ |  | $\begin{aligned} & \text { 7198S35 } \\ & \text { 7198L35 } \end{aligned}$ |  | $\begin{aligned} & 7198 \mathrm{~S} 45 \\ & 7198 \mathrm{~L} 45 \end{aligned}$ |  | $\begin{aligned} & 7198 \mathrm{~S} 55 \\ & 7198 \mathrm{~L} 55 \end{aligned}$ |  | $\begin{aligned} & 7198570 \\ & 7198 \mathrm{~L} 70 \end{aligned}$ |  | $\begin{aligned} & \text { 7198S85(2) } \\ & \text { 7198L85(2) } \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  | MAX. |  |  |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\text {ACS } 1,2}$ | Chip Select-1, 2 Access Time ${ }^{(3)}$ | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\mathrm{CLZ1,2}}{ }^{(4)}$ | Chip Select-1, 2 to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output Enable to Output Valid | - | 15 |  | 20 -2 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| ${ }^{\text {OLz }}{ }^{(4)}$ | Output Enable to Output in Low Z | 5 | - |  | $\xrightarrow{\square}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ1,2}}{ }^{(4)}$ | Chip Select-1, 2 to Output in High Z | - | 10 |  | $13$ | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(4)}$ | Output Disable to Output in High Z | - | 15 | - | ${ }_{+} 15$ | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}{ }^{(4)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}{ }^{(4)}$ | Chip Deselect to Power Down Time |  | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wC }}$ | Write Cycle Time | 20 | -4 | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\mathrm{CW} 1,2}$ | Chip Select to End of Write (3) | 20 | \% | 25 | - | 30 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 20 |  | 25 | - | 25 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | \% - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WP }}$ | Write Pulse Width | 20 | - | 25 | - | 25 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\text {WR1, } 2}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{WH} \mathrm{Z}^{(4)}}$ | Write Enable to Output in High Z | - | 7 |  | 10 | - | 10 | - | 15 | - | 25 | - | 30 | - | 40 | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 13 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{OW}}{ }^{(4)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Both chip selects must be active low for the device to be selected.
4. This parameter guaranteed but not tested.
5. Preliminary data only for military devices.

TIMING WAVEFORM OF READ CYCLE NO. ${ }^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:
SRD7198-010

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}_{1}=\mathrm{V}_{I L}, \overline{\mathrm{CS}}_{2}=\mathrm{V}_{1 L}$
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{1}$ and or $\overline{\mathrm{CS}}_{2}$ transition low.
4. $\overline{O E}=V_{I L}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE CONTROLLED) }}{ }^{(1)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED) ${ }^{(1)}$


## NOTES:

1. WE must be high during all address transitions.
2. A write occurs during the overlap (tWP) of a low $\overline{\mathrm{CS}}_{1}$ and a low $\overline{\mathrm{CS}}_{2}$.
3. twr is measured from the earlier of $\overline{C S}_{1}$ or $\overline{\mathrm{CS}}_{2}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{\mathrm{CS}}_{1}$ and or $\overline{\mathrm{CS}}_{2}$ low transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low $\left(\overline{O E}=V_{I L}\right)$.
7. Dout is the same phase of write data of this write cycle.
8. If $\overline{\mathrm{CS}}_{1}$ and $\overline{\mathrm{CS}}_{2}$ are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}_{\mathbf{1}}$ | $\overline{\mathbf{C S}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | I | POWER |
| :--- | :---: | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | X | High Z | Standby |
| Standby | X | H | X | X | High Z | Standby |
| Read | L | L | H | L | DOUT | Active |
| Write | L | L | L | X | D $_{\text {IN }}$ | Active |
| Read | L | L | H | H | High Z | Active |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## CMOS STATIC RAMS 64 K (16K x 4-BIT)

IDT71981S/L IDT71982S/L
Separate data inputs and outputs

## FEATURES:

- Separate data inputs and outputs
- IDT71981S/L: outputs track inputs during write mode
- IDT71982S/L: high impedance outputs during write mode
- High speed (equal access and cycle time)
-Commercial - 25/30/35/45/55/70ns (max.)
-Military - 30/35/45/55/70/85ns (max.)
- Low-power consumption
-IDT71981/2S
Active: 300 mW (Typ.)
Standby: $100 \mu \mathrm{~W}$ (Typ.)
—IDT71981/2L
Active: 300 mW (Typ.)
Standby: $30 \mu \mathrm{~W}$ (Typ.)
- Battery backup operation-2V data retention (L version only)
- High-density 28 -pin 400 mil DIP and 28 -pin leadless chip carriers
- Produced with advanced CEMOS ${ }^{\text {™ }}$ high-performance technology
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT71981/IDT71982 are 65,536-bit high-speed static RAMs organized as $16 \mathrm{~K} \times 4$. They are fabricated using IDT's highperformance, high-reliability technology-CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.

Access times as fast as 25 ns are available with maximum power consumption of only 740 mW . These circuits also offer a reduced power standby mode ( $l_{\mathrm{SB}}$ ). When $\overline{\mathrm{CS}}_{1}$ goes high, the circuit will automatically go to, and remain in, this standby mode. In the ultra low-power standby mode ( $\mathrm{I}_{\mathrm{SB} 1}$ ), the devices consume less than $30 \mu \mathrm{~W}$, typically. This capability provides significant system-level power and cooling savings. The low-power(L) versions also offer a battery backup data retention capability where the circuit typically consumes only $20 \mu \mathrm{~W}$ operating off a 2 V battery.

All inputs and outputs of the IDT71981/IDT71982 are TTLcompatible and operate from a single 5 V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT71981/IDT71982 are packaged in either space-saving 28 -pin, 400 mil DIPs or 28-pin leadless chip carriers, providing high board-level packing densities.

The IDT71981/IDT7 1982 military RAMs are 100\% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS



## PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{13}$ | ADDRESS INPUTS | $\mathrm{D}_{1}-\mathrm{D}_{4}$ | DATA IN |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$ | CHIP SELECTS | $\mathrm{Y}_{1}-\mathrm{Y}_{4}$ | DATA OUT |
| $\overline{\mathrm{WE}}$ | WRITE ENABLE | GND | GROUND |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE | $\mathrm{V}_{\mathrm{CC}}$ | POWER |

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply VoItage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}} \min =-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C c}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS (for all speeds)
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$


NOTE:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.

## DC ELECTRICAL CHARACTERISTICS(1)

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | POWER | 25ns |  | 30ns |  | 35ns |  | 45ns |  | 55ns |  | 70ns |  | 85ns |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L. | MIL. | Сом'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Operating Power Supply Current $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, Output Open,$V_{C C}=M a x ., f=0$ | S | 100 | - | 100 | 110 | 100 | 110 | 100 | 110 | 100 | 110 | 100 | 110 | - | 110 |  |
|  |  | L | 85 | - | 85 | 95 | 85 | 95 | 85 | 95 | 85 | 95 | 85 | 95 | - | 95 |  |
| ${ }^{1} \mathrm{CC} 2$ | Dyn. Op. Current $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, <br> Output Open, $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ $f=f \text { Max. }$ | S | 135 | - | 125 | 140 | 125 | 140 | 125 | 140 | 125 | 140 | 125 | 140 | - | 140 |  |
|  |  | L | 125 | - | 115 | 125 | 105 | 115 | 100 | 110 | 100 | 110 | 95 | 110 | - | 105 |  |
| ${ }^{\prime}$ SB | Standby Power Supply Current (TTL Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{I H}, \\ & \mathrm{~V}_{\mathrm{CC}}=\text { Max., } \\ & \text { Output Open } \end{aligned}$ | S | 55 | $\square$ | 50 | 55 | 45 | 50 | 45 | 50 | 45 | 50 | 45 | 50 | - | 50 |  |
|  |  | L |  | $-$ | 40 | 45 | 35 | 40 | 30 | 35 | 30 | 35 | 30 | 35 | - | 35 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Full Stdby. Power Supply Current (CMOS Level)$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}^{2}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | S | 15 | - | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | - | 20 |  |
|  |  | L | 0.5 |  | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | - | 1.5 |  |

## NOTE:

1. All values are maximum guaranteed values.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITION |  | MIN. |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{m}_{2.0 \mathrm{~V}}^{\mathrm{v}_{\mathrm{cc}} @}{ }_{3.0 \mathrm{~V}}$ | $\mathrm{env}^{\mathrm{V}_{\mathrm{cc}} @}{ }_{3.0 \mathrm{~V}}$ |  |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | - |  |  | 2.0 | - | - | - | - | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current | MIL. COM'L.$\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \text { or } \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ |  | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 600 \\ & 150 \end{aligned}$ | $\begin{aligned} & 900 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 |  |  |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{BC}}{ }^{(2)}$ |  |  |  |  | ns |
| $\mid \mathrm{ILI}^{(3)}$ | Input Leakage Current |  |  | - |  |  |  |  | $\mu \mathrm{A}$ |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$.
2. $t_{R C}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW $\mathrm{V}_{\mathrm{cc}}$ DATA RETENTION WAVEFORM



SRD7198-005


SRD7198-006
Figure 1. Output Load


SRD7198-007
Figure 2. Output Load (for $\mathbf{t}_{\mathbf{C L Z 1 , 2}}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHZ1,2}}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{\mathrm{OW}}$ and $\mathrm{t}_{\mathrm{WHZ}}$ )

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1 and 2 |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, All Temperature Ranges)

| SYMBOL | PARAMETER | $\begin{aligned} & 71981 / 2 \\ & 71981 / 2 \\ & \text { MIN. } \end{aligned}$ | $\begin{gathered} 2 \mathrm{~S} 25^{(6)} \\ 2 \mathrm{L25} 5^{(6)} \\ \text { MAX. } \end{gathered}$ |  | $\begin{aligned} & 1 / 2 S 30 \\ & \text { 1/2L30 } \\ & \text { MAX. } \end{aligned}$ | 71981 <br> 71981 <br> MIN. | 1/2S35 <br> 1/2L35 <br> MAX. | 71981 71981 MIN. | 1/2S45 1/2L45 MAX. | 7198 71981 MIN. | 1/2S55 <br> 1/2L55 <br> MAX. | 71981 71981/ MIN. | /2S70 /2L70 MAX. | $\begin{aligned} & 71981 /: \\ & 71981 / \\ & \text { MIN. } \end{aligned}$ | $\begin{aligned} & 2 S 85(1) \\ & 2 L 85(1) \\ & \text { MAX. } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| $\mathrm{t}_{\text {ACS } 1,2}$ | Chip Select-1, 2 Access Time ${ }^{(2)}$ | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |
| ${ }^{\text {t CLZ } 1,2}$ | Chip Select-1, 2 to Output in Low $Z^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {OE }}$ | Output Enable to Output Valid | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\text {OLZ }}$ | Output Enable to Output in Low $Z^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }}$ (HZ1, 2 | Chip Select-1, 2 to Output in High $\mathbf{Z}^{(3)}$ | - | 10 |  | 13 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {t }} \mathrm{OHZ}$ | Output Disable to Output in High $Z^{(3)}$ | - | 15 | $\square$ | 15 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}$ | Chip Select to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time ${ }^{(3)}$ | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | 70 | - | 85 | ns |

## WRITE CYCLE

| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 20 | - | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 75 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {chw }}$, 2 | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 |  | 25 | - | 25 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 | - | 25 | - | 25 | - | 35 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{\text {WR1, } 2}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output High $Z^{(3,5)}$ | - | 7 | - | 10 | - | 10 | - | 15 | - | 25 | - | 30 | - | 40 | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 13 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| ${ }^{\text {t }}$ ( | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {tow }}$ | Output Active from End of Write ${ }^{(3,5)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{1 Y}$ | Data Valid to Output Valid ${ }^{(4)}$ | - | 20 | - | 30 | - | 30 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| $t_{\text {WY }}$ | Write Enable to Output Valid ${ }^{(4)}$ | - | 20 | - | 30 | - | 30 | - | 35 | - | 40 | - | 45 | - | 50 | ns |

## NOTES:

1. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
2. Both chip selects must be active low for the device to be selected.
3. This parameter guaranteed but not tested.
4. For IDT71981S/L only.
5. For IDT71982S/L only.
6. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$



## TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$



TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


SRD71981-010

## NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}_{1}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CS}}_{2}=\mathrm{V}_{\mathrm{IL}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{1}$, and or $\overline{\mathrm{CS}}_{2}$ transition low.
4. $\overline{O E}=V_{\mathrm{IL}}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.
6. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. ${ }^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $\mathbf{3}^{(1,6)}$


NOTES:

1. $\overline{W E}$ must be high during all address transitions.
2. A write occurs during the overlap ( ${ }_{\mathrm{wP}}$ ) of a low $\overline{\mathrm{CS}}_{1}$ and a low $\overline{\mathrm{CS}}_{2}$.
3. $t_{W R}$ is measured from the earlier of $\overline{C S}_{1}$ or $\overline{C S}_{2}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{\mathrm{CS}}_{1}$ and or $\overline{\mathrm{CS}}_{2}$ low transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
6. $\overline{\mathrm{OE}}$ is continuously low ( $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ ).
7. $\mathrm{D}_{\mathrm{OUT}}$ is the same phase of write data of this write cycle.
8. If $\overline{\mathrm{CS}}_{1}$ and $\overline{\mathrm{CS}}_{2}$ are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.
10. For IDT71981 only.
11. For IDT71982 only.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C}}_{\mathbf{1}}$ | $\overline{\mathbf{C S}}_{\mathbf{2}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Standby | H | X | X | X | High Z | Standby |
| Standby | X | H | X | X | High Z | Standby |
| Read | L | L | H | L | $\mathrm{D}_{\text {OUT }}$ | Active |
| Write $^{(1)}$ | L | L | L | L | $\mathrm{D}_{\text {IN }}$ | Active |
| Write $^{(1)}$ | L | L | L | H | High Z | Active |
| Write $^{(2)}$ | L | L | L | X | High Z | Active |
| Read | L | L | H | H | High Z | Active |

## NOTES:

1. For IDT71981 only.
2. For IDT71982 only.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.

Integrated Device Technology. Inc

| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\text { MAX. })}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT6116LA30P | 30 | 75 | P24-1, P24-2 | Com'l. |
| IDT6116LA30D |  |  | D24-1 |  |
| IDT6116LA30T |  |  | D24-2 |  |
| IDT6116LA30L |  |  | L28-1, L32 |  |
| IDT6116LA30F |  |  | F24 |  |
| IDT6116SA30P |  | 80 | P24-1, P24-2 |  |
| IDT6116SA30D |  |  | D24-1 |  |
| IDT6116SA30T |  |  | D24-2 |  |
| IDT6116SA30L |  |  | L28-1, L32 |  |
| IDT6116SA30F |  |  | F24 |  |
| IDT6116LA35P | 35 | 75 | P24-1, P24-2 | Com'l. |
| IDT6116LA35D |  |  | D24-1 |  |
| IDT6116LA35T |  |  | D24-2 |  |
| IDT6116LA35L |  |  | L28-1, L32 |  |
| IDT6116LA35F |  |  | F24 |  |
| IDT6116LA35DB |  | 85 | D24-1 | Mil. |
| IDT6116LA35TB |  |  | D24-2 |  |
| IDT6116LA35LB |  |  | L28-1, L32 |  |
| IDT6116LA35FB |  |  | F24 |  |
| IDT6116SA35P |  | 80 | P24-1, P24-2 | Com'l. |
| IDT6116SA35D |  |  | D24-1 |  |
| IDT6116SA35T |  |  | D24-2 |  |
| IDT6116SA35L |  |  | L28-1, L32 |  |
| IDT6116SA35F |  |  | F24 |  |
| IDT6116SA35DB |  | 90 | D24-1 | Mil. |
| IDT6116SA35TB |  |  | D24-2 |  |
| IDT6116SA35LB |  |  | L28-1, L32 |  |
| IDT6116SA35FB |  |  | F24 |  |
| IDT6116LA45P | 45 | 75 | P24-1, P24-2 | Com'l. |
| IDT6116LA45D |  |  | D24-1 |  |
| IDT6116LA45T |  |  | D24-2 |  |
| IDT6116LA45L |  |  | L28-1, L32 |  |
| IDT6116LA45F |  |  | F24 |  |
| IDT6116LA45DB |  | 85 | D24-1 | Mil. |
| IDT6116LA45TB |  |  | D24-2 |  |
| IDT6116LA45LB |  |  | L28-1, L32 |  |
| IDT6116LA45FB |  |  | F24 |  |
| IDT6116SA45P |  | 80 | P24-1, P24-2 | Com'I. |
| IDT6116SA45D |  |  | D24-1 |  |
| IDT6116SA45T |  |  | D24-2 |  |
| IDT6116SA45L |  |  | L28-1, L32 |  |
| IDT6116SA45F |  |  | F24 |  |


| ORDER PART NUMBER | SPEED <br> (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT6116SA45DB | 45 | 90 | D24-1 | Mil. |
| IDT6116SA45TB |  |  | D24-2 |  |
| IDT6116SA45LB |  |  | L28-1, L32 |  |
| IDT6116SA45FB |  |  | F24 |  |
| IDT6116LA55P | 55 | 75 | P24-1, P24-2 | Com'l. |
| IDT6116LA55D |  |  | D24-1 |  |
| IDT6116LA55T |  |  | D24-2 |  |
| IDT6116LA55L |  |  | L28-1, L32 |  |
| IDT6116LA55F |  |  | F24 |  |
| IDT6116LA55DB |  | 85 | D24-1 | Mil. |
| IDT6116LA55TB |  |  | D24-2 |  |
| IDT6116LA55LB |  |  | L28-1, L32 |  |
| IDT6116LA55FB |  |  | F24 |  |
| IDT6116SA55P |  | 80 | P24-1, P24-2 | Com'l. |
| IDT6116SA55D |  |  | D24-1 |  |
| IDT6116SA55T |  |  | D24-2 |  |
| IDT6116SA55L |  |  | L28-1, L32 |  |
| IDT6116SA55F |  |  | F24 |  |
| IDT6116SA55DB |  | 90 | D24-1 | Mil. |
| IDT6116SA55TB |  |  | D24-2 |  |
| IDT6116SA55LB |  |  | L28-1, L32 |  |
| IDT6116SA55FB |  |  | F24 |  |
| IDT6116LA70P | 70 | 75 | P24-1, P24-2 | Com'l. |
| IDT6116LA70D |  |  | D24-1 |  |
| IDT6116LA70T |  |  | D24-2 |  |
| IDT6116LA70L |  |  | L28-1, L32 |  |
| IDT6116LA70F |  |  | F24 |  |
| IDT6116LA70DB |  | 85 | D24-1 | Mil. |
| IDT6116LA70TB |  |  | D24-2 |  |
| IDT6116LA70LB |  |  | L28-1, L32 |  |
| IDT6116LA70FB |  |  | F24 |  |
| IDT6116SA70P |  | 80 | P24-1, P24-2 | Com'l. |
| IDT6116SA70D |  |  | D24-1 |  |
| IDT6116SA70T |  |  | D24-2 |  |
| IDT6116SA70L |  |  | L28-1, L32 |  |
| IDT6116SA70F |  |  | F24 |  |
| IDT6116SA70DB |  | 90 | D24-1 | Mil. |
| IDT6116SA70TB |  |  | D24-2 |  |
| IDT6116SA70LB |  |  | L28-1, L32 |  |
| IDT6116SA70FB |  |  | F24 |  |
| IDT6116LA90P | 90 | 75 | P24-1, P24-2 | Com'l. |
| IDT6116LA90D |  |  | D24-1 |  |
| IDT6116LA90T |  |  | D24-2 |  |
| IDT6116LA90L |  |  | L28-1, L32 |  |
| IDT6116LA90F |  |  | F24 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{Icc}(\mathrm{MAX.})}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT6116LA90DB | 90 | 85 | D24-1 | Mil. |
| IDT6116LA90TB |  |  | D24-2 |  |
| IDT6116LA90LB |  |  | L28-1, L32 |  |
| IDT6116LA90FB |  |  | F24 |  |
| IDT6116SA90P |  | 80 | P24-1, P24-2 | Com'l. |
| IDT6116SA90D |  |  | D24-1 |  |
| IDT6116SA90T |  |  | D24-2 |  |
| IDT6116SA90L |  |  | L28-1, L32 |  |
| IDT6116SA90F |  |  | F24 |  |
| IDT6116SA90DB |  | 90 | D24-1 | Mil. |
| IDT6116SA90TB |  |  | D24-2 |  |
| IDT6116SA90LB |  |  | L28-1, L32 |  |
| IDT6116SA90FB |  |  | F24 |  |
| IDT6116LA120DB | 120 | 85 | D24-1 | Mil. |
| IDT6116LA120TB |  |  | D24-2 |  |
| IDT6116LA120LB |  |  | L28-1, L32 |  |
| IDT6116LA120FB |  |  | F24 |  |
| IDT6116SA120DB |  | 90 | D24-1 |  |
| IDT6116SA120TB |  |  | D24-2 |  |
| IDT6116SA120LB |  |  | L28-1, L32 |  |
| IDT6116SA120FB |  |  | F24 |  |
| IDT6116LA150DB | 150 | 85 | D24-1 | Mil. |
| IDT6116LA150TB |  |  | D24-2 |  |
| IDT6116LA150LB |  |  | L28-1, L32 |  |
| IDT6116LA150FB |  |  | F24 |  |
| IDT6116SA150DB |  | 90 | D24-1 | Mil. |
| IDT6116SA150TB |  |  | D24-2 |  |
| IDT6116SA150LB |  |  | L28-1, L32 |  |
| IDT6116SA150FB |  |  | F24 |  |
| IDT6167SA15P | 15 | 90 | P20 | Com'l. |
| IDT6167SA15D |  |  | D20 |  |
| IDT6167SA15L |  |  | L20-1 |  |
| IDT6167SA15F |  |  | F20 |  |
| IDT6167LA20P | 20 | 55 | P20 | Com'l. |
| IDT6167LA20D |  |  | D20 |  |
| IDT6167LA20L |  |  | L20-1 |  |
| IDT6167LA20F |  |  | F20 |  |
| IDT6167SA20P |  | 90 | P20 |  |
| IDT6167SA20D |  |  | D20 |  |
| IDT6167SA20L |  |  | L20-1 |  |
| IDT6167SA20F |  |  | F20 |  |
| IDT6167LA25P | 25 | 55 | P20 | Com'l. |
| IDT6167LA25D |  |  | D20 |  |
| IDT6167LA25L |  |  | L20-1 |  |
| IDT6167LA25F |  |  | F20 |  |
| IDT6167LA25DB |  | 60 | D20 | Mil. |
| IDT6167LA25LB |  |  | L20-1 |  |
| IDT6167LA25FB |  |  | F20 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}^{(\mathrm{MAX} .)}}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT6167SA25P | 25 | 90 | P20 | Com'l. |
| IDT6167SA25D |  |  | D20 |  |
| IDT6167SA25L |  |  | L20-1 |  |
| IDT6167SA25F |  |  | F20 |  |
| IDT6167SA25DB |  |  | D20 | Mil. |
| IDT6167SA25LB |  |  | L20-1 |  |
| IDT6167SA25FB |  |  | F20 |  |
| IDT6167LA35P | 35 | 55 | P20 | Com'l. |
| IDT6167LA35D |  |  | D20 |  |
| IDT6167LA35L |  |  | L20-1 |  |
| IDT6167LA35F |  |  | F20 |  |
| IDT6167LA35DB |  | 60 | D20 | Mil. |
| IDT6167LA35LB |  |  | L20-1 |  |
| IDT6167LA35FB |  |  | F20 |  |
| IDT6167SA35P |  | 90 | P20 | Com'l. |
| IDT6167SA35D |  |  | D20 |  |
| IDT6167SA35L |  |  | L20-1 |  |
| IDT6167SA35F |  |  | F20 |  |
| IDT6167SA35DB |  |  | D20 | Mil. |
| IDT6167SA35LB |  |  | L20-1 |  |
| IDT6167SA35FB |  |  | F20 |  |
| IDT6167LA45P | 45 | 55 | P20 | Com'l. |
| IDT6167LA45D |  |  | D20 |  |
| IDT6167LA45L |  |  | L20-1 |  |
| IDT6167LA45F |  |  | F20 |  |
| IDT6167LA45DB |  | 60 | D20 | Mil. |
| IDT6167LA45LB |  |  | L20-1 |  |
| IDT6167LA45FB |  |  | F20 |  |
| IDT6167SA45P |  | 90 | P20 | Com'l. |
| IDT6167SA45D |  |  | D20 |  |
| IDT6167SA45L |  |  | L20-1 |  |
| IDT6167SA45F |  |  | F20 |  |
| IDT6167SA45DB |  |  | D20 | Mil. |
| IDT6167SA45LB |  |  | L20-1 |  |
| IDT6167SA45FB |  |  | F20 |  |
| IDT6167LA55P | 55 | 55 | P20 | Com'l. |
| IDT6167LA55D |  |  | D20 |  |
| IDT6167LA55L |  |  | L20-1 |  |
| IDT6167LA55F |  |  | F20 |  |
| IDT6167LA55DB |  | 60 | D20 | Mil. |
| IDT6167LA55LB |  |  | L20-1 |  |
| IDT6167LA55FB |  |  | F20 |  |
| IDT6167SA55P |  | 90 | P20 | Com'l. |
| IDT6167SA55D |  |  | D20 |  |
| IDT6167SA55L |  |  | L20-1 |  |
| IDT6167SA55F |  |  | F20 |  |
| IDT6167SA55DB |  |  | D20 | Mil. |
| IDT6167SA55LB |  |  | L20-1 |  |
| IDT6167SA55FB |  |  | F20 |  |



| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{Icc}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT6168SA35P | 35 | 90 | P20 | Com'l. |
| IDT6168SA35D |  |  | D20 |  |
| IDT6168SA35L |  |  | L20-1 |  |
| IDT6168SA35F |  |  | F20 |  |
| IDT6168SA35DB |  | 100 | D20 | Mil. |
| IDT6168SA35LB |  |  | L20-1 |  |
| IDT6168SA35FB |  |  | F20 |  |
| IDT6168LA45P | 45 | 70 | P20 | Com'l. |
| IDT6168LA45D |  |  | D20 |  |
| IDT6168LA45L |  |  | L20-1 |  |
| IDT6168LA45F |  |  | F20 |  |
| IDT6168LA45DB |  | 80 | D20 | Mil. |
| IDT6168LA45LB |  |  | L20-1 |  |
| IDT6168LA45FB |  |  | F20 |  |
| IDT6168SA45P |  | 90 | P20 | Com'l. |
| IDT6168SA45D |  |  | D20 |  |
| IDT6168SA45L |  |  | L20-1 |  |
| IDT6168SA45F |  |  | F20 |  |
| IDT6168SA45DB |  | 100 | D20 | Mil. |
| IDT6168SA45LB |  |  | L20-1 |  |
| IDT6168SA45FB |  |  | F20 |  |
| IDT6168LA55P | 55 | 70 | P20 | Com'l. |
| IDT6168LA55D |  |  | D20 |  |
| IDT6168LA55L |  |  | L20-1 |  |
| IDT6168LA55F |  |  | F20 |  |
| IDT6168LA55DB |  | 80 | D20 | Mil. |
| IDT6168LA55LB |  |  | L20-1 |  |
| IDT6168LA55FB |  |  | F20 |  |
| IDT6168SA55P |  | 90 | P20 | Com'l. |
| IDT6168SA55D |  |  | D20 |  |
| IDT6168SA55L |  |  | L20-1 |  |
| IDT6168SA55F |  |  | F20 |  |
| IDT6168SA55DB |  | 100 | D20 | Mil. |
| IDT6168SA55LB |  |  | L20-1 |  |
| IDT6168SA55FB |  |  | F20 |  |
| IDT6168LA70DB | 70 | 80 | D20 | Mil. |
| IDT6168LA70LB |  |  | L20-1 |  |
| IDT6168LA70FB |  |  | F20 |  |
| IDT6168SA70DB |  | 100 | D20 |  |
| IDT6168SA70LB |  |  | L20-1 |  |
| IDT6168SA70FB |  |  | F20 |  |
| IDT6168LA85DB | 85 | 80 | D20 | Mil. |
| IDT6168LA85LB |  |  | L20-1 |  |
| IDT6168LA85FB |  |  | F20 |  |
| IDT6168SA85DB |  | 100 | D20 |  |
| IDT6168SA85LB |  |  | L20-1 |  |
| IDT6168SA85FB |  |  | F20 |  |


| ORDER PART NUMBER | $\begin{aligned} & \text { SPEED } \\ & \text { (ns) } \end{aligned}$ | $\underset{(\mathrm{mA})}{\left.\mathrm{Icc}_{(\text {(MAX. }}\right)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT6168LA100DB | 100 | 80 | D20 | Mil. |
| IDT6168LA100LB |  |  | L20-1 |  |
| IDT6168LA100FB |  |  | F20 |  |
| IDT6168SA100DB |  | 100 | D20 |  |
| IDT6168SA100LB |  |  | L20-1 |  |
| IDT6168SA100FB |  |  | F20 |  |
|  |  |  |  |  |
| IDT71256L45D | 45 | - | D28-1 | Com'l. |
| IDT71256L45T |  |  | D28-2 |  |
| IDT71256L45L |  |  | L32 |  |
| IDT71256S45D |  |  | D28-1 |  |
| IDT71256S45T |  |  | D28-2 |  |
| IDT71256S45L |  |  | L32 |  |
| IDT71256L55D | 55 | - | D28-1 | Com'l. |
| IDT71256L55T |  |  | D28-2 |  |
| IDT71256L55L |  |  | L32 |  |
| IDT71256L55DB |  |  | D28-1 | Mil. |
| IDT71256L55TB |  |  | D28-2 |  |
| IDT71256L55LB |  |  | L32 |  |
| IDT71256S55D |  |  | D28-1 | Com'l. |
| IDT71256S55T |  |  | D28-2 |  |
| IDT71256S55L |  |  | L32 |  |
| IDT71256S55DB |  |  | D28-1 | Mil. |
| IDT71256S55TB |  |  | D28-2 |  |
| IDT71256S55LB |  |  | L32 |  |
| IDT71256L70D | 70 | - | D28-1 | Com'l. |
| IDT71256L70T |  |  | D28-2 |  |
| IDT71256L70L |  |  | L32 |  |
| IDT71256L70DB |  |  | D28-1 | Mil. |
| IDT71256L70TB |  |  | D28-2 |  |
| IDT71256L70LB |  |  | L32 |  |
| IDT71256S70D |  |  | D28-1 | Com'l. |
| IDT71256S70T |  |  | D28-2 |  |
| IDT71256S70L |  |  | L32 |  |
| IDT71256S70DB |  |  | D28-1 | Mil. |
| IDT71256S70TB |  |  | D28-2 |  |
| IDT71256S70LB |  |  | L32 |  |
| IDT71256L85DB | 85 | - | D28-1 | Mil. |
| IDT71256L85TB |  |  | D28-2 |  |
| IDT71256L85LB |  |  | L32 |  |
| IDT71256S85DB |  |  | D28-1 |  |
| IDT71256S85TB |  |  | D28-2 |  |
| IDT71256S85LB |  |  | L32 |  |
|  |  |  |  |  |
| IDT71257L35T | 35 | - | D24-2 | Com'l. |
| IDT71257S35T |  |  |  |  |
| IDT71257L45T | 45 | - | D24-2 | Com'l. |
| IDT71257L45TB |  |  |  | Mil. |
| IDT71257S45T |  |  |  | Com'l. |
| IDT71257S45TB |  |  |  | Mil. |


| ORDER PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ns) } \end{gathered}$ | $\underset{(\text { mA })}{\left.\mathrm{I}_{\mathrm{cc}}^{(\text {MAX. }}\right)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT71257L55T | 55 | - | D24-2 | Com'l. |
| IDT71257L55TB |  |  |  | Mil. |
| IDT71257S55T |  |  |  | Com'l. |
| IDT71257S55TB |  |  |  | Mil. |
| IDT71257L70T | 70 | - | D24-2 | Com'l. |
| IDT71257L70TB |  |  |  | Mil. |
| IDT71257S70T |  |  |  | Com'l. |
| IDT71257S70TB |  |  |  | Mil. |
| IDT71257L85TB | 85 | - | D24-2 | Mil. |
| IDT71257S85TB |  |  |  |  |
|  |  |  |  |  |
| IDT71258L35T | 35 | - | D24-2 | Com'l. |
| IDT71258S35T |  |  |  |  |
| IDT71258L45T | 45 | - | D24-2 | Com'l. |
| IDT71258L45TB |  |  |  | Mil. |
| IDT71258S45T |  |  |  | Com'l. |
| IDT71258S45TB |  |  |  | Mil. |
| IDT71258L55T | 55 | - | D24-2 | Com'l. |
| IDT71258L55TB |  |  |  | Mil. |
| IDT71258S55T |  |  |  | Com'l. |
| IDT71258S55TB |  |  |  | Mil. |
| IDT71258L70T | 70 | - | D24-2 | Com'l. |
| IDT71258L70TB |  |  |  | Mil. |
| IDT71258S70T |  |  |  | Com'l. |
| IDT71258S70TB |  |  |  | Mil. |
| IDT71258L85TB | 85 | - | D24-2 | Mil. |
| IDT71258S85TB |  |  |  |  |
|  |  |  |  |  |
| IDT7130L55P | 55 | 120 | P48 | Com'l. |
| IDT7130L55J |  |  | J52 |  |
| IDT7130L55C |  |  | D48-1 |  |
| IDT7130L55L |  |  | L48, L52 |  |
| IDT7130S55P |  | 170 | P48 |  |
| IDT7130S55J |  |  | J52 |  |
| IDT7130S55C |  |  | D48-1 |  |
| IDT7130S55L |  |  | L48, L52 |  |
| IDT7130L70P | 70 | 120 | P48 | Com'l. |
| IDT7130L70J |  |  | J52 |  |
| IDT7130L70C |  |  | D48-1 |  |
| IDT7130L70L |  |  | L48, L52 |  |
| IDT7130L70CB |  | 180 | D48-1 | Mil. |
| IDT7130L70LB |  |  | L48, L52 |  |
| IDT7130S70P |  | 170 | P48 | Com'l. |
| IDT7130S70J |  |  | J52 |  |
| IDT7130S70C |  |  | D48-1 |  |
| IDT7130S70L |  |  | L48, L52 |  |
| IDT7130S70CB |  | 225 | D48-1 | Mil. |
| IDT7130S70LB |  |  | L48, L52 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. | ORDER PART NUMBER | SPEED ( ns ) | $\begin{gathered} \mathrm{I}_{\mathrm{cc}} \text { (MAX.) } \\ (\mathrm{mA}) \end{gathered}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7130L90P | 90 | 120 | P48 | Com'l. | IDT7132L90P | 90 | 120 | P48 | Com'l. |
| IDT7130L90J |  |  | J52 |  | IDT7132L90J |  |  | J52 |  |
| IDT7130L90C |  |  | D48-1 |  | IDT7132L90C |  |  | D48-1 |  |
| IDT7130L90L |  |  | L48, L52 |  | IDT7132L90L |  |  | L48, L52 |  |
| IDT7130L90CB |  | 150 | D48-1 | Mil. | IDT7132L90CB |  | 150 | D48-1 | Mil. |
| IDT7130L90LB |  |  | L48, L52 |  | IDT7132L90LB |  |  | L48, L52 |  |
| IDT7130S90P |  | 170 | P48 | Com'l. | IDT7132S90P |  | 170 | P48 | Com'l. |
| IDT7130S90J |  |  | J52 |  | IDT7132S90J |  |  | J52 |  |
| IDT7130S90C |  |  | D48-1 |  | IDT7132S90C |  |  | D48-1 |  |
| IDT7130S90L |  |  | L48, L52 |  | IDT7132S90L |  |  | L48, L52 |  |
| IDT7130590CB |  | 185 | D48-1 | Mil. | IDT7132S90CB |  | 185 | D48-1 | Mil. |
| IDT7130S90LB |  |  | L48, L52 |  | IDT7132S90LB |  |  | L48, L52 |  |
| IDT7130L.100P | 100 | 120 | P48 | Com'l. | IDT7132L100P | 100 | 120 | P48 | Com'l. |
| IDT7130L100J |  |  | J52 |  | IDT7132L100J |  |  | J52 |  |
| IDT7130L100C |  |  | D48-1 |  | IDT7132L100C |  |  | D48-1 |  |
| IDT7130L100L |  |  | L48, L52 |  | IDT7132L100L |  |  | L48, L52 |  |
| IDT7130L100CB |  | 150 | D48-1 | Mil. | IDT7132L100CB |  | 150 | D48-1 | Mil. |
| IDT7130L100LB |  |  | L48, L52 |  | IDT7132L100LB |  |  | L48, L. 52 |  |
| IDT7130S100P |  | 170 | P48 | Com'l. | IDT7132S100P |  | 170 | P48 | Com'l. |
| IDT7130S100J |  |  | J52 |  | IDT7132S100J |  |  | $J 52$ |  |
| IDT7130S100C |  |  | D48-1 |  | IDT7132S100C |  |  | D48-1 |  |
| IDT7130S100L |  |  | L48, L52 |  | IDT7132S100L |  |  | L48, L52 |  |
| IDT7130S100CB |  | 185 | D48-1 | Mil. | IDT7132S100CB |  | 185 | D48-1 | Mil. |
| IDT7130S100LB |  |  | L48, L52 |  | IDT7132S100LB |  |  | L48, L52 |  |
| IDT7130L120CB | 120 | 150 | D48-1 | Mil. | IDT7132L120CB | 120 | 150 | D48-1 | Mil. |
| IDT7130L 120LB |  |  | L48, L52 |  | IDT7132L120LB |  |  | L48, L52 |  |
| IDT7130S120CB |  | 185 | D48-1 |  | IDT7132S120CB |  | 185 | D48-1 |  |
| IDT7130S120LB |  |  | L48, L52 |  | IDT7132S120LB |  |  | L48, L52 |  |
|  |  |  |  |  |  |  |  |  |  |
| IDT7132L55P | 55 | 120 | P48 | Com'l. | IDT71322L45P | 45 | - | P48 | Com'l. |
| IDT7132L55J |  |  | J52 |  | IDT71322L45C |  |  | D48-1 |  |
| IDT7132L55C |  |  | D48-1 |  | IDT71322L45L |  |  | L52 |  |
| IDT7132L55L |  |  | L48, L52 |  | IDT71322S45P |  |  | P48 |  |
| IDT7132S55P |  | 170 | P48 |  | IDT71322S45C |  |  | D48-1 |  |
| IDT7132S55J |  |  | J52 |  | IDT71322S45L |  |  | L52 |  |
| IDT7132S55C |  |  | D48-1 |  | IDT71322L55P | 55 | - | P48 | Com'l. |
| IDT7132S55L |  |  | L48, L52 |  | IDT71322L55C |  |  | D48-1 |  |
| IDT7132L70P | 70 | 120 | P48 | Com'l. | IDT71322L55L |  |  | L52 |  |
| IDT7132L70J |  |  | J52 |  | IDT71322L55CB |  |  | D48-1 | Mil. |
| IDT7132L70C |  |  | D48-1 |  | IDT71322L55LB |  |  | L52 |  |
| IDT7132L70L |  |  | L48, L52 |  | IDT71322S55P |  |  | P48 | Com'l. |
| IDT7132L70CB |  | 180 | D48-1 | Mil. | IDT71322S55C |  |  | D48-1 |  |
| IDT7132L.70LB |  |  | L48, L52 |  | IDT71322S55L |  |  | L52 |  |
| IDT7132S70P |  | 170 | P48 | Com'l. | IDT71322S55CB |  |  | D48-1 | Mil. |
| IDT7132S70J |  |  | J52 |  | IDT71322S55LB |  |  | L52 |  |
| IDT7132S70C |  |  | D48-1 |  | IDT71322L70P | 70 | - | P48 | Com'l. |
| IDT7132S70L |  |  | L48, L52 |  | IDT71322L70C |  |  | D48-1 |  |
| IDT7132S70CB |  | 225 | D48-1 | Mil. | IDT71322L70L |  |  | L52 |  |
| IDT7132S70LB |  |  | L48, L52 |  | IDT71322L70CB |  |  | D48-1 | Mil. |
|  |  |  |  |  | IDT71322L70LB |  |  | L52 |  |


| ORDER PART NUMBER | $\begin{array}{\|c} \hline \begin{array}{c} \text { SPEED } \\ \text { (ns) } \end{array} \\ \hline \end{array}$ | $\mathrm{I}_{(\mathrm{mA})}^{(\text {MAX. })}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT71322S70P | 70 | - | P48 | Com'l. |
| IDT71322S70C |  |  | D48-1 |  |
| IDT71322S70L |  |  | L52 |  |
| IDT71322S70CB |  |  | D48-1 | Mil. |
| IDT71322S70LB |  |  | L52 |  |
| IDT71322L90P | 90 | - | P48 | Com'l. |
| IDT71322L90C |  |  | D48-1 |  |
| IDT71322L90L |  |  | L52 |  |
| IDT71322L90CB |  |  | D48-1 | Mil. |
| 1DT71322L90LB |  |  | L52 |  |
| IDT71322S90P |  |  | P48 | Com'l. |
| IDT71322S90C |  |  | D48-1 |  |
| IDT71322S90L |  |  | L52 |  |
| IDT71322S90CB |  |  | D48-1 | Mil. |
| IDT71322S90LB |  |  | L52 |  |
| IDT71322L100CB | 100 | - | D48-1 | Mil. |
| IDT71322L100LB |  |  | L52 |  |
| IDT71322S100CB |  |  | D48-1 |  |
| IDT71322S100LB |  |  | L52 |  |
| IDT7133L70P | 70 | - | P68 | Com'l. |
| IDT7133L70XC |  |  | D68 |  |
| IDT7133L70L |  |  | L68 |  |
| IDT7133S70P |  |  | P68 |  |
| IDT7133S70XC |  |  | D68 |  |
| IDT7133S70L |  |  | L68 |  |
| IDT7133L90P | 90 | - | P68 | Com'l. |
| IDT7133L90XC |  |  | D68 |  |
| IDT7133L90L |  |  | L68 |  |
| IDT7133L90XCB |  |  | D68 | Mil. |
| IDT7133L90LB |  |  | L68 |  |
| IDT7133S90P |  |  | P68 | Com'l. |
| IDT7133S90XC |  |  | D68 |  |
| IDT7133S90L |  |  | L68 |  |
| IDT7133S90xCB |  |  | D68 | Mil. |
| IDT7133S90LB |  |  | L68 |  |
| IDT7133L100P | 100 | - | P68 | Com'l. |
| IDT7133L100XC |  |  | D68 |  |
| IDT7133L100L |  |  | L68 |  |
| IDT7133L100XCB |  |  | D68 | Mil. |
| IDT7133L100LB |  |  | 168 |  |
| IDT7133S100P |  |  | P68 | Com'l. |
| IDT7133S100XC |  |  | D68 |  |
| IDT7133S100L |  |  | L68 |  |
| IDT7133S100XCB |  |  | D68 | Mil. |
| IDT7133S100LB |  |  | L68 |  |
| IDT7133L120XCB | 120 | - | D68 | Mil. |
| IDT7133L120LB |  |  | L68 |  |
| IDT7133S120XCB |  |  | D68 |  |
| IDT7133S120LB |  |  | L68 |  |


| ORDER PART NUMBER | SPEED <br> (ns) | $\underset{(\mathrm{mA})}{\mathrm{I} c(\text { MAX. })}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7134L45P | 45 | - | P48 | Com'l. |
| IDT7134L45C |  |  | D48-1 |  |
| IDT7134L45L |  |  | L48 |  |
| IDT7134S45P |  |  | P48 |  |
| IDT7134S45C |  |  | D48-1 |  |
| IDT7134S45L |  |  | L48 |  |
| IDT7134L55P | 55 | - | P48 | Com'l. |
| IDT7134L.55C |  |  | D48-1 |  |
| IDT7134L55L |  |  | L48 |  |
| IDT7134L55CB |  |  | D48-1 | Mil. |
| IDT7134L55LB |  |  | L48 |  |
| IDT7134S55P |  |  | P48 | Com'l. |
| IDT7134S55C |  |  | D48-1 |  |
| IDT7134S55L |  |  | L48 |  |
| 1DT7134S55CB |  |  | D48-1 | Mil. |
| IDT7134S55LB |  |  | L48 |  |
| IDT7134L70P | 70 | - | P48 | Com'l. |
| IDT7134L70C |  |  | D48-1 |  |
| IDT7134L70L |  |  | L48 |  |
| IDT7134L70CB |  |  | D48-1 | Mil. |
| IDT7134L70LB |  |  | L48 |  |
| IDT7134S70P |  |  | P48 | Com'l. |
| IDT7134S70C |  |  | D48-1 |  |
| IDT7134S70L |  |  | L48 |  |
| IDT7134S70CB |  |  | D48-1 | Mil. |
| IDT7134S70LB |  |  | L48 |  |
| IDT7134L90P | 90 | - | P48 | Com'l. |
| IDT7134L90C |  |  | D48-1 |  |
| IDT7134L90L |  |  | L48 |  |
| IDT7134L90CB |  |  | D48-1 | Mil. |
| IDT7134L90LB |  |  | L48 |  |
| IDT7134S90P |  |  | P48 | Com'l. |
| IDT7134S90C |  |  | D48-1 |  |
| IDT7134S90L |  |  | L48 |  |
| IDT7134S90CB |  |  | D48-1 | Mil. |
| IDT7134S90LB |  |  | L48 |  |
| IDT7134L100CB | 100 | - | D48-1 | Mil. |
| IDT7134L100LB |  |  | L48 |  |
| IDT7134S100CB |  |  | D48-1 |  |
| IDT7134S100LB |  |  | L48 |  |
|  |  |  |  |  |
| IDT71341 | Consult Factory |  |  |  |
|  |  |  |  |  |
| IDT7140L55P | 55 | 120 | P48 | Com'l. |
| IDT7140L55J |  |  | J52 |  |
| IDT7140L55C |  |  | D48-1 |  |
| IDT7140L55L |  |  | L48, L52 |  |


| ORDER PART NUMBER | SPEED (ns) | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{mAAX})} \mathrm{MAX}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7140S55P | 55 | 170 | P48 | Com'l. |
| IDT7140S55J |  |  | J52 |  |
| IDT7140S55C |  |  | D48-1 |  |
| IDT7140S55L |  |  | L48, L52 |  |
| IDT7140L70P | 70 | 120 | P48 | Com'l. |
| IDT7140L70J |  |  | J52 |  |
| IDT7140L70C |  |  | D48-1 |  |
| IDT7140L70L |  |  | L48, L52 |  |
| IDT7140L70CB |  | 180 | D48-1 | Mil. |
| IDT7140L70LB |  |  | L48, L52 |  |
| IDT7140S70P |  | 170 | P48 | Com'l. |
| IDT7140S70J |  |  | J52 |  |
| IDT7140S70C |  |  | D48-1 |  |
| IDT7140S70L |  |  | L48, L52 |  |
| IDT7140S70CB |  | 225 | D48-1 | Mil. |
| IDT7140S70LB |  |  | L48, L52 |  |
| IDT7140L90P | 90 | 120 | P48 | Com'l. |
| IDT7140L90J |  |  | J52 |  |
| IDT7140L90C |  |  | D48-1 |  |
| IDT7140L90L |  |  | L48, L52 |  |
| IDT7140L90CB |  | 150 | D48-1 | Mil. |
| IDT7140L90LB |  |  | L48, L52 |  |
| IDT7140S90P |  | 170 | P48 | Com'l. |
| IDT7140S90J |  |  | J52 |  |
| IDT7140S90C |  |  | D48-1 |  |
| IDT7140S90L |  |  | L48, L52 |  |
| IDT7140S90CB |  | 185 | D48-1 | Mil. |
| IDT7140S90LB |  |  | L48, L52 |  |
| IDT7140L100P | 100 | 120 | P48 | Com'l. |
| IDT7140L100J |  |  | J52 |  |
| IDT7140L100C |  |  | D48-1 |  |
| IDT7140L100L |  |  | L48, L52 |  |
| IDT7140L100CB |  | 150 | D48-1 | Mil. |
| IDT7140L100LB |  |  | L48, L52 |  |
| IDT7140S100P |  | 170 | P48 | Com'l. |
| IDT7140S100J |  |  | J52 |  |
| IDT7140S100C |  |  | D48-1 |  |
| IDT7140S100L |  |  | L48, L52 |  |
| IDT7140S100CB |  | 185 | D48-1 | Mil. |
| IDT7140S100LB |  |  | L48, L52 |  |
| IDT7140L120CB | 120 | 150 | D48-1 | Mil. |
| IDT7140L120LB |  |  | L48, L52 |  |
| IDT7140S120CB |  | 185 | D48-1 |  |
| IDT7140S120LB |  |  | L48, L52 |  |
|  |  |  |  |  |
| IDT7142L55P | 55 | 120 | P48 | Com'l. |
| IDT7142L55J |  |  | J52 |  |
| IDT7142L55C |  |  | D48-1 |  |
| IDT7142L55L |  |  | L48, L52 |  |


| ORDER PART NUMBER | $\begin{array}{\|c} \hline \text { SPEED } \\ \text { (ns) } \end{array}$ | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{mA})}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7142S55P | 55 | 170 | P48 | Com'l. |
| IDT7142S55J |  |  | J52 |  |
| IDT7142S55C |  |  | D48-1 |  |
| IDT7142S55L |  |  | L48, L52 |  |
| IDT7142L70P | 70 | 120 | P48 | Com'l. |
| IDT7142L70J |  |  | J52 |  |
| IDT7142L70C |  |  | D48-1 |  |
| IDT7142L70L |  |  | L48, L52 |  |
| IDT7142L70CB |  | 180 | D48-1 | Mil. |
| IDT7142L70LB |  |  | L48, L52 |  |
| IDT7142S70P |  | 170 | P48 | Com'l. |
| IDT7142S70J |  |  | J52 |  |
| IDT7142S70C |  |  | D48-1 |  |
| IDT7142S70L |  |  | L48, L52 |  |
| IDT7142S70CB |  | 225 | D48-1 | Mil. |
| IDT7142S70LB |  |  | L48, L52 |  |
| IDT7142L90P | 90 | 120 | P48 | Com'l. |
| IDT7142L90J |  |  | J52 |  |
| IDT7142L90C |  |  | D48-1 |  |
| IDT7142L90L |  |  | L48, L52 |  |
| IDT7142L90CB |  | 150 | D48-1 | Mil. |
| IDT7142L90LB |  |  | L48, L52 |  |
| IDT7142S90P |  | 170 | P48 | Com'l. |
| IDT7142S90J |  |  | J52 |  |
| IDT7142S90C |  |  | D48-1 |  |
| IDT7142S90L |  |  | L48, L52 |  |
| IDT7142S90CB |  | 185 | D48-1 | Mil. |
| IDT7142S90LB |  |  | L48, L52 |  |
| IDT7142L100P | 100 | 120 | P48 | Com'l. |
| IDT7142L100J |  |  | J52 |  |
| IDT7142L100C |  |  | D48-1 |  |
| IDT7142L100L |  |  | L48, L52 |  |
| IDT7142L 100CB |  | 150 | D48-1 | Mil. |
| IDT7142L100LB |  |  | L48, L52 |  |
| IDT7142S100P |  | 170 | P48 | Com'l. |
| IDT7142S100J |  |  | J52 |  |
| IDT7142S100C |  |  | D48-1 |  |
| IDT7142S100L |  |  | L48, L52 |  |
| IDT7142S100CB |  | 185 | D48-1 | Mil. |
| IDT7142S100LB |  |  | L48, L52 |  |
| IDT7142L120CB | 120 | $150$ | D48-1 | Mil. |
| IDT7142L120LB |  |  | L48, L52 |  |
| IDT7142S120CB |  | 185 | D48-1 |  |
| IDT7142S120LB |  |  | L48, L52 |  |
|  |  |  |  |  |
| IDT7143L70P | 70 | - | P68 | Com'l. |
| IDT7143L70XC |  |  | D68 |  |
| IDT7143L70L |  |  | L68 |  |


| ORDER PART NUMBER | SPEED ( ns ) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\text { MAX. })}$ | PACKAGE TYPE | OPER. <br> TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7143S70P | 70 | - | P68 | Com'l. |
| IDT7143S70XC |  |  | D68 |  |
| IDT7143S70L |  |  | L68 |  |
| IDT7143L90P | 90 | - | P68 | Com'l. |
| IDT7143L90XC |  |  | D68 |  |
| IDT7143L90L |  |  | L68 |  |
| IDT7143L90XCB |  |  | D68 | Mil. |
| IDT7143L90LB |  |  | L68 |  |
| IDT7143S90P |  |  | P68 | Com'l. |
| IDT7143S90XC |  |  | D68 |  |
| IDT7143S90L |  |  | L68 |  |
| IDT7143S90XCB |  |  | D68 | Mil. |
| IDT7143S90LB |  |  | L68 |  |
| IDT7143L100P | 100 | - | P68 | Com'l. |
| IDT7143L100XC |  |  | D68 |  |
| IDT7143L100L |  |  | L68 |  |
| IDT7143L100XCB |  |  | D68 | Mil. |
| IDT7143L100LB |  |  | L68 |  |
| IDT7143S100P |  |  | P68 | Com'l. |
| IDT7143S100XC |  |  | D68 |  |
| IDT7143S100L |  |  | L68 |  |
| IDT7143S100XCB |  |  | D68 | Mil. |
| IDT7143S100LB |  |  | L68 |  |
| IDT7143L120XCB | 120 | - | D68 | Mil. |
| IDT7143L.120LB |  |  | L68 |  |
| IDT7143S120XCB |  |  | D68 |  |
| IDT7143S120LB |  |  | L68 |  |
| IDT7164L30P | 30 | 80 | P28 | Com'l. |
| IDT7164L30D |  |  | D28-1 |  |
| IDT7164L30T |  |  | D28-2 |  |
| IDT7164L30L |  |  | L32 |  |
| IDT7164S30P |  | 90 | P28 |  |
| IDT7164S30D |  |  | D28-1 |  |
| IDT7164S30T |  |  | D28-2 |  |
| IDT7164S30L |  |  | L32 |  |
| IDT7164L35P | 35 | 80 | P28 | Com'l. |
| IDT7164L35D |  |  | D28-1 |  |
| IDT7164L35T |  |  | D28-2 |  |
| IDT7164L35L |  |  | L32 |  |
| IDT7164L35DB |  | 90 | D28-1 | Mil. |
| IDT7164L35TB |  |  | D28-2 |  |
| IDT7164L35LB |  |  | L32 |  |
| IDT7164S35P |  |  | P28 | Com'l. |
| IDT7164S35D |  |  | D28-1 |  |
| IDT7164S35T |  |  | D28-2 |  |
| IDT7164S35L |  |  | L32 |  |
| IDT7164S35DB |  | 100 | D28-1 | Mil. |
| IDT7164S35TB |  |  | D28-2 |  |
| IDT7164S35LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{Icc}_{\mathrm{cc}}^{(\mathrm{MAX} .)}}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7164L45P | 45 | 80 | P28 | Com'l. |
| IDT7164L45D |  |  | D28-1 |  |
| IDT7164L45T |  |  | D28-2 |  |
| IDT7164L45L |  |  | L32 |  |
| IDT7164L45DB |  | 90 | D28-1 | Mil. |
| IDT7164L45TB |  |  | D28-2 |  |
| IDT7164L45LB |  |  | L32 |  |
| IDT7164S45P |  |  | P28 | Com'l. |
| IDT7164S45D |  |  | D28-1 |  |
| IDT7164S45T |  |  | D28-2 |  |
| IDT7164S45L |  |  | L32 |  |
| IDT7164S45DB |  | 100 | D28-1 | Mil. |
| IDT7164S45TB |  |  | D28-2 |  |
| IDT7164S45LB |  |  | L32 |  |
| IDT7164L55P | 55 | 80 | P28 | Com'l. |
| IDT7164L55D |  |  | D28-1 |  |
| IDT7164L55T |  |  | D28-2 |  |
| IDT7164L55L |  |  | L32 |  |
| IDT7164L55DB |  | 90 | D28-1 | Mil. |
| IDT7164L55TB |  |  | D28-2 |  |
| IDT7164L55LB |  |  | L32 |  |
| IDT7164S55P |  |  | P28 | Com'l. |
| IDT7164S55D |  |  | D28-1 |  |
| IDT7164S55T |  |  | D28-2 |  |
| IDT7164S55L |  |  | L32 |  |
| 1DT7164S55DB |  | 100 | D28-1 | Mil. |
| IDT7164S55TB |  |  | D28-2 |  |
| IDT7164S55LB |  |  | L32 |  |
| IDT7164L70P | 70 | 80 | P28 | Com'l. |
| IDT7164L70D |  |  | D28-1 |  |
| IDT7164L70T |  |  | D28-2 |  |
| IDT7164L70L |  |  | L32 |  |
| IDT7164L70DB |  | 90 | D28-1 | Mil. |
| IDT7164L70TB |  |  | D28-2 |  |
| IDT7164L70LB |  |  | L32 |  |
| IDT7164S70P |  |  | P28 | Com'l. |
| IDT7164S70D |  |  | D28-1 |  |
| IDT7164S70T |  |  | D28-2 |  |
| IDT7164S70L |  |  | L32 |  |
| IDT7164S70DB |  | 100 | D28-1 | Mil. |
| IDT7164S70TB |  |  | D28-2 |  |
| IDT7164S70LB |  |  | L32 |  |
| IDT7164L85DB | 85 | 90 | D28-1 | Mil. |
| IDT7164L85TB |  |  | D28-2 |  |
| IDT7164L85LB |  |  | L32 |  |
| IDT7164S85DB |  | 100 | D28-1 |  |
| IDT7164S85TB |  |  | D28-2 |  |
| IDT7164S85LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED <br> (ns) | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{MAAX})} \mathrm{m}_{(\mathrm{MAX}}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7164L100DB | 100 | 90 | D28-1 | Mil. |
| IDT7164L100TB |  |  | D28-2 |  |
| IDT7164L100LB |  |  | L32 |  |
| IDT7164S100DB |  | 100 | D28-1 |  |
| IDT7164S100TB |  |  | D28-2 |  |
| IDT7164S100LB |  |  | L32 |  |
| IDT7164L120DB | 120 | 90 | D28-1 | Mil. |
| IDT7164L120TB |  |  | D28-2 |  |
| IDT7164L120LB |  |  | L32 |  |
| IDT7164S120DB |  | 100 | D28-1 |  |
| IDT7164S120TB |  |  | D28-2 |  |
| IDT7164S120LB |  |  | L32 |  |
| IDT7164L150DB | 150 | 90 | D28-1 | Mil. |
| IDT7164L150TB |  |  | D28-2 |  |
| IDT7164L150LB |  |  | L32 |  |
| IDT7164S150DB |  | 100 | D28-1 |  |
| IDT7164S150TB |  |  | D28-2 |  |
| IDT7164S150LB |  |  | L32 |  |
| IDT7164L200DB | 200 | 90 | D28-1 | Mil. |
| IDT7164L200TB |  |  | D28-2 |  |
| IDT7164L200LB |  |  | L32 |  |
| IDT7164S200DB |  | 100 | D28-1 |  |
| IDT7164S200TB |  |  | D28-2 |  |
| IDT7164S200LB |  |  | L32 |  |
| IDT7165L30P | 30 | 80 | P28 | Com'l. |
| IDT7165L30D |  |  | D28-1 |  |
| IDT7165L30T |  |  | D28-2 |  |
| IDT7165L30L |  |  | L32 |  |
| IDT7165S30P |  | 90 | P28 |  |
| IDT7165S30D |  |  | D28-1 |  |
| IDT7165S30T |  |  | D28-2 |  |
| IDT7165S30L |  |  | L32 |  |
| IDT7165L35P | 35 | 80 | P28 | Com'l. |
| IDT7165L35D |  |  | D28-1 |  |
| IDT7165L35T |  |  | D28-2 |  |
| IDT7165L35L |  |  | L32 |  |
| IDT7165L35DB |  | 90 | D28-1 | Mil. |
| IDT7165L35TB |  |  | D28-2 |  |
| IDT7165L35LB |  |  | L32 |  |
| IDT7165S35P |  |  | P28 | Com'l. |
| IDT7165S35D |  |  | D28-1 |  |
| IDT7165S35T |  |  | D28-2 |  |
| IDT7165S35L |  |  | L32 |  |
| IDT7165S35DB |  | 100 | D28-1 | Mil. |
| IDT7165S35TB |  |  | D28-2 |  |
| IDT7165S35LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\text { MAX. })}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7165L45P | 45 | 80 | P28 | Com'l. |
| IDT7165L45D |  |  | D28-1 |  |
| IDT7165L45T |  |  | D28-2 |  |
| IDT7165L45L |  |  | L32 |  |
| IDT7165L45DB |  | 90 | D28-1 | Mil. |
| IDT7165L45TB |  |  | D28-2 |  |
| IDT7165L45LB |  |  | L32 |  |
| IDT7165S45P |  |  | P28 | Com'l. |
| IDT7165S45D |  |  | D28-1 |  |
| IDT7165S45T |  |  | D28-2 |  |
| IDT7165S45L |  |  | L32 |  |
| 1DT7165S45DB |  | 100 | D28-1 | Mil. |
| IDT7165S45TB |  |  | D28-2 |  |
| IDT7165S45LB |  |  | L32 |  |
| IDT7165L55P | 55 | 80 | P28 | Com'l. |
| IDT7165L55D |  |  | D28-1 |  |
| IDT7165L55T |  |  | D28-2 |  |
| IDT7165L55L |  |  | L32 |  |
| IDT7165L55DB |  | 90 | D28-1 | Mil. |
| IDT7165L55TB |  |  | D28-2 |  |
| IDT7165L55LB |  |  | L32 |  |
| IDT7165S55P |  |  | P28 | Com'l. |
| IDT7165S55D |  |  | D28-1 |  |
| IDT7165S55T |  |  | D28-2 |  |
| IDT7165S55L |  |  | L32 |  |
| IDT7165S55DB |  | 100 | D28-1 | Mil. |
| IDT7165S55TB |  |  | D28-2 |  |
| IDT7165S55LB |  |  | L32 |  |
| IDT71681LA20P | 20 | 70 | P20 | Com'l. |
| IDT71681LA20C |  |  | D24-2 |  |
| IDT71681LA20L |  |  | L28-1 |  |
| IDT71681SA20P |  | 90 | P20 |  |
| IDT71681SA20C |  |  | D24-2 |  |
| IDT71681SA20L |  |  | L28-1 |  |
| IDT71681LA25P | 25 | 70 | P20 | Com'l. |
| IDT71681LA25C |  |  | D24-2 |  |
| IDT71681LA25L |  |  | L28-1 |  |
| IDT71681LA25CB |  | 80 | D24-2 | Mil. |
| IDT71681LA25LB |  |  | L28-1 |  |
| IDT71681SA25P |  | 90 | P20 | Com'l. |
| IDT71681SA25C |  |  | D24-2 |  |
| IDT71681SA25L |  |  | L28-1 |  |
| IDT71681SA25CB |  | 100 | D24-2 | Mil. |
| IDT71681SA25LB |  |  | L28-1 |  |
| IDT71681LA35P | 35 | 70 | P20 | Com'l. |
| IDT71681LA35C |  |  | D24-2 |  |
| IDT71681LA35L |  |  | L28-1 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}^{(\mathrm{MAX} .)}}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT71681LA35CB | 35 | 80 | D24-2 | Mil. |
| IDT71681LA35LB |  |  | L28-1 |  |
| IDT71681SA35P |  | 90 | P20 | Com'I. |
| IDT71681SA35C |  |  | D24-2 |  |
| IDT71681SA35L |  |  | L28-1 |  |
| IDT71681SA35CB |  | 100 | D24-2 | Mil. |
| IDT71681SA35LB |  |  | L28-1 |  |
| IDT71681LA45P | 45 | 70 | P20 | Com'l. |
| IDT71681LA45C |  |  | D24-2 |  |
| IDT71681LA45L |  |  | L28-1 |  |
| IDT71681LA45CB |  | 80 | D24-2 | Mil. |
| IDT71681LA45LB |  |  | L28-1 |  |
| IDT71681SA45P |  | 90 | P20 | Com'I. |
| IDT71681SA45C |  |  | D24-2 |  |
| IDT71681SA45L |  |  | L28-1 |  |
| IDT71681SA45CB |  | 100 | D24-2 | Mil. |
| IDT71681SA45LB |  |  | L28-1 |  |
| IDT71681LA55P | 55 | 70 | P20 | Com'l. |
| IDT71681LA55C |  |  | D24-2 |  |
| IDT71681LA55L |  |  | L28-1 |  |
| IDT71681LA55CB |  | 80 | D24-2 | Mil. |
| IDT71681LA55LB |  |  | L28-1 |  |
| IDT71681SA55P |  | 90 | P20 | Com'l. |
| IDT71681SA55C |  |  | D24-2 |  |
| IDT71681SA55L |  |  | L28-1 |  |
| IDT71681SA55CB |  | 100 | D24-2 | Mil. |
| IDT71681SA55LB |  |  | L28-1 |  |
| IDT71681LA70CB | 70 | 80 | D24-2 | Mil. |
| IDT71681LA70LB |  |  | L28-1 |  |
| IDT71681SA70CB |  | 100 | D24-2 |  |
| IDT71681SA70LB |  |  | L28-1 |  |
| IDT71681LA85CB | 85 | 80 | D24-2 | Mil. |
| IDT71681LA85LB |  |  | L28-1 |  |
| IDT71681SA85CB |  | 100 | D24-2 |  |
| IDT71681SA85LB |  |  | L28-1 |  |
| IDT71681LA100CB | 100 | 80 | D24-2 | Mil. |
| IDT71681LA100LB |  |  | L28-1 |  |
| IDT71681SA100CB |  | 100 | D24-2 |  |
| IDT71681SA100LB |  |  | L28-1 |  |
|  |  |  |  |  |
| IDT71682LA20P | 20 | 70 | P20 | Com'l. |
| IDT71682LA20C |  |  | D24-2 |  |
| IDT71682LA20L |  |  | L28-1 |  |
| IDT71682SA20P |  | 90 | P20 |  |
| IDT71682SA20C |  |  | D24-2 |  |
| IDT71682SA20L |  |  | L28-1 |  |
| IDT71682LA25P | 25 | 70 | P20 | Com'l. |
| IDT71682LA25C |  |  | D24-2 |  |
| IDT71682LA25L |  |  | L28-1 |  |


| ORDER PART NUMBER | SPEED (ns) | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{mAAX})} \mathrm{M}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT71682LA25CB | 25 | 80 | D24-2 | Mil. |
| IDT71682LA25LB |  |  | L28-1 |  |
| IDT71682SA25P |  | 90 | P20 | Com'l. |
| IDT71682SA25C |  |  | D24-2 |  |
| IDT71682SA25L |  |  | L28-1 |  |
| IDT71682SA25CB |  | 100 | D24-2 | Mil. |
| IDT71682SA25LB |  |  | L28-1 |  |
| IDT71682LA35P | 35 | 70 | P20 | Com'l. |
| IDT71682LA35C |  |  | D24-2 |  |
| IDT71682LA35L |  |  | L28-1 |  |
| IDT71682LA35CB |  | 80 | D24-2 | Mil. |
| IDT71682LA35LB |  |  | L28-1 |  |
| IDT71682SA35P |  | 90 | P20 | Com'l. |
| IDT71682SA35C |  |  | D24-2 |  |
| IDT71682SA35L |  |  | L28-1 |  |
| IDT71682SA35CB |  | 100 | D24-2 | Mil. |
| IDT71682SA35LB |  |  | L28-1 |  |
| IDT71682LA45P | 45 | 70 | P20 | Com'l. |
| IDT71682LA45C |  |  | D24-2 |  |
| IDT71682LA45L |  |  | L28-1 |  |
| IDT71682LA45CB |  | 80 | D24-2 | Mil. |
| IDT71682LA45LB |  |  | L28-1 |  |
| IDT71682SA45P |  | 90 | P20 | Com'l. |
| IDT71682SA45C |  |  | D24-2 |  |
| IDT71682SA45L |  |  | L28-1 |  |
| IDT71682SA45CB |  | 100 | D24-2 | Mil. |
| IDT71682SA45LB |  |  | L28-1 |  |
| IDT71682LA55P | 55 | 70 | P20 | Com'l. |
| IDT71682LA55C |  |  | D24-2 |  |
| IDT71682LA55L |  |  | L28-1 |  |
| IDT71682LA55CB |  | 80 | D24-2 | Mil. |
| IDT71682LA55LB |  |  | L28-1 |  |
| IDT71682SA55P |  | 90 | P20 | Com'l. |
| IDT71682SA55C |  |  | D24-2 |  |
| IDT71682SA55L |  |  | L28-1 |  |
| IDT71682SA55CB |  | 100 | D24-2 | Mil. |
| IDT71682SA55LB |  |  | L28-1 |  |
| IDT71682LA70CB | 70 | 80 | D24-2 | Mil. |
| IDT71682LA70LB |  |  | L28-1 |  |
| IDT71682SA70CB |  | 100 | D24-2 |  |
| IDT71682SA70LB |  |  | L28-1 |  |
| IDT71682LA85CB | 85 | 80 | D24-2 | Mil. |
| IDT71682LA85LB |  |  | L28-1 |  |
| IDT71682SA85CB |  | 100 | D24-2 |  |
| IDT71682SA85LB |  |  | L28-1 |  |
| IDT71682LA100CB | 100 | 80 | D24-2 | Mil. |
| IDT71682LA100LB |  |  | L28-1 |  |
| IDT71682SA100CB |  | 100 | D24-2 |  |
| IDT71682SA100LB |  |  | L28-1 |  |


| ORDER PART NUMBER | SPEED ( ns ) | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{MA})}(\mathrm{MAX} .)$ | PACKAGE TYPE | OPER. TEMP. | ORDER PART NUMBER | SPEED (ns) | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{MAAX})} \mathrm{MAX}$ | PACKAGE TYPE | OPER. <br> TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7174L35P | 35 | 100 | P28 | Com'l. | IDT7187S30P | 30 | 90 | P22 | Com'l. |
| IDT7174L35D |  |  | D28-1 |  | IDT7187S30C |  |  | D22 |  |
| IDT7174L35T |  |  | D28-2 |  | IDT7187S30L |  |  | L22, L28-2 |  |
| IDT7174L35L |  |  | L32 |  | IDT7187S30CB |  | 105 | D22 | Mil. |
| IDT7174L35DB |  | 115 | D28-1 | Mil. | IDT7187S30LB |  |  | L22, L28-2 |  |
| IDT7174L35TB |  |  | D28-2 |  | IDT7187L35P | 35 | 70 | P22 | Com'l. |
| IDT7174L35LB |  |  | L32 |  | IDT7187L35C |  |  | D22 |  |
| IDT7174S35P |  | 110 | P28 | Com'l. | IDT7187L35L |  |  | L22, L28-2 |  |
| IDT7174S35D |  |  | D28-1 |  | IDT7187L35CB |  | 85 | D22 | Mil. |
| IDT7174S35T |  |  | D28-2 |  | IDT7187L35LB |  |  | L22, L28-2 |  |
| IDT7174S35L |  |  | L32 |  | IDT7187S35P |  | 90 | P22 | Com'l. |
| IDT7174S35DB |  | 125 | D28-1 | Mil. | IDT7187S35C |  |  | D22 |  |
| IDT7174S35TB |  |  | D28-2 |  | IDT7187S35L |  |  | L22, L28-2 |  |
| IDT7174S35LB |  |  | L32 |  | IDT7187S35CB |  | 105 | D22 | Mil. |
| IDT7174L45P | 45 | 100 | P28 | Com'l. | IDT7187S35LB |  |  | L22, L28-2 |  |
| IDT7174L45D |  |  | D28-1 |  | IDT7187L45P | 45 | 70 | P22 | Com'l. |
| IDT7174L45T |  |  | D28-2 |  | IDT7187L45C |  |  | D22 |  |
| IDT7174L45L |  |  | L32 |  | IDT7187L45L |  |  | L22, L28-2 |  |
| IDT7174L45DB |  | 115 | D28-1 | Mil. | IDT7187L45CB |  | 85 | D22 | Mii. |
| IDT7174L45TB |  |  | D28-2 |  | IDT7187L45LB |  |  | L22, L28-2 |  |
| IDT7174L45LB |  |  | L32 |  | IDT7187S45P |  | 90 | P22 | Com'l. |
| IDT7174S45P |  | 110 | P28 | Com'I. | IDT7187S45C |  |  | D22 |  |
| IDT7174S45D |  |  | D28-1 |  | IDT7187S45L |  |  | L22, L28-2 |  |
| IDT7174S45T |  |  | D28-2 |  | IDT7187S45CB |  | 105 | D22 | Mil. |
| IDT7174S45L |  |  | L32 |  | IDT7187S45LB |  |  | L22, L28-2 |  |
| IDT7174S45DB |  | 125 | D28-1 | Mil. | IDT7187L55P | 55 | 70 | P22 | Com'l. |
| IDT7174S45TB |  |  | D28-2 |  | IDT7187L55C |  |  | D22 |  |
| IDT7174S45LB |  |  | L32 |  | IDT7187L55L |  |  | L22, L28-2 |  |
| IDT7174L55DB | 55 | 115 | D28-1 | Mil. | IDT7187L55CB |  | 85 | D22 | Mil. |
| IDT7174L55TB |  |  | D28-2 |  | IDT7187L55LB |  |  | L22, L28-2 |  |
| IDT7174L55LB |  |  | L32 |  | IDT7187S55P |  | 90 | P22 | Com'l. |
| IDT7174S55DB |  | 125 | D28-1 |  | IDT7187S55C |  |  | D22 |  |
| IDT7174S55TB |  |  | D28-2 |  | IDT7187S55L |  |  | L22, L28-2 |  |
| IDT7174S55LB |  |  | L32 |  | IDT7187S55CB |  | 105 | D22 | Mil. |
|  |  |  |  |  | IDT7187S55LB |  |  | L22, L28-2 |  |
| IDT7187L25P | 25 | 70 | P22 | Com'l. | IDT7187L70P | 70 | 70 | P22 | Com'l. |
| IDT7187L25C |  |  | D22 |  | IDT7187L70C |  |  | D22 |  |
| IDT7187L25L |  |  | L22, L28-2 |  | IDT7187L70L |  |  | L22, L28-2 |  |
| IDT7187L25CB |  | 85 | D22 | Mil. | IDT7187L70CB |  | 85 | D22 | Mil. |
| IDT7187L25LB |  |  | L22, L28-2 |  | IDT7187L70LB |  |  | L22, L28-2 |  |
| IDT7187S25P |  | 90 | P22 | Com'l. | IDT7187S70P |  | 90 | P22 | Com'l. |
| IDT7187S25C |  |  | D22 |  | IDT7187S70C |  |  | D22 |  |
| IDT7187S25L |  |  | L22, L28-2 |  | IDT7187S70L |  |  | L22, L28-2 |  |
| IDT7187S25CB |  | 105 | D22 | Mil. | IDT7187S70CB |  | 105 | D22 | Mil. |
| IDT7187S25LB |  |  | L22, L28-2 |  | IDT7187S70LB |  |  | L22, L28-2 |  |
| IDT7187L30P | 30 | 70 | P22 | Com'l. | IDT7187L85P | 85 | 70 | P22 | Com'l. |
| IDT7187L30C |  |  | D22 |  | IDT7187L85C |  |  | D22 |  |
| IDT7187L30L |  |  | L22, L28-2 |  | IDT7187L85L |  |  | L22, L28-2 |  |
| IDT7187L30CB |  | 85 | D22 | Mil. | IDT7187L85CB |  | 85 | D22 | Mil. |
| IDT7187L30LB |  |  | L22, L28-2 |  | IDT7187L85LB |  |  | L22, L28-2 |  |


| ORDER PART NUMBER | SPEED (ns) | $\mathrm{I}_{(\mathrm{mA})}^{(\text {MAX. })}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7187S85P | 85 | 90 | P22 | Com'l. |
| IDT7187S85C |  |  | D22 |  |
| IDT7187S85L |  |  | L22, L28-2 |  |
| IDT7187S85CB |  | 105 | D22 | Mil. |
| IDT7187S85LB |  |  | L22, L28-2 |  |
|  |  |  |  |  |
| IDT7188L25P | 25 | 85 | P22 | Com'l. |
| IDT7188L25C |  |  | D22 |  |
| IDT7188S25P |  | 100 | P22 |  |
| IDT7188S25C |  |  | D22 |  |
| IDT7188L30P | 30 | 85 | P22 | Com'l. |
| IDT7188L30C |  |  | D22 |  |
| IDT7188L30CB |  | 95 | D22 | Mil. |
| IDT7188S30P |  | 100 | P22 | Com'l. |
| IDT7188S30C |  |  | D22 |  |
| IDT7188S30CB |  | 110 | D22 | Mil. |
| IDT7188L35P | 35 | 85 | P22 | Com'l. |
| IDT7188L35C |  |  | D22 |  |
| IDT7188L35CB |  | 95 | D22 | Mil. |
| IDT7188S35P |  | 100 | P22 | Com'l. |
| IDT7188S35C |  |  | D22 |  |
| IDT7188S35CB |  | 110 | D22 | Mil. |
| IDT7188L45P | 45 | 85 | P22 | Com'l. |
| IDT7188L45C |  |  | D22 |  |
| IDT7188L45CB |  | 95 | D22 | Mil. |
| IDT7188S45P |  | 100 | P22 | Com'l. |
| IDT7188S45C |  |  | D22 |  |
| IDT7188S45CB |  | 110 | D22 | Mil. |
| IDT7188L55P | 55 | 85 | P22 | Com'l. |
| IDT7188L55C |  |  | D22 |  |
| IDT7188L55CB |  | 95 | D22 | Mil. |
| IDT7188S55P |  | 100 | P22 | Com'l. |
| IDT7188S55C |  |  | D22 |  |
| IDT7188S55CB |  | 110 | D22 | Mil. |
| IDT7188L70P | 70 | 85 | P22 | Com'l. |
| IDT7188L70C |  |  | D22 |  |
| IDT7188L70CB |  | 95 | D22 | Mil. |
| IDT7188S70P |  | 100 | P22 | Com'l. |
| IDT7188S70C |  |  | D22 |  |
| IDT7188S70CB |  | 110 | D22 | Mil. |
| IDT7188L85CB | 85 | 95 | D22 | Mil. |
| IDT7188S85CB |  | 110 | D22 |  |
|  |  |  |  |  |
| IDT7198L25P | 25 | 85 | P24-2 | Com'l. |
| IDT7198L25C |  |  | D24-2 |  |
| IDT7198L25L |  |  | L28-2 |  |
| IDT7198S25P |  | 100 | P24-2 |  |
| IDT7198S25C |  |  | D24-2 |  |
| IDT7198S25L |  |  | L28-2 |  |


| ORDER PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ns) } \end{gathered}$ | $\mathrm{I}_{(\mathrm{mA})} \mathrm{maX.}^{\text {(MAX }}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7198L30P | 30 | 85 | P24-2 | Com'l. |
| IDT7198L30C |  |  | D24-2 |  |
| IDT7198L30L |  |  | L28-2 |  |
| IDT7198L30CB |  | 95 | D24-2 | Mil. |
| IDT7198L30LB |  |  | L28-2 |  |
| IDT7198S30P |  | 100 | P24-2 | Com'l. |
| IDT7198S30C |  |  | D24-2 |  |
| IDT7198S30L |  |  | L28-2 |  |
| IDT7198S30CB |  | 110 | D24-2 | Mil. |
| IDT7198S30LB |  |  | L28-2 |  |
| IDT7198L35P | 35 | 85 | P24-2 | Com'l. |
| IDT7198L35C |  |  | D24-2 |  |
| IDT7198L35L |  |  | L28-2 |  |
| IDT7198L35CB |  | 95 | D24-2 | Mil. |
| IDT7198L35LB |  |  | L28-2 |  |
| IDT7198S35P |  | 100 | P24-2 | Com'l. |
| IDT7198S35C |  |  | D24-2 |  |
| IDT7198S35L |  |  | L28-2 |  |
| IDT7198S35CB |  | 110 | D24-2 | Mil. |
| IDT7198S35LB |  |  | L28-2 |  |
| IDT7198L45P | 45 | 85 | P24-2 | Com'l. |
| IDT7198L45C |  |  | D24-2 |  |
| IDT7198L45L |  |  | L28-2 |  |
| IDT7198L45CB |  | 95 | D24-2 | Mil. |
| IDT7198L45LB |  |  | L28-2 |  |
| IDT7198S45P |  | 100 | P24-2 | Com'l. |
| IDT7198S45C |  |  | D24-2 |  |
| IDT7198S45L |  |  | L28-2 |  |
| IDT7198S45CB |  | 110 | D24-2 | Mil. |
| IDT7198S45LB |  |  | L28-2 |  |
| IDT7198L55P | 55 | 85 | P24-2 | Com'1. |
| IDT7198L55C |  |  | D24-2 |  |
| IDT7198L55L |  |  | L28-2 |  |
| IDT7198L55CB |  | 95 | D24-2 | Mil. |
| IDT7198L55LB |  |  | L28-2 |  |
| IDT7198S55P |  | 100 | P24-2 | Com'l. |
| IDT7198S55C |  |  | D24-2 |  |
| IDT7198S55L |  |  | L28-2 |  |
| IDT7198S55CB |  | 110 | D24-2 | Mil. |
| IDT7198S55LB |  |  | L28-2 |  |
| IDT7198L70P | 70 | 85 | P24-2 | Com'l. |
| IDT7198L70C |  |  | D24-2 |  |
| IDT7198L70L |  |  | L28-2 |  |
| IDT7198L70CB |  | 95 | D24-2 | Mil. |
| IDT7198L70LB |  |  | L28-2 |  |
| IDT7198S70P |  | 100 | P24-2 | Com'l. |
| IDT7198S70C |  |  | D24-2 |  |
| IDT7198S70L |  |  | L28-2 |  |
| IDT7198S70CB |  | 110 | D24-2 | Mil. |
| IDT7198S70LB |  |  | L28-2 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\left.\mathrm{I}_{\mathrm{cc}}^{(\text {MAX. }}\right)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7198L85CB | 85 | 95 | D24-2 | Mil. |
| IDT7198L85LB |  |  | L28-2 |  |
| IDT7198S85CB |  | 110 | D24-2 |  |
| IDT7198S85LB |  |  | L28-2 |  |
| IDT71981L25C | 25 | 85 | D28-2 | Com'l. |
| IDT71981L25L |  |  | L28-2 |  |
| IDT71981S25C |  | 100 | D28-2 |  |
| IDT71981S25L |  |  | L28-2 |  |
| IDT71981L30C | 30 | 85 | D28-2 | Com'I. |
| IDT71981L30L |  |  | L28-2 |  |
| IDT71981L30CB |  | 95 | D28-2 | Mil. |
| IDT71981L30LB |  |  | L28-2 |  |
| IDT71981S30C |  | 100 | D28-2 | Com'l. |
| IDT71981S30L |  |  | L28-2 |  |
| IDT71981S30CB |  | 110 | D28-2 | Mil. |
| IDT71981S30LB |  |  | L28-2 |  |
| IDT71981L35C | 35 | 85 | D28-2 | Com'l. |
| IDT71981L35L |  |  | L28-2 |  |
| IDT71981L35CB |  | 95 | D28-2 | Mil. |
| IDT71981L35LB |  |  | L28-2 |  |
| IDT71981S35C |  | 100 | D28-2 | Com'l. |
| IDT71981S35L |  |  | L28-2 |  |
| IDT71981S35CB |  | 110 | D28-2 | Mil. |
| IDT71981S35LB |  |  | L28-2 |  |
| IDT71981L45C | 45 | 85 | D28-2 | Com'l. |
| IDT71981L45L |  |  | L28-2 |  |
| IDT71981L45CB |  | 95 | D28-2 | Mil. |
| IDT71981L45LB |  |  | L28-2 |  |
| IDT71981S45C |  | 100 | D28-2 | Com'I. |
| IDT71981S45L |  |  | L28-2 |  |
| IDT71981S45CB |  | 110 | D28-2 | Mil. |
| IDT71981S45LB |  |  | L28-2 |  |
| IDT71981L55C | 55 | 85 | D28-2 | Com't. |
| IDT71981L55L |  |  | L28-2 |  |
| IDT71981L55CB |  | 95 | D28-2 | Mil. |
| IDT71981L55LB |  |  | L28-2 |  |
| IDT71981S55C |  | 100 | D28-2 | Com'i. |
| IDT71981S55L |  |  | L28-2 |  |
| IDT71981S55CB |  | 110 | D28-2 | Mil. |
| IDT71981S55LB |  |  | L28-2 |  |
| IDT71981L70C | 70 | 85 | D28-2 | Com'I. |
| IDT71981L70L |  |  | L28-2 |  |
| IDT71981L70CB |  | 95 | D28-2 | Mil. |
| IDT71981L70LB |  |  | L28-2 |  |
| IDT71981S70C |  | 100 | D28-2 | Com'l. |
| IDT71981S70L |  |  | L28-2 |  |
| IDT71981S70CB |  | 110 | D28-2 | Mil. |
| IDT71981S70LB |  |  | L28-2 |  |


| ORDER PART NUMBER | SPEED (ns) | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT71981L85CB | 85 | 95 | D28-2 | Mil. |
| IDT71981L85LB |  |  | L28-2 |  |
| IDT71981S85CB |  | 110 | D28-2 |  |
| IDT71981S85LB |  |  | L28-2 |  |
|  |  |  |  |  |
| IDT71982L25C | 25 | 85 | D28-2 | Com'I. |
| IDT71982L25L |  |  | L28-2 |  |
| IDT71982S25C |  | 100 | D28-2 |  |
| IDT71982S25L |  |  | L28-2 |  |
| IDT71982L30C | 30 | 85 | D28-2 | Com'l. |
| IDT71982L30L |  |  | L28-2 |  |
| IDT71982L30CB |  | 95 | D28-2 | Mil. |
| IDT71982L30LB |  |  | L28-2 |  |
| IDT71982S30C |  | 100 | D28-2 | Com'l. |
| IDT71982S30L |  |  | L28-2 |  |
| IDT71982S30CB |  | 110 | D28-2 | Mil. |
| IDT71982S30LB |  |  | L.28-2 |  |
| IDT71982L35C | 35 | 85 | D28-2 | Com'l. |
| IDT71982L35L |  |  | L28-2 |  |
| IDT71982L35CB |  | 95 | D28-2 | Mil. |
| IDT71982L35LB |  |  | L28-2 |  |
| IDT71982S35C |  | 100 | D28-2 | Com'l. |
| IDT71982S35L |  |  | L28-2 |  |
| IDT71982S35CB |  | 110 | D28-2 | Mil. |
| IDT71982S35LB |  |  | L28-2 |  |
| IDT71982L45C | 45 | 85 | D28-2 | Com'l. |
| IDT71982L45L |  |  | L28-2 |  |
| IDT71982L45CB |  | 95 | D28-2 | Mil. |
| IDT71982L45LB |  |  | L28-2 |  |
| IDT71982S45C |  | 100 | D28-2 | Com'l. |
| IDT71982S45L |  |  | L28-2 |  |
| IDT71982S45CB |  | 110 | D28-2 | Mil. |
| IDT71982S45LB |  |  | L28-2 |  |
| IDT71982L55C | 55 | 85 | D28-2 | Com'l. |
| IDT71982L55L |  |  | L28-2 |  |
| IDT71982L55CB |  | 95 | D28-2 | Mil. |
| IDT71982L55LB |  |  | L28-2 |  |
| IDT71982S55C |  | 100 | D28-2 | Com'l. |
| IDT71982S55L |  |  | L28-2 |  |
| IDT71982S55CB |  | 110 | D28-2 | Mil. |
| IDT71982S55LB |  |  | L28-2 |  |
| IDT71982L70C | 70 | 85 | D28-2 | Com'l. |
| IDT71982L70L |  |  | L28-2 |  |
| IDT71982L70CB |  | 95 | D28-2 | Mil. |
| IDT71982L70LB |  |  | L28-2 |  |
| IDT71982S70C |  | 100 | D28-2 | Com'l. |
| IDT71982S70L |  |  | L28-2 |  |
| IDT71982S70CB |  | 110 | D28-2 | Mil. |
| IDT71982S70LB |  |  | L28-2 |  |


| ORDER PART NUMBER | SPEED <br> (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT71982L85CB | 85 | 95 | D28-2 | Mil. |
| IDT71982L85LB |  |  | L28-2 |  |
| IDT71982S85CB |  | 110 | D28-2 |  |
| IDT71982S85LB |  |  | L28-2 |  |



Integrated
Device Technology

## sateman

## MICROSLICE"



## MICROSLICE PRODUCTS TABLE OF CONTENTS

CONTENTS PAGEMICROSLICE ${ }^{\text {Tu }}$ (Bit-Slice Microprocessors)
IDT39C01C/D/E 4-Bit Microprocessor Slice ..... 3-1
IDT39C02A Carry Lookahead Generator ..... 3-12
IDT39C03A/B 4-Bit Microprocessor Slice ..... 3-15
IDT39C09A/B 4-Bit Sequencer ..... 3-47
IDT39C10B/C 12-Bit Sequencer ..... 3-61
IDT39C11A/B 4-Bit Sequencer ..... 3-47
IDT39C203/A 4-Bit Microprocessor Slice ..... 3-71
IDT39C60 16-Bit Cascadeable E.D.C. ..... 3-73
IDT39C705A/B 16x4 Register File Extension ..... 3-99
IDT39C707/A 16x4 Register File Extension ..... 3-99
IDT49C25Microcycle Length Controller3-101
IDT49C401/A 16-Bit Microprocessor Slice ..... 3-103
IDT49C402/A 16-Bit Microprocessor Slice ..... 3-113
IDT49C403/A 16-Bit Microprocessor Slice ..... 3-124
IDT49C404 32-Bit Microprocessor Slice ..... 3-126
IDT49C410/A 16-Bit Sequencer ..... 3-128
IDT49C460/A 32-Bit Cascadeable E.D.C. ..... 3-138
Ordering Information ..... 3-157

## MICROSLICE ${ }^{\text {m }}$ PRODUCT

## FEATURES：

－Low－power
－ICC（max．）
Military－ 35 mA
Commercial -30 mA
－Fast
—IDT39C01C — meets 2901C speeds
－IDT39C01D－20\％speed upgrade
－IDT39C01E－40\％speed upgrade
－Eight－function ALU
－Performs addition，two subtraction operations and five logic functions on two source operands
－Expandable
－Longer word lengths achieved through cascading any number of IDT39C01s
－Four status flags
－Carry，overflow，negative and zero
－Pin compatible and functionally equivalent to the 2901A，B，C
－Military product available $100 \%$ screened to MIL－STD－883， Class B

## DESCRIPTION：

The IDT39C01Cs are high－speed，cascadable ALUs which can be used to implement CPUs，peripheral controllers and program－ mable microprocessors．The IDT39C01＇s microinstruction flexi－ bility allows for easy emulation of most digital computers．
This extremely low－power yet high－speed ALU consists of a 16 －word by 4 －bit dual－port RAM，a high－speed ALU，and the required shifting，decoding and multiplexing logic．It is expand－ able in 4－bit increments，contains a flag output along with three－ state data outputs，and can easily use either a ripple carry or full lookahead carry．The nine－bit microinstruction word is organized into three groups of three bits each and selects the ALU destina－ tion register，ALU source operands and the ALU function．

The IDT39C01C is fabricated using CEMOS ${ }^{\text {ru }}$ ，a single poly， double metal CMOS technology designed for high－performance and high－reliability．
The IDT39C01C is a pin－compatible，performance－enhanced， functional replacement for all versions of the 2901.

## FUNCTIONAL BLOCK DIAGRAM



MICROSLICE and CEMOS are trademarks of Integrated Device Technology，Inc．


## PIN DESCRIPTIONS

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | 1 | Four address inputs to the register file which selects one register and displays its contents through the A-port. |
| $\mathrm{B}_{0}-\mathrm{B}_{3}$ | I | Four address inputs to the register file which selects one of the registers in the file, the contents of which is displayed through the B-port. It also selects the location into which new data can be written when the clock goes LOW. |
| $\mathrm{I}_{0} \mathrm{I}_{8}$ | 1 | Nine instruction control lines which determine what data source will be applied to the ALU $I_{0,1,2}$, what function the ALU will perform $I_{3,4,5}$, and what data is to be deposited in the $Q$ Register or the register file $I_{6,7,8}$. |
| $\mathrm{D}_{0}-\mathrm{D}_{3}$ | 1 | Four-bit direct data inputs which are the ALU data source for entering external data into the device. $D_{0}$ is the LSB. |
| $Y_{0}-Y_{3}$ | 0 | Four three-state output lines which, when enabled, display either the four outputs of the ALU or the data on the A-port of the register stack. This is determined by the destination code $\mathrm{I}_{6,7,8}$. |
| $\mathrm{F}_{3}$ | 0 | Most significant ALU output bit (sign-bit). |
| $\mathrm{F}=0$ | 0 | Open drain output which goes HIGH if the $F_{0}-F_{3}$ ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic). |
| $\mathrm{C}_{\mathrm{n}}$ | 1 | Carry-in to the internal ALU. |
| $\mathrm{C}_{\mathrm{n}+4}$ | 0 | Carry-out of the internal ALU. |
| $Q_{3}$ $\mathrm{RAM}_{3}$ | 1/0 | Bidirectional lines controlled by $I_{6,7,8}$. Both are three-state output drivers connected to the TTL-compatible CMOS inputs. When the destination code on $\mathrm{I}_{6,7,8}$ indicates an up shift, the three-state outputs are enabled and the MSB of the Q Register is available on the $Q_{3}$ pin and the MSB of the ALU output is available on the RAM $_{3}$ pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM. |
| $\begin{aligned} & \mathrm{Q}_{0} \\ & \text { RAM }_{0} \end{aligned}$ | 1/0 | Both bidirectional lines function identically to $Q_{3}$ and RAM ${ }_{3}$ lines except they are the LSB of the Q Register and RAM. |
| $\overline{\mathrm{OE}}$ | 1 | Output enable which, when pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled. |
| $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 0 | Carry generate and carry propagate output of the ALU. These are used to perform a carry-lookahead operation. |
| OVR | 0 | Overflow. This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit. |
| CP | 1 | Clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the 16x4 RAM which compromises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this. |

## DEVICE ARCHITECTURE:

The IDT39C01 CMOS bit-slice microprocessor is configured four bits wide and is cascadable to any number of bits ( $4,8,12,16$, etc.). Key elements which make up this four-bit-slice microprocessor are: (1) the register file ( $16 \times 4$ dual-port RAM) with shifter, (2) ALU, and (3) Q Register and shifter.
REGISTER FILE-RAM data is read from the A-port as controlled by the 4-bit A address field input. Data, as defined by the B address field input, can be simultaneously read from the B-port of the RAM. This same code can be applied to the A select and $B$ select field with the identical data appearing at both the RAM A-port and B-port outputs simultaneously. New data is written into the file (word) defined by the B address field of the RAM when activated by the RAM write enable. The RAM data input field is driven by a 3 -input multiplexer that is used to shift the ALU output data ( F ). It is capable of shifting the data up one position, down one position, or no shift at all. The other inputs to the multiplexer are from the $\mathrm{RAM}_{3}$ and $\mathrm{RAM}_{0} \mathrm{I} / \mathrm{O}$ pins. For a shift up operation, the RAM ${ }_{3}$ output buffer is enabled and the RAM ${ }_{0}$ multiplexer input is enabled. During a shift down operation the RAM ${ }_{0}$ output buffer is enabled and the RAM $M_{3}$ multiplexer input is enabled. Four-bit latches hold the RAM data while the clock is LOW with the A-port output and B-port output each driving separate latches. The data to be written into the RAM is applied from the ALU F output.

ALU-The ALU can perform three binary arithmetic and five logic operations on the two 4-bit input words S and R. The S input field is driven from a 3 -input multiplexer and the $R$ input field is driven from a 2 -input multiplexer with both having an inhibit capability. Both multiplexers are controlled by the $I_{0}, I_{1}, I_{2}$ inputs. This multiplexer configuration enables the user to select various pairs of the $A, B, D, Q$, and " 0 " inputs as source operands to the

ALU. Microinstruction inputs $\left(I_{3}, I_{4}, I_{5}\right)$ are used to select the ALU function. This high-speed ALU also incorporates a carry-in ( $\mathrm{C}_{n}$ ) input, carry propagate ( $\overline{\mathrm{P}}$ ) output, carry generate ( $\overline{\mathrm{G}}$ ) output and carry-out $\left(C_{n+4}\right)$ all aimed at accelerating arithmetic operations by the use of carry-lookahead logic. The overflow output pin (OVR) will be HIGH when arithmetic operations exceed the two's complement number range. The ALU data outputs ( $F_{0}, F_{1,}, F_{2}, F_{3}$ ) are routed to the RAM $Q$ Register inputs and the $Y$ outputs under control of the $I_{6}, I_{7} I_{8}$ control signal inputs. The MSB of the ALU is output as $F_{3}$ so the user can examine the sign-bit without enabling the three-state outputs. An open drain output, $F=0$, is HIGH when $F_{0}=F_{1}=F_{2}=F_{3}=0$ so that the user can determine when the ALU output is zero by wire-ORing these outputs together.
Q REGISTER-The Q Register is a separate 4-bit file intended for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. It is driven from a 3-input multiplexer. In the no-shift mode, the multiplexer enters the ALU data into the Q Register. In either the shift-up or shift-down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The $Q$ shifter has two ports, $Q_{0}$ and $Q_{3}$, which operate comparably to the RAM shifter. They are controlled by the $I_{6}, I_{7}, I_{8}$ inputs.
The clock input of the IDT39C01 controls the RAM, Q Register and $A$ and $B$ data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the $A$ and $B$ latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and RAM EN is enabled, new data will be written into the RAM file defined by the $B$ address field.

## ALU SOURCE OPERAND CONTROL

| MNEMONIC | MICROCODE |  |  | ALU SOURCE <br> OPERANDS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I $_{\mathbf{2}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{0}}$ | OCTAL <br> CODE | R | S |
|  | L | L | L | 0 | A | Q |
| AB | L | L | H | 1 | A | B |
| ZQ | L | H | L | 2 | 0 | Q |
| ZB | L | H | H | 3 | 0 | B |
| ZA | H | L | L | 4 | 0 | A |
| DA | $H$ | L | H | 5 | D | A |
| DQ | $H$ | $H$ | L | 6 | D | Q |
| DZ | $H$ | $H$ | $H$ | 7 | D | 0 |

## ALU FUNCTION CONTROL

| MNEMONIC | MICROCODE |  |  |  | ALU FUNCTION | SYMBOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $I_{5}$ | $I_{4}$ | $\mathrm{I}_{3}$ | $\begin{aligned} & \text { OCTAL } \\ & \text { CODE } \end{aligned}$ |  |  |
| ADD | L | L | L | 0 | R Plus S | R + S |
| SUBR | L | L | H | 1 | S Minus R | $S-R$ |
| SUBS | L | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | R OR S | $R \vee S$ |
| AND | H | L | L | 4 | R AND S | $R \wedge S$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\bar{R} \wedge S$ |
| EXOR | H | H | L | 6 | R EX-OR S | $R \nabla S$ |
| EXNOR | H | H | H | 7 | R EX-NOR S | $\overline{R \nabla S}$ |

## ALU DESTINATION CONTROL

| MNEMONIC | MICROCODE |  |  |  | RAMFUNCTION |  | Q REGISTER FUNCTION |  | OUTPUT | $\begin{gathered} \text { RAM } \\ \text { SHIFTER } \end{gathered}$ |  | SHIFTER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{8}$ | $\mathrm{I}_{7}$ | $\mathrm{I}_{6}$ | OCTAL CODE | SHIFT | LOAD | SHIFT | LOAD |  | RAM ${ }_{0}$ | $\mathrm{RAM}_{3}$ | $Q_{0}$ | $\mathbf{Q}_{3}$ |
| QREG | L | L | L | 0 | X | NONE | NONE | $F \rightarrow Q$ | F | X | X | x | X |
| NOP | L | L | H | 1 | X | NONE | X | NONE | F | X | X | X | X |
| RAMA | L | H | L | 2 | NONE | $\mathrm{F} \rightarrow \mathrm{B}$ | X | NONE | A | X | X | X | X |
| RAMF | L | H | H | 3 | NONE | $F \rightarrow B$ | X | NONE | F | X | X | X | X |
| RAMQD | H | L | L | 4 | DOWN | $F / 2 \rightarrow B$ | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{3}$ | $Q_{0}$ | $\mathrm{IN}_{3}$ |
| RAMD | H | L | H | 5 | DOWN | $F / 2 \rightarrow B$ | X | NONE | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{3}$ | $\mathrm{Q}_{0}$ | X |
| RAMQU | H | H | L | 6 | UP | $2 \mathrm{~F}-\mathrm{B}$ | UP | 2Q -Q | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{3}$ | $\mathrm{IN}_{0}$ | $\mathrm{Q}_{3}$ |
| RAMU | H | H | H | 7 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | NONE | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{3}$ | X | $\mathrm{Q}_{3}$ |

$\mathrm{X}=$ Don't Care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
$B=$ Register Addressed by B inputs.
UP is toward MSB; DOWN is toward LSB.

SOURCE OPERAND AND ALU FUNCTION MATRIX

| OCTAL $I_{5,4,3}$ | ALU FUNCTION | $\mathrm{I}_{2,1,0}$ OCTAL |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  |  |  | ALU SOURCE |  |  |  |  |  |
|  |  | A, Q | A,B | 0, Q | 0,B | O,A | D,A | D, Q | D,0 |
| 0 | $C_{n}=L$ <br> R Plus $\mathbf{S}$ <br> $C_{n}=H$ | $\begin{gathered} A+Q \\ A+Q+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} Q \\ Q+1 \end{gathered}$ | $\begin{gathered} B \\ B+1 \end{gathered}$ | $\begin{gathered} A \\ A+1 \end{gathered}$ | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | $\begin{gathered} D \\ D+1 \end{gathered}$ |
| 1 | $\begin{gathered} C_{n}=L \\ s \text { Minus }^{2} \\ C_{n}=H \end{gathered}$ | $\begin{gathered} Q-A-1 \\ Q-A \end{gathered}$ | $\begin{gathered} B-A-1 \\ B-A \end{gathered}$ | $\begin{gathered} \mathrm{Q}-1 \\ \mathrm{Q} \end{gathered}$ | $\begin{gathered} B-1 \\ B \end{gathered}$ | $\begin{gathered} A-1 \\ A \end{gathered}$ | $\begin{gathered} A-D-1 \\ A-D \end{gathered}$ | $\begin{gathered} Q-D-1 \\ Q-D \end{gathered}$ | $\begin{gathered} \hline-\mathrm{D}-1 \\ -\mathrm{D} \end{gathered}$ |
| 2 | $\begin{gathered} C_{n}=L \\ \text { R Minus } S \\ C_{n}=H \end{gathered}$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \end{gathered}$ | $\begin{gathered} -\mathrm{B}-1 \\ -\mathrm{B} \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{gathered} D-A-1 \\ D-A \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} \mathrm{D}-1 \\ \mathrm{D} \end{gathered}$ |
| 3 | R OR S | $A \vee Q$ | A V B | Q | B | A | DVA | DVQ | D |
| 4 | R AND S | $A \wedge Q$ | $A \wedge B$ | 0 | 0 | 0 | D^A | D $\wedge$ Q | 0 |
| 5 | $\overline{\mathrm{B}}$ AND S | $\bar{A} \wedge Q$ | $\overline{\mathrm{A}} \wedge \mathrm{B}$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX-OR S | $A \nabla Q$ | $A \nabla B$ | Q | B | A | D $\nabla$ A | DVQ | D |
| 7 | REX-NOR S | $\overline{A \bar{Q}}$ | $\overline{A \bar{D}}$ | Q | B | $\bar{A}$ | $\overline{\text { DVA }}$ | $\overline{\mathrm{DVQ}}$ | $\overline{\mathrm{D}}$ |

[^2]
## ALU LOGIC MODE FUNCTIONS

| $\begin{aligned} & \text { OCTAL } \\ & I_{5,4,3}, I_{2,1,0} \end{aligned}$ | GROUP | FUNCTION |
| :---: | :---: | :---: |
| $\begin{array}{ll} 4 & 0 \\ 4 & 1 \\ 4 & 5 \\ 4 & 6 \end{array}$ | AND | $\begin{aligned} & A \wedge Q \\ & A \wedge B \\ & D \wedge A \\ & D \wedge Q \end{aligned}$ |
| $\begin{array}{ll} 3 & 0 \\ 3 & 1 \\ 3 & 5 \\ 3 & 6 \end{array}$ | OR | $A \vee Q$ <br> $A \vee B$ <br> DVA <br> DVQ |
| $\begin{array}{ll} 6 & 0 \\ 6 & 1 \\ 6 & 5 \\ 6 & 6 \end{array}$ | EX-OR | $A \nabla Q$ <br> $A \nabla B$ <br> DVA <br> D $\nabla$ Q |
| $\begin{array}{ll} 7 & 0 \\ 7 & 1 \\ 7 & 5 \\ 7 & 6 \end{array}$ | EX-NOR | $\begin{aligned} & \overline{\overline{A \nabla Q}} \\ & \overline{A \nabla B} \\ & \overline{D \nabla A} \\ & \overline{D \nabla Q} \end{aligned}$ |
| $\begin{array}{ll} 7 & 2 \\ 7 & 3 \\ 7 & 4 \\ 7 & 7 \end{array}$ | INVERT | $\begin{aligned} & \overline{\mathrm{Q}} \\ & \overline{\mathrm{~B}} \\ & \overline{\mathrm{~A}} \end{aligned}$ |
| 6 2 <br> 6 3 <br> 6 4 <br> 6 7 | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll} 3 & 2 \\ 3 & 3 \\ 3 & 4 \\ 3 & 7 \end{array}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll} 4 & 2 \\ 4 & 3 \\ 4 & 4 \\ 4 & 7 \end{array}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| $\begin{array}{ll} 5 & 0 \\ 5 & 1 \\ 5 & 5 \\ 5 & 6 \end{array}$ | MASK | $\begin{aligned} & \overline{\bar{A}} \wedge Q \\ & \bar{A} \wedge B \\ & \bar{D} \wedge A \\ & \bar{D} \wedge Q \end{aligned}$ |

ALU ARITHMETIC MODE FUNCTIONS

| $\begin{gathered} \text { OCTAL } \\ I_{5,4,3}, I_{2,1,0} \end{gathered}$ | $C_{n}=L$ |  | $\mathrm{C}_{\mathrm{n}}=\mathrm{H}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | GROUP | FUNCTION | GROUP | FUNCTION |
| $\begin{array}{ll}0 & 0 \\ 0 & 1 \\ 0 & 5 \\ 0 & 6\end{array}$ | ADD | $\begin{aligned} & A+Q \\ & A+B \\ & D+A \\ & D+Q \end{aligned}$ | ADD plus one | $\begin{aligned} & A+Q+1 \\ & A+B+1 \\ & D+A+1 \\ & D+Q+1 \end{aligned}$ |
| $\begin{array}{ll}0 & 2 \\ 0 & 3 \\ 0 & 4 \\ 0 & 7\end{array}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ | Increment | $\begin{aligned} & Q+1 \\ & B+1 \\ & A+1 \\ & D+1 \end{aligned}$ |
| $\begin{array}{ll}1 & 2 \\ 1 & 3 \\ 1 & 4 \\ 2 & 7\end{array}$ | Decrement | $\begin{aligned} & \mathrm{Q}-1 \\ & \mathrm{~B}-1 \\ & \mathrm{~A}-1 \\ & \mathrm{D}-1 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll}2 & 2 \\ 2 & 3 \\ 2 & 4 \\ 1 & 7\end{array}$ | 1's Comp. | $\begin{aligned} & -Q-1 \\ & -B-1 \\ & -A-1 \\ & -D-1 \end{aligned}$ | 2's Comp. <br> (Negate) | $\begin{aligned} & -Q \\ & -B \\ & -A \\ & -D \end{aligned}$ |
| 1 0 <br> 1 1 <br> 1 5 <br> 1 6 <br> 2 0 <br> 2 1 <br> 2 5 <br> 2 6 | Subtract (1's Comp.) | $\begin{aligned} & Q-A-1 \\ & B-A-1 \\ & A-D-1 \\ & Q-D-1 \\ & A-Q-1 \\ & A-B-1 \\ & D-A-1 \\ & D-Q-1 \end{aligned}$ | Subtract (2's Comp.) | $\begin{aligned} & Q-A \\ & B-A \\ & A-D \\ & Q-D \\ & A-Q \\ & A-B \\ & D-A \\ & D-Q \end{aligned}$ |

## DEFINITIONS

$P_{0}=R_{0}+S_{0}$
$P_{1}=R_{1}+S_{1}$
$P_{2}=R_{2}+S_{2}$
$P_{3}=R_{3}+S_{3}$
$G_{0}=R_{0} S_{0}$
$G_{1}=R_{1} S_{1}$
$G_{2}=R_{2} S_{2}$
$G_{3}=R_{3} S_{3}$
$C_{4}=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}+P_{3} P_{2} P_{1} P_{0} C_{n}$
$C_{3}=G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}+P_{2} P_{1} P_{0} C_{n}$
$+=$ OR

LOGIC FUNCTIONS FOR $\bar{G}, \bar{P}, \mathbf{C}_{\boldsymbol{n}+4}$, AND OVR

| $\mathrm{I}_{5,4,3}$ | FUNCTION | $\overline{\mathbf{P}}$ | $\overline{\mathbf{G}}$ | $C_{n+4}$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | R + S | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3} \nabla \mathrm{C}_{4}$ |
| 1 | S-R | 4 Same as $R+S$ equations, but substitute $\overline{\bar{R}_{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions $\longrightarrow$ |  |  |  |
| 2 | R-S | $\longrightarrow$ Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{S}}_{\mathrm{i}}$ for $\mathrm{S}_{\mathrm{i}}$ in definitions $\longrightarrow$ |  |  |  |
| 3 | RVS | LOW | $\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}+\mathrm{C}_{\mathrm{n}}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}+\mathrm{C}_{\mathrm{n}}$ |
| 4 | R^S | LOW | $\overline{\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{n}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ |
| 5 | $\overline{\mathrm{R}} \wedge \mathrm{S}$ | LOW | - Same as R^S equ | but substitute $\overline{\bar{R}_{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in | nitions $\longrightarrow$ |
| 6 | R $\nabla$ S | $\longleftarrow$ Same as $\overline{\mathrm{R} \mathrm{\nabla S}}$ equations, but substitute $\overline{\mathrm{R}_{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions $\longrightarrow$ |  |  |  |
| 7 | $\overline{\mathrm{R} \nabla \mathrm{S}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} P_{1} P_{0}$ | $\frac{\bar{G}_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}}{+P_{3} P_{2} P_{1} P_{0}\left(G_{0}+C_{n}\right)}$ | See Note 2 |

NOTES:

1. $+=O R$
2. $\left[\bar{P}_{2}+\overline{\mathrm{G}}_{2} \overline{\mathrm{P}}_{1}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \bar{P}_{0}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{0} \mathrm{C}_{n}\right] \nabla\left[\overline{\mathrm{P}}_{3}+\overline{\mathrm{G}}_{3} \overline{\mathrm{P}}_{2}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{P}}_{1}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{P}}_{0}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{0} \mathrm{C}_{n}\right]$

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5^{(3)}$ to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $P_{T}$ maximum can only be achieved by excessive ${ }^{\prime} \mathrm{OL}$ or $\mathrm{I}^{\mathrm{OH}}$.
3. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | V CC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 10 \%$

Min. $=+4.75 \mathrm{~V}$
Max. $=+5.25 \mathrm{~V}$ (Commercial)
$\mathrm{V}_{\mathrm{LC}}=+0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. ${ }^{(3)}$ | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathbf{H}}$ | Output Short Circuit Current (All Inputs) | $\begin{aligned} & V_{c \mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| ILL | Input Low Current (All Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\text {IN }}=V_{I H}=\text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ (MIL.) | 2.4 | 4.3 | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}$ (COM'L.) | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H}=\text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ (MIL.) | - | 0.3 | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ (COM'L.) | - | 0.3 | 0.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | (1) |  | 2.0 | - | - | V |
| $\mathrm{V}_{1}$ | Input Low Voltage | (1) |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | $\begin{aligned} & v_{\text {CC }}=\text { Max. } \\ & v_{\text {OUT }}=\text { HIGH Z } \end{aligned}$ |  | -40 | - | 40 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}_{\mathrm{E}} \\ & \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}^{(2)} \end{aligned}$ |  | -30 | - | -130 | mA |

## NOTES:

1. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
2. Not more than one output should be shorted at a time. Duration of the short circuit test shall not exceed one second.
3. $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} @ \mathrm{~T}_{\mathrm{A}}+25^{\circ} \mathrm{C}$.

DC ELECTRICAL CHARACTERISTICS (Cont'd)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$
Min. $=+4.75 \mathrm{~V}$
Max. $=+5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=+4.50 \mathrm{~V}$
Max. $=+5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=+0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS |  |  | MIN. | TYP. ${ }^{(3)}$ | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {ccor }}$ | Quiescent Power Supply Current CP = H (CMOS Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}_{1} \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}} V_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{CP}}=0, \mathrm{CP}=\mathrm{H} \end{aligned}$ |  |  | - | - | - | mA |
| $\mathrm{I}_{\text {CCQL }}$ | Quiescent Power Supply Current CP = L (CMOS Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}_{1} \\ & V_{\mathrm{HC}} \leq V_{\mathrm{NN}} V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{CP}}=0, \mathrm{CP}=\mathrm{L} \end{aligned}$ |  |  | - | - | - | mA |
| $\mathrm{I}_{\mathrm{CCT}}$ | Quiescent Input Power Supply(4) Current (per Input @ TTL High) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{CP}}=0$ |  |  | - | - | - | mA/ Input |
| ${ }^{\text {CCD }}$ | Dynamic Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { Outputs Open, } \mathrm{OE}=\mathrm{L} \end{aligned}$ |  | MIL. | - | - | - | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  |  | COM'L. | - | - | - |  |
| ${ }^{\text {cc }}$ | Total Power Supply Current(5) | $\begin{aligned} & V_{C C}=\text { Max., } \\ & \text { Outputs Open, } \overline{O E}=L \\ & C P=50 \% \text { Duty cycle } \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \end{aligned}$ | IDT39C01C$\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ | MIL. | - | - | - | mA |
|  |  |  |  | COM'L. | - | - | - |  |
|  |  |  | IDT39C01D | MIL | - | - | - |  |
|  |  |  | $\mathrm{f}_{\mathrm{CP}}=15 \mathrm{MHz}$ | COM'L. | - | - | - |  |
|  |  |  | IDT39C01E | MIL. | - | - | - |  |
|  |  |  | ${ }^{\prime}{ }_{\text {CP }}=17.5 \mathrm{MHz}$ | COM'L. | - | - | - |  |
|  |  | $v_{c C}=\text { Max., }$ <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ $C P=50 \% \text { Duty cycle }$ $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0$ | $\begin{aligned} & \text { IDT39C01C } \\ & \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz} \end{aligned}$ | MIL. | - | - | 35 |  |
|  |  |  |  | COM'L. | - | - | 30 |  |
|  |  |  | $\begin{aligned} & \text { IDT39C01D } \\ & \mathrm{f}_{\mathrm{CP}}=15 \mathrm{MHz} \end{aligned}$ | MIL. | - | - | 40 |  |
|  |  |  |  | COM'L. | - | - | 35 |  |
|  |  |  | IDT39C01E$f_{C P}=17.5 \mathrm{MHz}$ | MIL. | - | - | 45 |  |
|  |  |  |  | COM'L. | - | - | 40 |  |

## NOTES:

44. $I_{C C Q T}$ is derived by measuring the total current with all the inputs tied togetherat 3.4 V , subtracting $I^{C C Q H}$, then dividing by the total number of inputs.
45. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{C C}=I_{C C Q H}\left(C D_{H}\right)+I_{C C Q L}\left(1-C D_{H}\right)+I_{C C T}\left(N_{T} \times D_{H}\right)+I_{C C D}\left({ }^{f} \mathrm{CP}\right)$
$C D_{\mathrm{H}}=$ Clock duty cycle high period.
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle TTL high period ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
$f_{C P}=$ Clock Input Frequency.

## IDT39C01C

## AC ELECTRICAL CHARACTERISTICS <br> (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT39C 01 C over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. $\mathrm{V}_{\mathrm{CC}}$ is specified at $5 \mathrm{~V} \pm 10 \%$. All times are in nanoseconds and are measured between the 1.5 V signal level. The input switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNITS |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 32 | 31 | ns |
| Maximum Clock Frequency to shift <br> Q (50\% duty cycle, I=432 or 632) | 31 | 32 | MHz |
| Minimum Clock LOW Time | 15 | 15 | ns |
| Minimum Clock HIGH Time | 15 | 15 | ns |
| Minimum Clock Period | 32 | 31 | ns |

COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)}\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $F_{3}$ |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ |  | F=0 |  | OVR |  | $\begin{aligned} & \text { RAM }_{0} \\ & \text { RAM }_{3} \end{aligned}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{\mathbf{3}} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A,B Address | 48 | 40 | 48 | 40 | 48 | 40 | 44 | 37 | 48 | 40 | 48 | 40 | 48 | 40 | - | - | ns |
| D | 37 | 30 | 37 | 30 | 37 | 30 | 34 | 30 | 40 | 38 | 37 | 30 | 37 | 30 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 25 | 22 | 25 | 22 | 21 | 20 | - | - | 28 | 25 | 25 | 22 | 28 | 25 | - | - | ns |
| $\mathrm{I}_{0,1,2}$ | 40 | 35 | 40 | 35 | 40 | 35 | 44 | 37 | 44 | 37 | 40 | 35 | 40 | 35 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 38 | 40 | 35 | 40 | 35 | - | - | ns |
| $\mathrm{I}_{6,7,8}$ | 29 | 25 | - | - | - | - | - | - | - | - | - |  | 29 | 26 | 29 | 26 | ns |
| A Bypass ALU ( $1=2 X X$ ) | 40 | 35 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $\sim$ | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 33 | 28 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

| CP: |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT | SET-UP TIME BEFORE H-L |  | HOLD TIME AFTER H $\rightarrow$ L |  | SET-UP TIME BEFORE L $\rightarrow$ H |  | HOLD TIME AFTER L $\rightarrow$ H |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Source Address | 15 | 15 | 2 | $1^{(3)}$ | 30, 15+TPWL ${ }^{(4)}$ |  | 2 | 1 | ns |
| B Destination Address | 15 | 15 | Do not change ${ }^{(2)}$ |  |  |  | 2 | 1 | ns |
| D | $-^{(1)}$ | - | - | - | 25 | 25 | 0 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 20 | 20 | 0 | 0 | ns |
| $\mathrm{I}_{0,1,2}$ | - | - | - | - | 30 | 30 | 0 | 0 | ns |
| $\mathrm{I}_{3,4,5}$ | - | - | - | - | 30 | 30 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8}$ | 10 | 10 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| $\mathrm{RAM}_{0,3}, \mathrm{Q}_{0,3}$ | - | - | - | - | 12 | 12 | 0 | 0 | ns |

## OUTPUT ENABLE/DISABLE TIMES

( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\text {OUT }}$ in nanoseconds)

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L |
| $\overline{\mathrm{OE}}$ | Y | 25 | 23 | 25 | 23 |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock Low time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.

## IDT39C01D

## AC ELECTRICAL CHARACTERISTICS

## (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT39C01D over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. $V_{C C}$ is specified at $5 \mathrm{~V} \pm 10 \%$. All times are in nanoseconds and are measured between the 1.5 V signal level. The input switch between 0 V and 3 V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNITS |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 27 | 23 | ns |
| Maximum Clock Frequency to shift <br> Q (50\% duty cycle, I $=432$ or 632) | 37 | 43 | MHz |
| Minimum Clock LOW Time | 13 | 11 | ns |
| Minimum Clock HIGH Time | 13 | 11 | ns |
| Minimum Clock Period | 27 | 23 | ns |

COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)}\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $F_{3}$ |  | $C_{n+4}$ |  | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ |  | F=0 |  | OVR |  | RAM ${ }_{0}$ RAM $_{3}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A,B Address | 33 | 30 | 33 | 30 | 33 | 30 | 33 | 28 | 33 | 30 | 33 | 30 | 33 | 30 | - | - | ns |
| D | 24 | 21 | 23 | 20 | 23 | 20 | 21 | 20 | 25 | 24 | 24 | 21 | 25 | 22 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 18 | 17 | 17 | 16 | 14 | 14 | - | - | 19 | 18 | 17 | 16 | 19 | 18 | - | - | ns |
| $\mathrm{I}_{0,1,2}$ | 28 | 26 | 27 | 25 | 26 | 24 | 28 | 24 | 29 | 25 | 27 | 24 | 27 | 25 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 27 | 26 | 27 | 24 | 26 | 24 | 26 | 24 | 27 | 26 | 26 | 24 | 27 | 26 | - | - | ns |
| $\mathrm{I}_{6,7,8}$ | 18 | 16 | - | - | - | - | - | - | - | - | - |  | 21 | 21 | 21 | 21 | ns |
| A Bypass <br> ALU ( $\mathrm{I}=2 \mathrm{XX}$ ) | 26 | 24 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock _. | 27 | 24 | 26 | 23 | 26 | 23 | 25 | 23 | 27 | 24 | 26 | 24 | 27 | 24 | 20 | 19 | ns |

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

| CP: |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT | SET-UP TIME BEFORE H $\rightarrow$ L |  | HOLD TIME AFTER H $\rightarrow$ L |  | SET-UP TIME BEFORE L $\rightarrow$ H |  | HOLD TIME AFTER L $\rightarrow$ H |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Source Address | 11 | 10 | 0 | $0^{(3)}$ | $\begin{gathered} 24, \\ 11+\text { TPWL(4) } \end{gathered}$ | $\begin{gathered} 21, \\ 10+\text { TPWL } \end{gathered}$ | 2 | 1 | ns |
| B Destination Address | 11 | 10 | Do not change ${ }^{(2)}$ |  |  |  | 2 | 1 | ns |
| D | $-^{(1)}$ | - | - | - | 16 | 16 | 0 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 13 | 13 | 0 | 0 | ns |
| $\mathrm{I}_{0,1,2}$ | - | - | - | - | 19 | 19 | 0 | 0 | ns |
| $\mathrm{l}_{3,4,5}$ | - | - | - | - | 19 | 19 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8}$ | 7 | 7 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| $\mathrm{RAM}_{0,3}, \mathrm{Q}_{0,3}$ | - | - | - | - | 9 | 9 | 0 | 0 | ns |

## OUTPUT ENABLE/DISABLE TIMES

( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\mathrm{OUT}}$ )

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L |
| $\overline{\mathrm{OE}}$ | Y | 16 | 14 | 18 | 16 |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneou's operation.
3. Source addresses must be stable prior to the $H \rightarrow$ L transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.

## IDT39C01E <br> AC ELECTRICAL CHARACTERISTICS (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT39C01E over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. $V_{C C}$ is specified at $5 \mathrm{~V} \pm 10 \%$. All times are in nanoseconds and are measured between the 1.5 V signal level. The input switch between 0 V and 3 V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNITS |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 21 | 20 | ns |
| Maximum Clock Frequency to shift <br> Q (50\% duty cycle, I 432 or 632) | 46 | 50 | MHz |
| Minimum Clock LOW Time | 10 | 8 | ns |
| Minimum Clock HIGH Time | 10 | 8 | ns |
| Minimum Clock Period | 21 | 20 | ns |

COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)}\left(C_{L}=50 \mathrm{pF}\right)$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $F_{3}$ |  | $C_{n+4}$ |  | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ |  | $\mathrm{F}=0$ |  | OVR |  | $\begin{array}{r} \text { RAM }_{0} \\ \text { RAM }_{3} \end{array}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COML. | MIL. | COM'L. | MIL. | COM'L. |  |
| A,B Address | 26 | 22 | 26 | 22 | 26 | 22 | 26 | 21 | 26 | 22 | 26 | 22 | 26 | 22 | - | - | ns |
| D | 18 | 16 | 17 | 15 | 17 | 15 | 16 | 15 | 19 | 18 | 18 | 16 | 19 | 16 | - | - | ns |
| $\mathrm{C}_{n}$ | 13 | 13 | 13 | 12 | 10 | 10 | - | - | 14 | 13 | 13. | + 12 | 14 | 13 | - | - | ns |
| $\mathrm{I}_{0,1,2}$ | 21 | 20 | 20 | 19 | 19 | 18 | 21 | 18 | 22 | - 19 | 20 | 18 | 20 | 19 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 20 | 20 | 20 | 18 | 19 | 18 | 19 | 18 | 20. | 20 | 19 | 18 | 20 | 20 | - | - | ns |
| $\mathrm{I}_{6,7,8}$ | 13 | 12 | - | - | - | - | - | - | 4 | - | - |  | 16 | 16 | 16 | 16 | ns |
| A Bypass ALU (I=2XX) | 19 | 18 | - | - | - | - | - | , - | $\square$ | - | - | - | - | - | - | - | ns |
| Clock $\sim$ | 20 | 18 | 19 | 17 | 19 | 17 | 19 | . 17. | 20 | 18 | 19 | 18 | 20 | 18 | 15 | 15 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)



## OUTPUT ENABLE/DISABLE TIMES

( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\text {OUT }}$ )

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L |
| $\overline{\mathrm{OE}}$ | Y | 14 | 10 | 12 | 12 |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1,2 |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested


Figure 1. All Outputs
(Except $f=0$ )
Figure 1. All Outputs
(Except $f=0$ )


IDT39C01C-006

Figure 2. Open Drain Output ( $\mathrm{f}=0$ )

## INPUT/OUTPUT INTERFACE CIRCUITRY



Figure 1. Input Structure (All Inputs)


Figure 2. Output Structure (All Outputs Except $F=0$ )


1DT39C01C-009

Figure 3. Output Structure (F = 0 Only)

## MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- Provides lookahead carries across any number of 4-bit microprocessor ALUs
- Very high-speed and output drive over full temperature and voltage supply extremes
- 6ns typical propagation delay
- $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than bipolar ( $5 \mu \mathrm{~A}$ max.)
- 100\% product assurance screening to MIL-STD-883, Class B available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT39C02A is a high-speed carry lookahead generator built using advanced CEMOS $^{\text {m }}$ II, a dual metal $1.5 \mu \mathrm{~m}$ CMOS technology. The IDT39C02A is generally used with an arithmetic logic unit to provide high-speed lookahead over larger word lengths.

The IDT39C02A is a pin-compatible, performance enhanced, functional replacement for all versions of the 2902.

## PIN CONFIGURATIONS



$$
\begin{aligned}
& \text { SSDFCT 182-001 } \\
& \text { DIP } \\
& \text { TOP VIEW }
\end{aligned}
$$


10. $\sum_{0}^{2} \stackrel{N}{ \pm} \operatorname{U}$

SSDFCT182-002
LCC TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

| $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | Min. $=4.75 \mathrm{~V}$ | Max. $=5.25 \mathrm{~V}$ (Commercial) |
| :--- | :--- | :--- | :--- |
| $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | Min. $=4.50 \mathrm{~V}$ | Max. $=5.50 \mathrm{~V}$ (Military) |
| $\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$ | $\mathrm{~V}_{H C}=\mathrm{V}_{C C}-0.2 \mathrm{~V}$ |  |  |

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Input LOW Current | $V_{\text {CC }}=$ Max., $V_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{l}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$ | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM}$ | - | 0.3 | 0.5 |  |
| ${ }^{\text {ccosc }}$ | Quiescent Power Supply Current (CMOS Inputs) | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{H C} \leq V_{I N} \leq V_{L C} \\ & f=0 \end{aligned}$ |  | - | 0.001 | 2.0 | mA |
| I ccot | Quiescent Power Supply Current (TTL Inputs) | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=3.4 V^{(4)} \end{aligned}$ |  | - | 0.5 | 2.5 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {LC }}$ | - | 0.15 | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| ${ }^{\text {cc }}$ | Total Power Supply ${ }^{(5)}$ Current | $\begin{aligned} & V_{C C}=M a x . \\ & f=10 \mathrm{MHz} \end{aligned}$ <br> Outputs Open 50\% Duty Cycle One input Toggling | $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}$ | - | 1.5 | - | mA |
|  |  |  | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}^{(4)}$ | - | 2.0 | - |  |
|  |  | All Inputs | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}^{(4)}$ | - | 16.0 | - |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
5. $I_{C C}=I_{C C Q C}+\left(I_{\text {CCQT }} \times N_{T}\right)+\left(I_{C C D} \times f \times N\right)+\left(I_{\text {CCOT }} \times D \times N_{D}\right)$
$N=$ Total number of inputs toggling.
$\mathrm{f}=$ Frequency in MHz .
$D=$ Percent high duty cycle.
$N_{T}=$ Number of TTL statically driven inputs ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$N_{D}=$ Number of TTL dynamically driven inputs ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :---: |
|  | Carry Input |
| $\overline{\mathrm{G}_{0}}, \overline{\bar{G}_{1}}, \overline{\mathrm{G}_{2}}, \overline{\mathrm{G}_{3}}$ | Carry Generate Inputs (Active LOW) |
| $\overline{P_{0}}, \overline{P_{1}}, \overline{P_{2}}, \overline{P_{3}}$ | Carry Propagate Inputs (Active LOW) |
| $\mathrm{C}_{n+\mathrm{x}}-\mathrm{C}_{n+2}$ | Carry Outputs |
| G | Carry Generate Output (Active LOW) |
| P | Carry Propagate Output (Active LOW) |

## TRUTH TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{n}$ | $\mathrm{G}_{0}$ | $\mathrm{P}_{0}$ | $\mathrm{G}_{1}$ | $\mathrm{P}_{1}$ | $\mathrm{G}_{2}$ | $\mathbf{P}_{2}$ | $\mathbf{G}_{3}$ | $\mathbf{P}_{3}$ | $C_{n+x}$ | $C_{n+y}$ | $C_{n+2}$ | G | P |
| X | H | H |  |  |  |  |  |  | L |  |  |  |  |
| L | H | X |  |  |  |  |  |  | L |  |  |  |  |
| X | L | X |  |  |  |  |  |  | H |  |  |  |  |
| H | X | L |  |  |  |  |  |  | H |  |  |  |  |
| X | X | X | H | H |  |  |  |  |  | L |  |  |  |
| X | H | H | H | X |  |  |  |  |  | L |  |  |  |
| L | H | X | H | X |  |  |  |  |  | L |  |  |  |
| X | X | $x$ | L | X |  |  |  |  |  | H |  |  |  |
| X | L | X | X | L |  |  |  |  |  | H |  |  |  |
| H | X | L | X | L |  |  |  |  |  | H |  |  |  |
| X | X | X | X | X | H | H |  |  |  |  | L |  |  |
| $x$ | X | X | H | H | H | X |  |  |  |  | L |  |  |
| X | H | H | H | X | H | X |  |  |  |  | L |  |  |
| L | H | X | H | X | H | X |  |  |  |  | L |  |  |
| X | X | X | X | X | L | X |  |  |  |  | H |  |  |
| X | X | X | L | X | X | L |  |  |  |  | H |  |  |
| X | L | X | X | L | X | L |  |  |  |  | H |  |  |
| H | X | L | $X$ | L | $x$ | L |  |  |  |  | H |  |  |
|  | X |  | X | X | X | X | H | H |  |  |  | H |  |
|  | X |  | X | X | H | H | H | X |  |  |  | H |  |
|  | X |  | H | H | H | X | H | X |  |  |  | H |  |
|  | H |  | H | X | H | X | H | X |  |  |  | H |  |
|  | X |  | X | X | X | X | L | X |  |  |  | L |  |
|  | X |  | X | X | L | X | X | L |  |  |  | L |  |
|  | X |  | L | X | X | L | X | L |  |  |  | L |  |
|  | L |  | X | L | X | L | X | L |  |  |  | L |  |
|  |  | H |  | X |  | $x$ |  | $x$ |  |  |  |  | H |
|  |  | X |  | H |  | X |  | X |  |  |  |  | H |
|  |  | X |  | X |  | H |  | X |  |  |  |  | H |
|  |  | X |  | X |  | X |  | H |  |  |  |  | H |
|  |  | L |  | L |  | L |  | L |  |  |  |  | L |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ $t_{\mathrm{PHL}}$ | Propagation Delay $C_{N}$ to $C_{N+X}, C_{N+Y}, C_{N+Z}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.0 | 3.0 | 14.0 | 3.0 | 16.5 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \mathrm{P}_{0}, \mathrm{P}_{1}, \text { or } \mathrm{P}_{2} \text {, to } \\ & \mathrm{C}_{\mathrm{N}+\mathrm{X}}, \mathrm{C}_{\mathrm{N}+\mathrm{Y}}, \mathrm{C}_{\mathrm{N}+\mathrm{Z}} \end{aligned}$ |  | 6.0 | 2.0 | 9.0 | 2.0 | 11.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\mathrm{G}_{0}, \mathrm{G}_{1}$, or $\mathrm{G}_{2}$, to $\mathrm{C}_{\mathrm{N}+\mathrm{X}}, \mathrm{C}_{\mathrm{N}+\mathrm{Y}}, \mathrm{C}_{\mathrm{N}+\mathrm{Z}}$ |  | 6.0 | 2.0 | 9.5 | 2.0 | 11.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $P_{1}, P_{2}$, or $P_{3}$, to $G$ |  | 7.0 | 3.0 | 12.0 | 3.0 | 16.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $G_{N}$ to $G$ |  | 7.5 | 3.0 | 12.0 | 3.0 | 16.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $P_{N}$ to $P$ |  | 6.0 | 2.5 | 11.0 | 2.5 | 12.5 | ns | MICROPROCESSOR SLICE

## MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- Fast
-IDT39C03A matches 2903A speeds
-IDT39C03B 20\% speed upgrade
- Low-power CMOS
- 50 mA commercial (max.)
-60 mA (military) (max.)
- Pin-compatible, performance-enhanced functional replacement for the 2903A
- Cascadable to 8, 12, 16, etc. bits
- Expandable Register File
- On-chip Parity Generation and Sign Extension Logic
-Provides parity across the entire ALU output and sign extension at any slice boundary
- On-chip Normalization Logic
-Floating point mantissa and exponent easily developed using single microcycle per shift
- On-chip Multiplication and Division Logic
-Executes unsigned and two's complement multiplication along with last cycle of two's complement multiplication
- Packaged in 48-pin plastic and ceramic DIPs and 52-pin LCC
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT39C03s are four-bit expandable CMOS microprocessor slices. While executing the identical functions associated with the high-speed IDT39C01 series of 4-bit slices, the IDT39C03s also provide additional enhancements for use in arithmeticoriented processors.

This extremely low-power yet high-speed microprocessor consists of a 16-word-by-4-bit dual-port RAM, a multidirectional three-port architecture, 16 logic operation ALU and the necessary shifting, decoding and multiplexing logic. Compatible 2903A arithmetic and logic instructions, including the special multiplication, division and normalization instructions, are available on the IDT39C03s. Both are easily expandable in 4-bit increments.

Both devices are pin-compatible, functional-replacements for the 2903A. The fastest version, the IDT39C03B, is a $20 \%$ speed upgrade from the normal 2903A device. The IDT39C03A meets the 2903A speeds.

The IDT39C03s are fabricated using CEMOS ${ }^{\text {™ }}$, a single poly double metal CMOS technology designed for high-performance and high-reliability.

Military product is $100 \%$ screened to MIL-STD-883, Class B, making them ideally suited to military temperature applications.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



PIN DESCRIPTIONS

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{A}_{0-3}$ | 1 | RAM A Address Inputs (TTL Input) - Four RAM address inputs which contain the address of the RAM word appearing at the RAM A output port. |
| $\mathrm{B}_{0-3}$ | 1 | RAM B Address Inputs (TTL Input) - Four RAM address inputs which contain the address of the RAM word appearing at the RAM B output port and into which new data is written when the $\overline{W E}$ input and the CP input are LOW. |
| $\overline{\mathrm{WE}}$ | I | Write Enable Input (TTL Input) - The RAM write enable input. If $\overline{W E}$ is LOW, data at the Y I/O port is written into the RAM when the CP input is LOW. When WE is HIGH, writing data into the RAM is inhibited. |
| $D A_{0-3}$ | I | External Data Inputs (TTL Input) - A four-bit external data input which can be selected as one of the IDT39C03 ALU operand sources; $\mathrm{DA}_{0}$ is the least significant bit. |
| $\overline{E A}$ | 1 | Control Input (TTL Input) - A control input which, when HIGH, selects DA ${ }_{0-3}$ as the ALU R operand, and, when LOW, selects RAM output A as the ALU R operand and the $\mathrm{DA}_{0-3}$ output data. |
| $D B_{0-3}$ | 1/O | External Data Inputs/Outputs (Three-State Input/Output) - A four-bit external data input/output. Under control of the $\overline{\mathrm{OE}}_{\mathrm{B}}$ input, RAM output port B can be directly read on these lines, or input data on these lines can be selected as the ALU Soperand. |
| $\overline{\mathrm{OE}}_{\mathrm{B}}$ | 1 | Control Input (TTL Input) - A control input which, when LOW, enables RAM output B onto the DB Di-3 lines and, when HIGH, disables the RAM output B tri-state buffers. |
| $\mathrm{C}_{\mathrm{n}}$ | 1 | Carry-In Input (TTL Input) - The carry-in input to the IDT39C03 ALU. |
| $\mathrm{I}_{0-8}$ | 1 | Instruction Inputs (TTL Input) - The nine instruction inputs used to select the IDT39C03 operation to be performed. |
| IEN | 1 | Instruction Enable Input (TTL Input) - The instruction enable input which, when LOW, allows the Q Register and the Sign Compare flip-flop to be written. When IEN is HIGH, the Q Register and Sign Compare flip-flop are in the hold mode. On the IDT39C03, IEN also controls WRITE. |
| $\mathrm{C}_{\mathrm{n}+4}$ | 0 | Carry-Out Output (TTL Output) - This output generally indicates the carry-out of the IDT39C03 ALU. Refer to Table 5 for an exact definition of this pin. |
| $\overline{\mathrm{G}} / \mathrm{N}$ | 0 | Carry-Generate Output (TTL Output) - A multi-purpose pin which indicates the carry generate, $\overline{\mathrm{G}}$, function at the least significant and intermediate slices, and generally indicates the sign, $N$, of the ALU result at the most significant slice. Refer to Table 5 for an exact definition of this pin. |
| $\overline{\mathrm{P}}$ OVR | 0 | Carry-Propagate Output (TTL Output) - A multi-purpose pin which indicates the carry propagate, $\overline{\mathrm{P}}$, function at the least significant and intermediate slices, and indicates the conventional two's complement overflow, OVR, signal at the most significant slice. Refer to Table 5 for an exact definition of this pin. |
| Z | 1/O | Open-Drain I/O Pin (Open-Drain Input/Output) - An open-drain input/output pin which, when HIGH, generally indicates the outputs are all LOW. For some Special Functions, $Z$ is used as an input pin. Refer to Table 5 for an exact definition of this pin. |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | 1/0 | Bidirectional Serial Shift I/Os for the ALU (Three-State Input/Output) - Bidirectional serial shift inputs/outputs for the ALU shifter. During a shift-up operation, $\mathrm{SIO}_{0}$ is an input and $\mathrm{SIO}_{3}$ an output. During a shift-down operation, $\mathrm{SIO}_{3}$ is an input and $\mathrm{SIO}_{0}$ is an output. Refer to Tables 3 and 4 for an exact definition of these pins. |
| $\mathrm{QIO}_{0}, \mathrm{QIO}_{3}$ | 1/O | Bidrectional Serial Shift I/Os for the Q Shifter (Three-State Input/Output) - Bidirectional serial shift inputs/outputs for the $Q$ shifter which operate like $\mathrm{SIO}_{0}$ and $\mathrm{SIO}_{3}$. Refer to Tables 3 and 4 for an exact definition of thise pins. |
| $\overline{\text { LSS }}$ | I | Control Input (TTL Input) - An input pin which, when tied LOW, programs the chip to act as the least significant slice (LSS) of an IDT39C03 array and enables the WRITE output onto the WRITE/MSS pin. When $\overline{\text { LSS }}$ is tied HIGH, the chip is programmed to operate as either an intermediate or most significant slice and the WRITE output buffer is disabled. |
| WRITE/MSS | 1/O | Control Input (Three-State Input/Output) - When $\overline{\mathrm{LSS}}$ is tied LOW, the $\overline{\text { WRITE output signal appears at this pin; the }}$ WRITE signal is LOW when an instruction which writes data into the RAM is being executed. When LSS is tied HIGH, WRITE/MSS is an input pin; tying it HIGH programs the chip to operate as an intermediate slice (IS) and tying it LOW programs the chip to operate as the most significant slice (MSS). |
| $Y_{0-3}$ | 1/O | Data Inputs/Outputs (Three-State Input/Output) - Four data inputs/outputs of the IDT39C03. Under control of the $\overline{\mathrm{OE}} \mathrm{Y}_{Y}$ input, the ALU shifter output data can be enabled onto these lines, or these lines can be used as data inputs when external data is written directly into the RAM. |
| $\overline{\mathrm{OE}}_{Y}$ | 1 | Control Input (TTL Input) - A control input which, when LOW, enables the ALU shifter output data onto the $Y_{0-3}$ lines and, when HIGH, disables the $\mathrm{Y}_{0-3}$ three-state output buffers. |
| CP | 1 | Clock Input (TTL Input) - The clock input to the IDT39C03. The Q Register and Sign Compare flip-flop are clocked on the LOW-to-HIGH transition of the CP signal. When enabled by $\overline{W E}$, data is written in the RAM when CP is LOW. |

## ARCHITECTURE OF THE IDT39C03

The IDT39C03s are high-performance, cascadable, 4-bit microprocessor slices used in CPUs, peripheral controllers, microprogrammable machines and in a number of other applications. The functional blocks consist of the following:
-16-word-by-4-bit dual-port RAM
-high-speed ALU and shifter
-Q register with shifter input
-9-bit instruction decoder

## DUAL-PORT RAM

Both the $A$ and $B$ ports of the Dual-Port RAM can be addressed and read simultaneously at the respective RAM A and B output ports. If both ports address the same memory location, identical data will be read from both the $A$ and $B$ port. The latches at the RAM output ports are transparent when the clock input, CP, is HIGH and holds the RAM output data when CP is LOW. RAM data is read at the $D B(I / O)$ port under control of the $\overline{O E}_{B}$ three-state output enable.

External data can be written directly into the RAM from the Y I/O port, or the ALU shifter output data can be enabled onto the Y I/O port and entered into the RAM. Data is written into the RAM at the $B$ address when the write enable input, $\overline{W E}$, is LOW and the clock input, CP, is LOW.

## ALU

The IDT39C03s perform seven arithmetic operations and nine logic operations on two 4-bit operands. Various pairs of ALU source operands are easily selected via the ALU multiplexer inputs. The $\overline{E A}$ input selects either the DA external data input or RAM output port A for use as one ALU operand. The $\overline{\mathrm{OE}}_{\mathrm{B}}$ and $\mathrm{I}_{0}$ inputs select RAM output port B, DB external data input, or the $Q$ register content for use as the second ALU source operand. During certain ALU operations, zeroes are forced at the ALU operand inputs. Thus, the IDT39C03s are capable of operating on data from two external sources, from an internal and external source, or from two internal sources. Table 1 indicates all the possible pairs of ALU source operands as a function of the $\overline{E A}$ $\overline{\mathrm{OE}}_{\mathrm{B}}$ and $\mathrm{I}_{0}$ inputs.

With instruction bits $I_{4}, I_{3}, I_{2}, I_{1}$ and $I_{0}$ LOW, the IDT39C03s execute special functions which have been defined in Table 4. When the IDT39C03s execute instructions other than the nine special instructions, the ALU operation is defined by instruction bits $I_{4}, I_{3}, I_{2}$ and $I_{1}$. Table 2 defines the ALU operation as a function of these four instruction bits.

Cascading the IDT39C03s, in either the carry lookahead or ripple carry approach, is very simple. In a cascaded configuration, each slice must be properly programmed to most significant slice (MSS), intermediate slice (IS) or least significant slice (LSS). The IDT39C03s incorporate the carry generate ( $\overline{\mathrm{G}})$, and carry propagate $(\overline{\mathrm{P}})$ signals necessary for cascading.

TABLE 1.
ALU OPERAND SOURCES

| $\overline{E A}$ | $\mathbf{I}_{\mathbf{0}}$ | $\overline{\mathbf{O E}}_{\mathbf{B}}$ | ALU OPERAND R | ALU OPERAND S |
| :---: | :---: | :---: | :---: | :---: |
| $L$ | $L$ | $L$ | RAM Output A | RAM Output B |
| $L$ | $L$ | $H$ | RAM Output A | DB $_{0-3}$ |
| $L$ | $H$ | X | RAM Output A | Q Register |
| $H$ | $L$ | L | DA $_{0-3}$ | RAM Output B |
| $H$ | $L$ | $H$ | AA $_{0-3}$ | $D_{0-3}$ |
| $H$ | $H$ | $X$ | XA $_{0-3}$ | QRegister |

L=LOW $\quad H=$ HIGH $X=$ Don't Care

TABLE 2.
IDT39C03 ALU FUNCTIONS

| $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ | ALU FUNCTIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | 0 | $\mathrm{I}_{0}=\mathrm{L}$ Special Functions |
|  |  |  |  |  | $\mathrm{I}_{0}=\mathrm{H} \quad \mathrm{F}_{\mathrm{i}}=\mathrm{HIGH}$ |
| L | L | L | H | 1 | $\begin{gathered} \mathrm{F}=\mathrm{S} \text { Minus } \mathrm{R} \text { Minus } 1 \\ \text { Plus } \mathrm{C}_{\mathrm{n}} \end{gathered}$ |
| L | L | H | L | 2 | $\begin{gathered} \mathrm{F}=\mathrm{R} \text { Minus } \mathrm{S} \text { Minus } 1 \\ \text { Plus } \mathrm{C}_{\mathrm{n}} \end{gathered}$ |
| L | L | H | H | 3 | $F=R$ Plus $S$ Plus $C_{n}$ |
| L | H | L | L | 4 | $\mathrm{F}=\mathrm{S}$ Plus $\mathrm{C}_{n}$ |
| L | H | L | H | 5 | $\mathrm{F}=\overline{\mathrm{S}}$ Plus $\mathrm{C}_{\mathrm{n}}$ |
| L | H | H | L | 6 | $\mathrm{F}=\mathrm{R}$ Plus $\mathrm{C}_{\mathrm{n}}$ |
| L | H | H | H | 7 | $\mathrm{F}=\overline{\mathrm{R}}$ Plus $\mathrm{C}_{\mathrm{n}}$ |
| H | L | L | L | 8 | $\mathrm{F}_{\mathrm{i}}=$ LOW |
| H | L | L | H | 9 | $\mathrm{F}_{\mathrm{i}}=\overline{\mathrm{R}}_{\mathrm{i}}$ AND S ${ }_{i}$ |
| H | L | H | L | A | $\mathrm{F}_{\mathrm{i}}=\mathrm{R}_{\mathrm{i}}$ EXCLUSIVE NOR $\mathrm{i}_{\mathrm{i}}$ |
| H | L | H | H | B | $\mathrm{F}_{\mathrm{i}}=\mathrm{R}_{\mathrm{i}}$ EXCLUSIVE OR $^{\text {i }}$ |
| H | H | L | L | C | $\mathrm{F}_{\mathrm{i}}=\mathrm{R}_{\mathrm{i}}$ AND S i |
| H | H | L | H | D | $\mathrm{F}_{\mathrm{i}}=\mathrm{R}_{\mathrm{i}}$ NOR $\mathrm{S}_{\mathrm{i}}$ |
| H | H | H | L | E | $F_{i}=R_{i}$ NAND $\mathrm{S}_{\mathrm{i}}$ |
| H | H | H | H | F | $\mathrm{F}_{\mathrm{i}}=\mathrm{R}_{\mathrm{i}}{\text { OR } \mathrm{S}_{\mathrm{i}} \text { }}^{\text {d }}$ |

$L=$ LOW $\quad H=H I G H \quad i=0$ to 3
Also generated is a carry-out signal, $\mathrm{C}_{\mathrm{n}+4}$, which is generally available as an output of each slice. Both the carry-in, $\mathrm{C}_{\mathrm{n}}$, and carry-out $\mathrm{C}_{\mathrm{n}+4}$, signals are active HIGH. The ALU generates two other status outputs. These are negative, N , and overflow, OVR. The $N$ output is generally the most significant (sign) bit of the ALU output and can be used to determine positive or negative results. The OVR output indicates that the arithmetic operation being performed exceeds the available two's complement number range. The $N$ and OVR signals are available as outputs of the most significant slice. Thus, the multipurpose $\overline{\mathrm{G}} / \mathrm{N}$ and $\overline{\mathrm{P}} / \mathrm{OVR}$ outputs indicate $\bar{G}$ and $\overline{\mathrm{P}}$ at the least significant and intermediate slices, and sign and overflow at the most significant slice. Refer to Table 5 for the exact definition of these four signals.

## ALU SHIFTER

Under instruction control, the ALU shifter passes the ALU output (F) non-shifted, shifts it up one bit position (2F), or shifts it down one bit position ( $F / 2$ ). Both arithmetic and logical shift operations are possible. The arithmetic shift operation shifts data around the most significant (sign) bit position of the MSS and a logical shift operation shifts data through this bit position (see Figure 1). $\mathrm{SIO}_{0}$ and $\mathrm{SIO}_{3}$ are bidirectional serial shift inputs/outputs. During a shift-up operation $\mathrm{SIO}_{3}$ is generally a serial shift input and $\mathrm{SIO}_{0}$ a serial shift output. For exact definition of the $\mathrm{SIO}_{0}$ and $\mathrm{SIO}_{3}$ operation, refer to Table 3 and 4.

Also provided in the ALU shifter is sign extension at the slice boundaries. Under instruction control, the $\mathrm{SIO}_{0}$ (sign) input can be extended through $\mathrm{Y}_{0}, \mathrm{Y}_{1}, \mathrm{Y}_{2}, \mathrm{Y}_{3}$ and propagated to the $\mathrm{SIO}_{3}$ output.

Providing ALU error detection, the IDT39C03s ALU shifter contains a cascadable, five-bit parity generator/checker. Parity for the $\mathrm{F}_{0}, \mathrm{~F}_{1}, \mathrm{~F}_{2}, \mathrm{~F}_{3}$, ALU outputs and $\mathrm{SIO}_{3}$ input is generated and, under instruction control, is made available at the $\mathrm{SIO}_{0}$ output.

The operation of the ALU shifter is defined by the instruction inputs. Specified in Table 4 are the special functions and the operations the ALU shifter performs. When the IDT39C03s execute instructions other than the special functions, the ALU shifter operation is determined by instruction bits $\mathrm{I}_{8}, \mathrm{I}_{7}, \mathrm{I}_{6}$ and $\mathrm{I}_{5}$. How these four bits operate with the ALU shifter is defined in Table 3.


## Q REGISTER

The $Q$ register is an auxiliary four-bit register which is clocked on the LOW-to-HIGH transition of the CP input. It is intended primarily for use in multiplication and division operations; however, it can also be used as an accumulator or holding register for some applications. The F output of the ALU can be loaded into the $Q$ register and/or the $Q$ register can be selected as the source for the ALU S operand. The shifter at the input to the $Q$ register can shift the $Q$ register contents up one bit position (2Q) or down one bit position (Q/2). Only logical shifts are performed. Both $\mathrm{QIO}_{0}$ and $\mathrm{QIO}_{3}$ are bidirectional shift serial inputs/outputs. During a $Q$ register shift-up operation, $\mathrm{QIO}_{0}$ is a serial shift input and $\mathrm{QIO}_{3}$ is a serial shift output. During a shift-down operation, $\mathrm{QIO}_{3}$ is a serial shift input and $\mathrm{QIO}_{0}$ is a serial shift output.
The IDT39C03s provide the capability of double-length arithmetic and logical shifting. To perform the double-length shift, $\mathrm{QIO}_{3}$ of the MSS is connected to $\mathrm{SIO}_{0}$ of the LSS, and executing an instruction which shifts both the ALU output and the $Q$ register.
The instruction inputs also control the $Q$ register and shifter, as shown in Table 4. When executing instructions other than the special functions, the $Q$ register and shifter operation is controlled by instruction bits $\mathrm{I}_{8}, \mathrm{I}_{7}, \mathrm{I}_{6}$ and $\mathrm{I}_{5}$, as shown in Table 3.

## OUTPUT BUFFERS

Both the DB and $Y$ ports are bidirectional I/O ports driven by three-state output buffers with external output enable controls. The $Y$ output buffers are enabled when the $\overline{O E}_{Y}$ input is LOW and are in the high $Z$ state when $\overline{O E}_{Y}$ is HIGH. The DB output buffers are enabled when the $\overline{O E}_{B}$ input is LOW. The zero, $Z$ pin is an
open drain I/O that can be wire-OR'ed between slices. As an output it can be used as a zero detect status flag and generally indicates that the $Y_{0-3}$ pins are all LOW. Table 5 defines the exact signal functions.

## INSTRUCTION DECODER

The Instruction Decoder generates the required internal control signals relative to the nine instruction inputs, $I_{0-8}$, the instruction Enable input, IEN, the $\overline{\text { LSS }}$ input, and the WRITE/ $\overline{M S S}$ input/output.

When an instruction which writes data into the RAM is being performed, the $\overline{W R I T E}$ output is LOW. Reference Table 3 and 4 for proper pin operation. When IEN is HIGH, the WRITE output is forced HIGH and the Q register and Sign Compare Flip-Flop contents are preserved. When IEN is LOW, the $\overline{\text { WRITE output is }}$ enabled and the Q register and Sign Compare Flip-Flop can be written according to the IDT39C03s instruction. The Sign Compare Flip-Flop is an on-chip flip-flop which is used during a divide operation. See Figure 2.


Figure 2. Sign Compare Flip-Fiop

## SLICE POSITION PROGRAMMING

When the LSS input is LOW, the device becomes the least significant slice and enables the WRITE output signal onto the $\overline{\text { WRITE }} / \overline{\mathrm{MSS}}$ bidirectional I/O pin. When the $\overline{\mathrm{LSS}}$ input is HIGH, the $\overline{\text { WRITE }} / \overline{\text { MSS }}$ pin becomes an input which when HIGH programs the slice to operate as an intermediate slice (IS). Connecting it LOW programs the slice to operate as a most significant slice (MSS). The $\overline{\text { WRITE }} / \overline{M S S}$ pin must be tied HIGH via a pull-up resistor. $\overline{\mathrm{WRITE}} / \overline{\mathrm{MSS}}$ and $\overline{\mathrm{LSS}}$ should not be connected together.

## SPECIAL FUNCTIONS

Nine special functions are provided on the IDT39C03s which make possible the implementation of the following operations:

- Single and Double Length Normalization
- Two's Complement Division
- Unsigned and Two's Complement Multiplication
- Conversion Between Two's Complement and Sign/Magnitude Representation
- Incrementation by One or Two

Adjusting a single-precision or double-precision floating point number in order to bring its mantissa within a specified range can be performed using the single-length and double-length normalization operations. Three special functions can be used to perform a two's complement, non-restoring divide operation. They provide single and double-precision divide operations and can be performed in " $n$ " clock cycles (where " $n$ " is the number of bits in the quotient).

The unsigned multiply special function and the two two's
complement multiply special functions can be used to multiply two n-bit, unsigned or two's complement numbers, respectively, in n clock cycles. During the last cycle of the two's complement multiplication, a conditional subtraction, rather than addition, is performed due to the fact that the sign bit of the multiplier carries negative weight.
The sign/magnitude-two's complement special function can
be used to convert number representation systems. A number expressed in sign/magnitude representation can be converted to the two's complement representation, and vice-versa, in one clock cycle.

Incrementing an unsigned or two's complement number by one or two is easily accomplished using the increment by one or two special function.

TABLE 3.
ALU DESTINATION CONTROL FOR $\mathrm{I}_{0}$ OR $\mathrm{I}_{1}$ OR $\mathrm{I}_{\mathbf{2}} \mathrm{OR}_{\mathrm{I}_{3}}=\mathrm{HIGH}, \overline{\mathrm{I} E N}=$ LOW

| $\begin{array}{llll}I_{8} & l_{7} & I_{6} & I_{5}\end{array}$ |  |  |  | $\begin{array}{\|l\|} \text { HEX } \\ \text { CODE } \end{array}$ | ALU SHIFTER FUNCTION | $\mathrm{SIO}_{3}$ |  | $\mathrm{Y}_{3}$ |  | $\mathrm{Y}_{2}$ |  | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{0}$ | $\mathrm{SIO}_{0}$ | WRITE | Q REG \& SHIFTER FUNCTION | $\mathrm{OlO}_{3}$ | $\mathrm{QIO}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MOST SIG. SLICE |  | OTHER SLICES | MOST SIG. SLICE | OTHER SLICES | MOST SIG. SLICE | OTHER SLICES |  |  |  |  |  |  |  |
|  | L | L |  |  | 0 | Arith. F/2 $\rightarrow Y$ | Input | Input | $\mathrm{F}_{3}$ | $\mathrm{SIO}_{3}$ | $\mathrm{SIO}_{3}$ | $F_{3}$ | $\mathrm{F}_{2}$ | $F_{1}$ | $\mathrm{F}_{0}$ | L | Hold | z | z |
|  | L | L |  | 1 | Log. $\mathrm{F} / 2 \rightarrow \mathrm{Y}$ | Input | Input | $\mathrm{SIO}_{3}$ | $\mathrm{SIO}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ | L | Hold | z | z |
|  | L | H |  | 2 | Arith. F/2 $\rightarrow Y$ | Input | Input | $F_{3}$ | $\mathrm{SIO}_{3}$ | $\mathrm{SIO}_{3}$ | $F_{3}$ | $F_{2}$ | $F_{1}$ | $F_{0}$ | L | $\begin{aligned} & \text { Log. } Q / \\ & 2 \rightarrow Q \end{aligned}$ | Input | $Q_{0}$ |
|  | L | H |  | 3 | Log. $\mathrm{F} / 2 \rightarrow \mathrm{Y}$ | Input | Input | $\mathrm{SIO}_{3}$ | $\mathrm{SIO}_{3}$ | $F_{3}$ | $F_{3}$ | $F_{2}$ | $F_{1}$ | $F_{0}$ | L | $\begin{aligned} & \text { Log. } Q / \\ & 2 \rightarrow Q \end{aligned}$ | Input | $Q_{0}$ |
|  | H | L |  | 4 | $\mathrm{F} \rightarrow \mathrm{Y}$ | Input | Input | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{2}$ | $F_{1}$ | $F_{0}$ | Parity | L | Hold | Z | z |
|  | H | 1 |  | 5 | $F \rightarrow Y$ | Input | Input | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{2}$ | $F_{1}$ | F0 | Parity | H | $\begin{aligned} & \text { Log. } Q / \\ & 2 \rightarrow Q \end{aligned}$ | Input | $Q_{0}$ |
|  | H | H |  | 6 | $F \rightarrow Y$ | Input | Input | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $F_{2}$ | $F_{1}$ | $F_{0}$ | Parity | H | $F \rightarrow \mathrm{Q}$ | z | z |
|  | H | H |  | 7 | $F \rightarrow Y$ | input | Input | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{2}$ | $F_{1}$ | $F_{0}$ | Parity | L | $F \rightarrow \mathrm{Q}$ | z | z |
| H | L | L |  | 8 | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $F_{2}$ | $F_{1}$ | $F_{1}$ | $F_{0}$ | $\mathrm{SIO}_{0}$ | Input | L | Hold | Z | z |
|  | L | L |  | 9 | Log. 2F $\rightarrow Y$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{2}$ | $F_{1}$ | $F_{1}$ | $F_{0}$ | $\mathrm{SIO}_{0}$ | Input | L | Hold | Z | Z |
|  | L | H |  | A | Arith. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{2}$ | $F_{3}$ | $\mathrm{F}_{3}$ | $F_{2}$ | $F_{1}$ | $F_{1}$ | $F_{0}$ | $\mathrm{SIO}_{0}$ | Input | L | Log. $2 Q \rightarrow Q$ | $\mathrm{Q}_{3}$ | Input |
|  | L | H |  | B | Log. $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{3}$ | $F_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{2}$ | $F_{1}$ | $F_{1}$ | $F_{0}$ | $\mathrm{SIO}_{0}$ | Input | L | $\begin{aligned} & \text { Log. } \\ & 2 \mathrm{Q} \rightarrow \mathrm{Q} \end{aligned}$ | $Q_{3}$ | Input |
|  | H | L |  | C | $\mathrm{F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{2}$ | $F_{1}$ | $F_{0}$ | Z | H | Hold | Z | z |
|  | H | L |  | D | $\mathrm{F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{3}$ | $F_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $F_{2}$ | $F_{2}$ | $F_{1}$ | $F_{0}$ | Z | H | $\begin{aligned} & \text { Log. } \\ & 2 \mathrm{Q} \rightarrow \mathrm{Q} \end{aligned}$ | $Q_{3}$ | Input |
|  | H | H |  | E | $\begin{aligned} & \mathrm{SIO}_{0} \rightarrow Y_{0}, \\ & Y_{1}, Y_{2}, Y_{3} \\ & \hline \end{aligned}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{0}$ | Input | L | Hold | Z | Z |
|  | H | H |  | $F$ | $\mathrm{F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{2}$ | $F_{1}$ | $F_{0}$ | z | L | Hold | z | z |
| $\begin{aligned} & \text { Parity }=F_{3} \nabla F_{2} \nabla F_{1} \nabla F_{0} \nabla \mathrm{SIO}_{3} \\ & \nabla=\text { Exclusive OR } \end{aligned}$ |  |  |  |  |  | $\begin{array}{ll}L=\text { LOW } & Z=\text { High } \\ H=\text { HIGH } & \end{array}$ |  | mpedance |  |  |  |  |  |  |  |  |  |  |

TABLE 4.
SPECIAL FUNCTIONS FOR $I_{\mathbf{4}}=I_{3}=I_{2}=I_{1}=I_{0}=$ LOW (Note 4)

| $\begin{gathered} \text { (HEX) } \\ \mathrm{I}_{8,7,6,5} \end{gathered}$ | SPECIAL FUNCTION | ALU FUNCTION | ALU SHIFTER FUNCTION | $\mathrm{SIO}_{3}$ |  | $\mathrm{SIO}_{0}$ | Q REG \& SHIFTER FUNCTION | $\mathrm{QIO}_{3}$ | $\mathrm{QIO}_{0}$ | WRITE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MOST SIG. SLICE | OTHER SLICES |  |  |  |  |  |
| 0 | Unsigned Multiply | $\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=R+S+C_{n} \text { if } Z=H \end{aligned}$ | $\begin{aligned} & \log \mathrm{F} / 2 \rightarrow \mathrm{Y} \\ & (\text { Note 1) } \end{aligned}$ | Z | Input | $\mathrm{F}_{0}$ | $\underset{\rightarrow Q}{\log Q / 2}$ | Input | $Q_{0}$ | L |
| 1 | (Note 5) |  |  |  |  |  |  |  |  |  |
| 2 | Two's Complement Multiply | $\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=R+S+C_{n} \text { if } Z=H \end{aligned}$ | $\begin{aligned} & \text { Log F/2 } \rightarrow Y \\ & \text { (Note 2) } \end{aligned}$ | Z | Input | $F_{0}$ | $\underset{\rightarrow Q}{\log Q / 2}$ | Input | $\mathrm{Q}_{0}$ | L |
| 3 | (Note 5) |  |  |  |  |  |  |  |  |  |
| 4 | Increment by One or Two | $F=S+1+C_{n}$ | $F \rightarrow Y$ | Input | Input | Parity | Hold | Z | Z | L |
| 5 | Sign/Magnitude Two's Complement | $\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=S+C_{n} \text { if } Z=H \end{aligned}$ | $\begin{aligned} & \mathrm{F} \rightarrow \mathrm{Y} \\ & \text { (Note 3) } \end{aligned}$ | Input | Input | Parity | Hold | Z | Z | L |
| 6 | Two's Complement Multiply. Last Cycle | $\begin{aligned} & F=S+C_{n} \text { if } Z=L \\ & F=S-R-1+C_{n} \\ & \text { if } Z=H \end{aligned}$ | $\log \mathrm{F} / 2 \rightarrow \mathrm{Y}$ <br> (Note 2) | Z | Input | $F_{0}$ | $\underset{\mathrm{Log}}{\mathrm{Log}} \mathrm{Q}$ | Input | $Q_{0}$ | L |
| 7 | (Note 5) |  |  |  |  |  |  |  |  |  |
| 8 | Single Length Normalize | $F=S+C_{n}$ | $\mathrm{F} \rightarrow \mathrm{Y}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{3}$ | Z | $\underset{\rightarrow Q}{\log ^{2} Q}$ | $\mathrm{Q}_{3}$ | Input | L |
| 9 | (Note 5) |  |  |  |  |  |  |  |  |  |
| A | Double Length Normalize and First Divide Op | $F=S+C_{n}$ | Log $2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $\mathrm{R}_{3} \nabla \mathrm{~F}_{3}$ | $F_{3}$ | Input | $\underset{\sim}{\log 2 Q}$ | $\mathrm{Q}_{3}$ | Input | L |
| B | (Note 5) |  |  |  |  |  |  |  |  |  |
| C | Two's Complement Divide | $\begin{aligned} & F=S+R+C_{n} \text { if } Z=L \\ & F=S-R-1+C_{n} \\ & \text { if } Z=H \end{aligned}$ | $\log 2 \mathrm{~F} \rightarrow \mathrm{Y}$ | $\overline{R_{3} \nabla F_{3}}$ | $\mathrm{F}_{3}$ | Input | $\underset{\rightarrow Q}{\log 2 Q}$ | $Q_{3}$ | Input | L |
| D | (Note 5) |  |  |  |  |  |  |  |  |  |
| E | Two's Complement Divide Correction and Remainder | $\begin{aligned} & F=S+R+C_{n} \text { if } Z=L \\ & F=S-R-1+C_{n} \\ & \text { if } Z=H \end{aligned}$ | $\mathrm{F} \rightarrow \mathrm{Y}$ | $F_{3}$ | $F_{3}$ | Z | $\begin{aligned} & \log 2 Q \\ & \rightarrow Q \end{aligned}$ | $Q_{3}$ | Input | L. |
| F | (Note 5) |  |  |  |  |  |  |  |  |  |

## NOTES:

1. At the most significant slice only, the $C_{n+4}$ signal is internally gated to the $Y_{3}$ output.
2. At the most significant slice only, $F_{3} \nabla$ OVR is internally gated to the $Y_{3}$ output.
3. At the most significant slice only, $S_{3} \nabla F_{3}$ is generated at the $Y_{3}$ output.
4. The Q Register cannot be used explicitly as an operand for any Special Functions. It is defined implicitly within the functions.
5. Not valid.
L = LOW
$Z \quad$ = High-Impedance
$H=H I G H$
X = Don't Care
$\nabla \quad=$ Exclusive OR
Parity $=\mathrm{SIO}_{3} \nabla \mathrm{~F}_{3} \nabla \mathrm{~F}_{2} \nabla \mathrm{~F}_{1} \nabla \mathrm{~F}_{0}$

## TABLE 5. IDT39C03A STATUS OUTPUTS

| $\begin{gathered} \left(\begin{array}{c} \mathrm{HEX} \\ \mathrm{I}_{8-5} \end{array}\right. \\ \hline \end{gathered}$ | $\begin{gathered} \left(\begin{array}{c} \mathrm{HEX} \\ \mathrm{I}_{4-1} \\ \hline \end{array}\right) \\ \hline \end{gathered}$ | $I_{0}$ | $\begin{gathered} G_{1} \\ (\mathbf{i}=0 \text { to 3) } \end{gathered}$ | $\begin{gathered} P_{1} \\ (i=0 \text { to } 3) \end{gathered}$ | $C_{n+4}$ | $\overline{\text { P/OVR }}$ |  | $\overline{\mathbf{G}} / \mathbf{N}$ |  | $\mathbf{Z}\left(\overline{O E}_{Y}=\right.$ LOW $)$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MOST SIG. SLICE | OTHER SLICES | MOST SIG. SLICE | OTHER SLICES | MOST SIG. SLICE | INTERMEDIATE SLICE | LEAST SIG. SLICE |
| X | 0 | H | 0 | 1 | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | 1 | X | $\bar{R}_{i} \wedge S_{i}$ | $\bar{R}_{i} \vee S_{i}$ | $\mathrm{G} \vee \mathrm{PC}_{\mathrm{n}}$ | $\begin{gathered} C_{n+3} \nabla \\ C_{n+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\bar{G}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | 2 | X | $\mathrm{R}_{\mathrm{i}} \wedge \bar{S}_{\mathrm{i}}$ | $\mathrm{R}_{\mathrm{i}} \vee \bar{S}_{\mathrm{i}}$ | $G \vee P C_{n}$ | $\begin{gathered} \mathrm{C}_{n+3} \nabla \\ \mathrm{C}_{\mathrm{n}+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | 3 | X | $\mathrm{R}_{\mathrm{i}} \wedge \mathrm{S}_{\mathrm{i}}$ | $\mathrm{R}_{\mathrm{i}} \vee \mathrm{S}_{\mathrm{i}}$ | $G \vee P C_{n}$ | $\begin{gathered} C_{n+3} \nabla \\ C_{n+4} \\ \hline \end{gathered}$ | $\overline{\text { ¢ }}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{\gamma}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | 4 | X | 0 | $\mathrm{S}_{\mathrm{i}}$ | $G \vee P C_{n}$ | $\begin{gathered} \mathrm{C}_{n+3} \nabla \\ \mathrm{C}_{n+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | 5 | X | 0 | $\overline{\mathbf{S}}_{\mathrm{i}}$ | $\mathrm{G} \vee P \mathrm{C}_{\mathrm{n}}$ | $\begin{gathered} \mathrm{C}_{n+3} \nabla \\ \mathrm{C}_{\mathrm{n}+4} \\ \hline \end{gathered}$ | $\overline{\text { P }}$ | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | 6 | X | 0 | $\mathrm{R}_{\mathrm{i}}$ | $\mathrm{G} \vee \mathrm{PC}_{\mathrm{n}}$ | $\begin{gathered} \mathrm{C}_{\mathrm{n}+3} \mathrm{~V} \\ \mathrm{C}_{\mathrm{n}+4} \\ \hline \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| x | 7 | X | 0 | $\bar{R}_{i}$ | GVPC ${ }_{\text {n }}$ | $\begin{gathered} \mathrm{C}_{\mathrm{n}+3} \nabla \\ \mathrm{C}_{n+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | 8 | x | 0 | 1 | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{Y_{2}} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| x | 9 | x | $\bar{R}_{i} \wedge S_{i}$ | 1 | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\bar{G}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{Y} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | A | x | $\mathrm{R}_{\mathrm{i}} \wedge \mathrm{S}_{\mathrm{i}}$ | $\mathrm{R}_{\mathrm{i}} \vee \mathrm{S}_{\mathrm{i}}$ | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{Y} \bar{Y}_{3}$ |
| X | B | $x$ | $\bar{R}_{i} \wedge S_{i}$ | $\mathrm{R}_{\mathrm{i}} \vee \mathrm{S}_{\mathrm{i}}$ | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | C | $x$ | $\mathrm{R}_{\mathrm{i}} \wedge \mathrm{S}_{\mathrm{i}}$ | 1 | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{Y} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | D | x | $\bar{R}_{i} \wedge \bar{S}_{i}$ | 1 | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| X | E | X | $\mathrm{R}_{\mathrm{i}} \wedge \mathrm{S}_{\mathrm{i}}$ | 1 | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{Y} \bar{Y}_{3}$ |
| X | F | x | $\overline{\mathrm{R}}_{\mathrm{i}} \wedge \bar{S}_{\mathrm{i}}$ | 1 | 0 | 0 | 0 | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| 0 | 0 | L | $\begin{gathered} 0 \text { if } Z=L \\ R_{i} \wedge S_{i} \text { if } \\ Z=H \end{gathered}$ | $\begin{gathered} S_{i} \text { if } Z=L \\ R_{i} V S_{i} \text { if } \\ Z=H \end{gathered}$ | $\mathrm{GVPC} \mathrm{n}_{n}$ | $\begin{gathered} C_{n+3} \nabla \\ C_{n+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | Input | Input | $Q_{0}$ |
| 1 | 0 | L | (Note 6) | - | - | - | - | - | - | - | - | - |
| 1 | 8 | L | (Note 6) | - | - | - | - | - | - | - | - | - |
| 2 | 0 | L | $\begin{gathered} 0 \text { if } Z=L \\ R_{i} \wedge S_{i} \text { if } \\ Z=H \end{gathered}$ | $\begin{gathered} S_{i} \text { if } Z=L \\ R_{i} V S_{i f} \text { if } \\ Z=H \end{gathered}$ | $G \vee P C_{n}$ | $\underset{C_{n+4}}{C_{n+3} \nabla}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | Input | Input | $\mathrm{Q}_{0}$ |
| 3 | 0 | L | (Note 6) | - | - | 一, | - | - | - | - | - | - |
| 4 | 0 | L | (Note 1) | (Note 2) | $\mathrm{G} \vee \mathrm{PC}_{\mathrm{n}}$ | $\begin{gathered} \mathrm{C}_{\mathrm{n}+3} \nabla \\ \mathrm{C}_{\mathrm{n}+4} \mathrm{C} \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ | $\bar{Y}_{0} \bar{Y}_{1} \bar{Y}_{2} \bar{Y}_{3}$ |
| 5 | 0 | L | 0 | $\begin{aligned} & S_{i} \text { if } Z=L \\ & \bar{S}_{\text {; }} \text { if } Z=H \end{aligned}$ | $G \vee P C_{n}$ | $\begin{gathered} C_{n+3} \nabla \\ C_{n+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $\begin{gathered} F_{3} \text { if } Z=L \\ F_{3} \nabla S_{3} \text { if } \\ Z=H \end{gathered}$ | $\overline{\mathrm{G}}$ | $S_{3}$ | Input | Input |
| 6 | 0 | L | $\begin{aligned} & 0 \text { if } Z=L \\ & \bar{R}_{i} \wedge S_{i} \text { if } \\ & Z=H \end{aligned}$ | $\begin{gathered} S_{i} \text { if } Z=L \\ R_{i} \vee S_{i} \text { if } \\ Z=H \end{gathered}$ | $G \vee P C_{n}$ | $\begin{gathered} C_{n+3} \nabla \\ C_{n+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | Input | Input | $Q_{0}$ |
| 7 | 0 | L | (Note 6) |  |  |  |  |  |  |  |  |  |
| 8 | 0 | L | 0 | $\mathrm{S}_{\mathrm{i}}$ | (Note 3) | $\mathrm{Q}_{2} \nabla \mathrm{Q}_{1}$ | $\overline{\mathrm{P}}$ | $Q_{3}$ | $\overline{\mathrm{G}}$ | $\overline{\mathrm{Q}}_{0} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3}$ | $\overline{\mathrm{Q}}_{0} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3}$ | $\overline{\mathrm{Q}}_{0} \overline{\mathrm{O}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3}$ |
| 9 | 0 | L | (Note 6) | - | - | - | - | - | - | - | - | - |
| 9 | 8 | L | (Note 6) | - | - | - | - | - | - | - | - | - |
| A | 0 | L | 0 | $\mathrm{S}_{\mathrm{i}}$ | (Note 4) | $\mathrm{F}_{2} \nabla \mathrm{~F}_{1}$ | $\overline{\mathrm{P}}$ | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | (Note 5) | (Note 5) | (Note 5) |
| B | 0 | L | (Note 6) | - | - | - | - | - | - | - | - | - |
| C | 0 | L | $\begin{gathered} R_{i} \wedge S_{i} \text { if } \\ Z=L \\ \bar{R}_{i} \wedge S_{i} \text { if } \\ Z=H \end{gathered}$ | $\begin{gathered} R_{i} \vee S_{i} \text { if } \\ Z=L \\ \bar{R}_{i} \vee S_{i} \text { if } \\ Z=H \end{gathered}$ | $G \vee P C_{n}$ | $\begin{gathered} \mathrm{C}_{\mathrm{n}+3} \nabla \\ \mathrm{C}_{\mathrm{n}+4} \end{gathered}$ | $\overline{\mathrm{P}}$ | $F_{3}$ | $\overline{\mathrm{G}}$ | Sign Compare FF Output | Input | Input |
| D | 0 | L | (Note 6) | - | - | - | - | - | - | - | - | - |
| E | 0 | L | $\begin{aligned} & R_{i} \wedge S_{i} \text { if } \\ & Z=L \\ & \bar{R}_{i} \wedge S_{;} \text {if } \\ & Z=H \end{aligned}$ | $\begin{aligned} & R_{i} \vee S_{i} \text { if } \\ & Z=L \\ & \bar{R}_{i} \vee S_{i f} \text { if } \\ & Z=H \end{aligned}$ | $\mathrm{G} \vee \mathrm{PC}_{n}$ | $\begin{gathered} \mathrm{C}_{\mathrm{n}+3} \nabla \\ \mathrm{C}_{\mathrm{n}+4} \mathrm{\nabla} \end{gathered}$ | $\overline{\text { P }}$ | $\mathrm{F}_{3}$ | $\overline{\mathrm{G}}$ | Sign Compare FF Output | Input | Input |
| F | 0 | L | (Note 6) | - | - | - | - | - | - | - | - | - |

## NOTES

1. If $\overline{L S S}$ is LOW, $G_{0}=S_{0}$ and $G_{1,2,3}=0$. If $\overline{\mathrm{LSS}}$ is $\mathrm{HIGH}, \mathrm{G}_{0,1,2,3}=0$
2. If $\overline{L S S}$ is LOW, $P_{0}=1$ and $P_{1,2,3}=S_{1,2,3}$. If $\overline{\operatorname{LSS}}$ is HIGH $P_{1}=S_{1}$.
$L=L O W=0$
3. At the most significant slice, $C_{n+4}=Q_{3} \nabla Q_{2}$. At other slices, $C_{n+4}=G \vee P C_{n}$
$H=H I G H=1$
4. At the most significant slice, $C_{n+4}=F_{3} \nabla F_{2}$. At other slices, $C_{n+4}=G \vee P C_{n}$
5. $\mathrm{Z}=\overline{\mathrm{Q}}_{0} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3} \overline{\mathrm{~F}}_{0} \bar{F}_{1} \bar{F}_{2} \overline{\mathrm{~F}}_{3}$.
$V=O R$
$\nabla=$ EXCLUSIVE OR
$P=P_{3} P_{2} P_{1} P_{0}$
$G=G_{3} \vee G_{2} P_{3} \vee G_{1} P_{2} P_{3} \vee G_{0} P_{1} P_{2} P_{3}$
$C_{n+3}=G_{2} \vee G_{1} P_{2} \vee G_{0} P_{1} P_{2} \vee C_{n} P_{0} P_{1} P_{2}$

Shown below is a circuit diagram for a 16-bit application using four IDT39C03s, one IDT39C02 and a status shift control device. This application has four key speed paths which are defined below:

1. Microcycle TIme (TCHCH)

Minimum elapsed time between a LOW-to-HIGH clock transition and the next LOW-to-HIGH clock transition.
2. Data Setup Time (TDVCH)

Minimum allowable time between valid data on the D inputs and the clock LOW-to-HIGH transition.
3. D to Y (TDVYV)

Maximum time needed to receive valid $Y$ output data after the D inputs are valid.
4. CP to $Y$ (TCHYV)

Maximum time required to obtain valid $Y$ outputs after a clock LOW-to-HIGH transition.

## TIME IN NANOSECONDS

 OVER COMMERCIAL OPERATING RANGE| CYCLE | TCHCH |  |  | TDVCH | TDVYV | TCHYV |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | A | B | A | B | A | B |
| Logic | 99 | - | 79 | - | 59 | - | 81 | - |
| Logic Rotate | 118 | - | 99 | - | 79 | - | 98 | - |
| Arithmetic | 130 | - | 109 | - | 91 | - | 112 | - |
| Multiply | 152 | - | 113 | - | 95 | - | 135 | - |
| Divide | 139 | - | 113 | - | 95 | - | 121 | - |



TIMING WAVEFORM FOR DATA ${ }_{I N}$, CLOCK AND Y OUTPUT


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5^{(3)}$ to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $\mathrm{P}_{\mathrm{T}}$ maximum can only be achieved by excessive $\mathrm{I}_{\mathrm{OL}}$ or ${ }^{\mathrm{I}} \mathrm{OH}$.
3. $V_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C C}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{L C}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS(1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level( ${ }^{(4)}$ |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level (4) |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Off State (High Impedance) Output Current | $V_{C C}=$ Max | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 40 |  |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}{ }^{(3)}$ |  | -30 | - | -130 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

## DC ELECTRICAL CHARACTERISTICS (Cont'd)

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CCOH}}$ | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ (CMOS Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{CP}}=0, \mathrm{CP}=\mathrm{H} \end{aligned}$ |  | - | - | - | mA |
| $\mathrm{I}_{\text {ccol }}$ | Quiescent Power Supply Current $C P=L$ (CMOS Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\text {IN }}, V_{I N} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{CP}}=0, \mathrm{CP}=\mathrm{L} \end{aligned}$ |  | - | - | - | mA |
| ${ }^{\text {CCT }}$ | Quiescent Input Power Supply(5) Current (per Input @ TTL High) | $\mathrm{V}_{\mathrm{CC}}=$ Max. $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{CP}}=0$ |  | - | - | - | $\mathrm{mA} /$ Input |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { Outputs Open, } \mathrm{OE}=\mathrm{L} \end{aligned}$ | MIL. | - | - | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | - | - |  |
| ${ }^{\text {cc }}$ | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=\text { Max., } \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz} \\ & \text { Outputs Open, } \mathrm{OE}=\mathrm{L} \\ & \mathrm{CP}=50 \% \text { Duty cycle } \\ & \mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | MIL. | - | - | - | mA |
|  |  |  | COM'L. | - | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{O E}=\mathrm{L}$ <br> $C P=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0$ | MIL. | - | 25 | 60 |  |
|  |  |  | COM'L. | - | 25 | 50 |  |

## NOTES:

5. $\mathrm{I}_{\mathrm{CCT}}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $\mathrm{I}_{\mathrm{CCQH}}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{\mathrm{CC}}=I_{\mathrm{CCQH}}\left(\mathrm{CD}_{H}\right)+I_{\mathrm{CCQL}}\left(1-\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+I_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}}\right)$
$C D_{H}=$ Clóck duty cycle high period.
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle $T T L$ high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
$f_{\mathrm{CP}}=$ Clock Input frequency.

## IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03A over the commercial operating range of 0 to $+70^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{CC}}$ from 4.75 to 5.25 V . All data are in nanoseconds, with inputs switching between 0 and 3 V at $1 \mathrm{~V} / \mathrm{ns}$ and measurements made at 1.5 V . All outputs have maximum DC load.

TABLE 6.
CLOCK AND WRITE PULSE
CHARACTERISTICS ALL FUNCTIONS

| Minimum Clock Low Time | 30 ns |
| :--- | :--- |
| Minimum Clock High Time | 30 ns |
| Minimum Time CP and $\overline{\text { WE }}$ both Low to Write | 15 ns |

TABLE 7.
ENABLE/DISABLE TIMES ALL FUNCTIONS

| FROM | TO | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}} \mathrm{F}_{\mathrm{Y}}$ | Y | 25 | 21 |
| $\overline{\mathrm{OE}} \mathrm{B}_{\mathrm{B}}$ | DB | 25 | 21 |
| $\overline{\mathrm{EA}}$ | DA | 25 | 21 |
| $\mathrm{I}_{8}$ | SIO | 25 | 21 |
| $\mathrm{I}_{8}$ | QIO | 38 | 38 |
| $\mathrm{I}_{8,7,6,5}$ | QIO | 38 | 38 |
| $\mathrm{I}_{4,3,2,1,0}$ | QIO | 38 | 38 |
| $\overline{\mathrm{LSS}}$ | $\overline{\mathrm{WR}}$ | 25 | 21 |

NOTE:
$C_{L}=5.0 p F$ for output disable tests. Measurement is made to a 0.5 V change on the output.

## TABLE 8.

SETUP AND HOLD TIMES ALL FUNCTIONS

|  |  | HIGH-TO-LOW |  | LOW-TO-HIGH |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From | With Respect To | Setup | Hold | Setup | Hold | Comments |
| Y | CP | Don't Care | Don't Care | 14 | 3 | Store Y in RAM/Q ${ }^{(1)}$ |
| $\overline{\text { WE HIGH }}$ | CP | 15 |  |  | 0 | Prevent Writing |
| WE LOW | CP | Don't Care | Don't Care | 15 | 0 | Write into RAM |
| A, B Source | CP | 20 | 3 | Don't Care | Don't Care | Latch Data from RAM Out |
| $B$ Destination | CP | 6 |  |  | 3 | Write Data into B Address |
| $\mathrm{QIO}_{0,3}$ | CP | Don't Care | Don't Care | 17 | 3 | Shift Q |
| $\mathrm{I}_{8,7,6,5}$ | CP | 12 | - | 20 | 0 | Write into $\mathrm{Q}^{(2)}$ |
| IEN HIGH | CP | 24 |  |  | 0 | Prevent Writing into Q |
| IEN LOW | CP | Don't Care | Don't Care | 21 | 0 | Write into Q |
| $\mathrm{I}_{4,3,2,1,0}$ | CP | 18 | - | 32 | 0 | Write into $\mathrm{Q}^{(2)}$ |

## NOTES:

1. The internal $Y$-bus to RAM setup condition will be met 5 ns after valid $Y$ output ( $\overline{O E}_{Y}=0$ ).
2. The setup time with respect to $C P$ falling edge is to prevent writing. The setup time with respect to $C P$ rising edge is to enable writing.
3. For all other setup conditions not specified in this table, the setup time should be the delay to stable $Y$ output plus the $Y$ to RAM internal setup time. Even if the RAM is not being loaded, this setup condition ensures valid writing into the $Q$ register and sign compare flip-flop.
4. WE controls writing into the RAM. $\overline{\text { WE controls writing into } Q \text { and, indirectly, controls } \overline{\text { WE }} \text { through the WRITE/MSS output. To prevent writing, IEN and WE must go }}$ HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.
5. $A$ and $B$ addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.
6. Writing occurs when CP and $\overline{\mathrm{WE}}$ are both LOW. The B address should be stable during this entire period.
7. Because $I_{8,7,6,5}$ controls the writing or not writing of data into RAM and $Q$, they should be stable during the entire clock LOW time unless IEN is HIGH, which prevents writing.
8. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on $I_{4,3,2,1,0}$ relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock $L \rightarrow H$ and (2) the sum of the setup time prior to clock $H \rightarrow L$ and the clock LOW time.

IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE
STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | $C_{\text {n }+4}$ | G, P | z | N | OVR | DB | $\overline{\overline{\text { WRITE }} /}$ | $\mathbf{Q 1 O}_{\mathbf{0 , 3}}$ | SIO 0 | $\mathrm{SIO}_{3}$ | $\begin{aligned} & \text { SIO }_{0} \\ & \text { PARITY } \end{aligned}$ |
| A, B Addr | 67 | 55 | 52 | 74 | 61 | 67 | 28 | - | - | 41 | 62 | 78 |
| DA, DB | 58 | 50 | 40 | 65 | 54 | 58 | - | - | - | 35 | 59 | 65 |
| Cn | 33 | 18 | - | 35 | 28 | 26 | - | - | - | 23 | 30 | 38 |
| $\mathrm{I}_{8-0}$ | 64 | 64 | 50 | 72 | 61 | 62 | - | 34 | 26* | $50^{*}$ | $62^{*}$ | 74* |
| CP | 58 | 42 | 43 | 61 | 54 | 58 | 22 | - | 22 | 37 | 54 | 60 |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | 23 | - | - | 29 | - | - | - | - | - | - | 29 | 19 |
| $\overline{\text { MSS }}$ | 44 | - | 44 | 44 | 44 | 44 | - | - | - | 44 | 44 | 44 |
| Y | - | - | - | 17 | - | - | - | - | - | - | - | - |
| $\overline{\text { IEN }}$ | - | - | - | - | - | - | - | 20 | - | - | - | - |
| $\overline{\mathrm{EA}}$ | 58 | 50 | 40 | 65 | 54 | 58 | - | - | - | 35 | 59 | 65 |

NOTES:

1. A "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
Standard Functions: See Table 2 Increment SF 4: F=S +1+Cn
MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

| FROM | то |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\overline{\text { WRITE }}} /$ | $\mathbf{Q I O}_{0,3}$ | $\mathrm{SIO}_{0}$ |
| A, B Addr | MSS | 67 | @ | - | - | @ | @ | @ | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | - | @ |
| DA, DB | MSS | 58 | @ | - | - | @ | @ | - | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | - | - | - | @ |
| $\mathrm{C}_{\mathrm{n}}$ | MSS | 35 | @ | - | - | @ | @ | - | - | - | @ |
|  | IS | @ | @ | - | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | - | - | - | - | - | - | @ |
| $\mathrm{I}_{8-0}$ | MSS | 94 | 75 | - | - | 88 | 88 | - | - | @ | 73* |
|  | is | 94 | 75 | 71 | - | - | - | - | - | @ | 73* |
|  | LSS | 94 | 75 | 71 | 30 | - | - | - | @ | @ | $73^{*}$ |
| CP | MSS | 58 | @ | - | - | @ | @ | @ | - | @ | @ |
|  | IS | @ | @ | @ | - | - | - | @ | - | @ | @ |
|  | LSS | 90 | 71 | 67 | 26 | - | - | @ | - | @ | 69 |
| Z | MSS | 64 | 45 | - | - | 58 | 58 | - | - | - | 43 |
|  | IS | 64 | 45 | 41 | - | - | - | - | - | - | 43 |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | @ | - | - | - | - | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.
```
Unsigned Multiply
SF 0:F=S + Cn if Z = 0
    F=S+R+Cn if Z=1
    Y = Log. F/2
    Q=Log. Q/2
    Y}=\mp@subsup{C}{n+4}{(MSS)
    Z = Q (LSS)
```

Two's Complement Multiply

```
Two's Complement Multiply
SF 2: F=S + Cn if Z = 0
SF 2: F=S + Cn if Z = 0
    F=R+S + Cn if Z=1
```

    F=R+S + Cn if Z=1
    ```
\(Y=\) Log. \(F / 2\)
\(\mathrm{Q}=\) Log. \(\mathrm{Q} / 2\)
\(Y_{3}=F_{3} \oplus O V R\) (MSS)
\(Z=Q_{0}\) (LSS)
```

Two's Complement Multiply Last Cycle
SF 6: $F=S+C n$ if $Z=0$
$F=S+R+C n$ if $Z=1$
$Y=$ Log. $F / 2$
$\mathrm{Q}=$ Log. $\mathrm{Q} / 2$
$Y_{3}=O V R \oplus(M S S)$
$Z=Q_{0}$ (LSS)

## IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

| FROM | TO |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $\mathrm{C}_{\mathrm{n}+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\text { WR }}$ | $\mathbf{Q I O}_{0,3}$ | $\mathbf{S I O} 0$ |
| A, B Addr | MSS | @ | 72/@ | - | 78/- | 68 | 67 | @ | - | - | 71 |
|  | IS | @ | @ | @ | @/- | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | @/- | - | - | @ | - | - | @ |
| DA, DB | MSS | @ | 66/@ | - | 66/- | 55 | 58 | - | - | - | 61 |
|  | IS | @ | @ | @ | @/- | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | @/- | - | - | - | - | - | @ |
| $\mathrm{C}_{n}$ | MSS | @ | 37/@ | - | 41- | 31 | 29 | - | - | - | 36 |
|  | IS | @ | @ | - | @/- | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | @/- | - | - | - | - | - | @ |
| $1_{8-0}$ | MSS | 72/96 | 89/79 | - | 80/33 | 71/91 | 69/91 | - | - | @ | 76/98* |
|  | IS | 72/96 | 69/79 | 56/79 | 80/- | - | - | - | - | @ | 75/98* |
|  | LSS | 72/96 | 69/79 | 56/79 | 80/- | - | - | - | @ | @ | 75/98* |
| CP | MSS | @/91 | 51/74 | - | 67/28 | 55/74 | 58/74 | @ | - | @ | 61/93 |
|  | IS | @ | @ | @ | @/- | - | - | @ | - | @ | @ |
|  | LSS | @ | @ | @ | @/- | - | - | @ | - | @ | @ |
| z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | -/63 | -/46 | -/46 | - | - | - | - | - | - | -/65 |
|  | LSS | -/63 | -/46 | -/46 | - | - | - | - | - | - | -/65 |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | @ | - | - | - | - | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.
4. If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's complement divide correction.

Double Length Normalize and First Divide Op
SF A: F = S + Cn
$Y=$ Log. $2 F$
$Q=\log .2 Q$
$\mathrm{SIO}_{3}=\mathrm{F}_{3} \oplus \mathrm{R}_{3}$ (MSS)
$\mathrm{C}_{\mathrm{n}+4}=\mathrm{F}_{3} \oplus \mathrm{~F}_{2}$ (MSS)
OVR $=F_{2} \oplus F_{1}(M S S)$
$Z=\mathbb{Q}_{0} \bar{Q}_{1} \mathrm{Q}_{2} \overline{\mathrm{Q}}_{3} \overline{\mathrm{~F}}_{0} \bar{F}_{1} \bar{F}_{2} \overline{\mathrm{~F}}_{3}$

Two's Complement Divide SF C: $F=R+S+C n$ if $Z=0$
$F=S-R-1+C n$ if $Z=1$
$Y=$ Log. $2 F$
$Q=$ Log. $2 Q$
$\mathrm{SIO}_{3}=\overline{\mathrm{F}_{3} \oplus \mathrm{R}_{3}}$ (MSS)
$Z=\overline{F_{3} \oplus R_{3}}$ (MSS) from previous cycle

Two's Complement Divide Correction and Remainder
SF $\mathrm{E}: \mathrm{F}=\mathrm{R}+\mathrm{S}+\mathrm{Cn}$ if $\mathrm{Z}=\mathbf{0}$
$F=S-R-1+C n$ if $Z=1$
$Y=F$
$Q=\log .2 Q$
$Z=\overline{F_{3} \oplus R_{3}}$ (MSS) from previous cycle

IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

| FROM | то |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $\mathrm{C}_{\text {n }+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\text { WRITE }}$ | $\mathrm{QIO}_{0,3}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | 97 | 81 | - | 42 | 89 | 89 | @ | - | - | 102 |
|  | IS | @ | @ | @ | - | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | - | @ |
| DA, DB | MSS | 94 | 76 | - | 37 | 84 | 84 | - | - | - | 97 |
|  | IS | @ | @ | @ | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | - | - | - | @ |
| $C_{n}$ | MSS | 33 | @ | - | - | 32 | 27 | - | - | - | @ |
|  | IS | @ | @ | - | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | - | - | - | - | - | - | @ |
| $\mathrm{I}_{8-0}$ | MSS | 85 | 67 | - | 28 | 82 | 73 | - | - | @ | 88* |
|  | is | 85 | 67 | 63 | - | - | - | - | - | @ | 88* |
|  | LSS | 85 | 67 | 63 | - | - | - | - | @ | @ | 88* |
| CP | MSS | 94 | 76 | - | 37 | 84 | 84 | @ | - | @ | 97 |
|  | IS | @ | @ | @ | - | - | - | @ | - | @ | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | @ | @ |
| z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | 57 | 39 | 35 | - | - | - | - | - | - | 60 |
|  | LSS | 57 | 39 | 35 | - | - | - | - | - | - | 60 |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | @ | - | - | - | - | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 5: $F=S+C n$ if $Z=0$
$F=\bar{S}+C n$ if $Z=1$
$Y_{3}=S_{3} \oplus F_{3}$ (MSS)
$Z=S_{3}$ (MSS)
$Q=Q$
$N=F_{3}$ if $Z=0$

$$
N=F_{3} \oplus S_{3} \text { if } Z=1
$$

## IDT39C03A GUARANTEED COMMERCIAL RANGE PERFORMANCE SINGLE LENGTH NORMALIZATION (SF 8)

| FROM | то |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slice | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\overline{\text { WRITE }} /}$ | $\mathbf{Q 1 O}_{\mathbf{0 , 3}}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | @ | - | - | - | - | - | @ | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | - | @ |
| DA, DB | MSS | @ | - | - | - | - | - | - | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | - | - | - | @ |
| $C_{n}$ | MSS | @ | - | - | - | - | - | - | - | - | @ |
|  | IS | @ | @ | - | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | - | - | - | - | - | - | @ |
| $1_{8-0}$ | MSS | 64 | 37 | - | 29 | 24 | 24 | - | - | @ | 62* |
|  | IS | 64 | 64 | 50 | 29 | - | - | - | - | @ | 62* |
|  | LSS | 64 | 64 | 50 | 29 | - | - | - | @ | @ | 62* |
| CK | MSS | @ | 29 | - | 26 | 26 | 29 | @ | - | @ | @ |
|  | IS | @ | @ | @ | 26 | - | - | @ | - | @ | @ |
|  | LSS | @ | @ | @ | 26 | - | - | @ | - | @ | @ |
| Z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | @ | - | - | - | - | - | - | - | - | - |

NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 8: $F=S+C n$
$N=Q_{3}$ (MSS)
$Y=F$
$Q=$ LOG. $2 Q$

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{n}+4}=\mathrm{Q}_{3} \oplus \mathrm{Q}_{2} \text { (MSS) } \\
& \mathrm{Z}=\overline{\mathrm{Q}}_{0} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{Q}}_{3}
\end{aligned}
$$

## IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03A over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ with $V_{C C}$ from 4.5 to 5.5 V . All data are in nanoseconds, with inputs switching between 0 and 3 V at $1 \mathrm{~V} / \mathrm{ns}$ and measurements made at 1.5 V . All outputs have maximum DC load.

TABLE 9.
CLOCK AND WRITE PULSE
CHARACTERISTICS ALL FUNCTIONS

| Minimum Clock Low Time | 30ns |
| :--- | :---: |
| Minimum Clock High Time | 30ns |
| Minimum Time CP and $\overline{\text { WE }}$ both Low to Write | 30ns |

TABLE 10.
ENABLE/DISABLE TIMES ALL FUNCTIONS

| $\mathbf{F R O M}$ | TO | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{Y}}$ | Y | 25 | 21 |
| $\overline{\mathrm{OE}}_{\mathrm{B}}$ | DB | 25 | 21 |
| $\overline{\mathrm{EA}}$ | DA | 25 | 21 |
| $\mathrm{I}_{8}$ | SIO | 25 | 21 |
| $\mathrm{I}_{8}$ | QIO | 38 | 38 |
| $\mathrm{I}_{8,7,6,5}$ | QIO | 38 | 38 |
| $\mathrm{I}_{4,3,2,1,0}$ | QIO | 38 | 35 |
| $\overline{\mathrm{LSS}}$ | $\overline{\mathrm{WR}}$ | 30 | 25 |

## NOTE:

$\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ for output disable tests. Measurement is made to a 0.5 V change on the output.

## TABLE 11.

## SETUP AND HOLD TIMES ALL FUNCTIONS

|  |  | HIGH-TO-LOW |  | LOW-TO-HIGH |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FROM | WITH RESPECT TO | SET-UP | HOLD | SET-UP | HOLD | COMMENTS |
| Y | CP | Don't Care | Don't Care | 14 | 3 | Store Y in RAM/ $\mathbf{Q}^{(1)}$ |
| WE HIGH | CP | 15 |  |  | 0 | Prevent Writing |
| WE LOW | CP | Don't Care | Don't Care | 15 | 0 | Write into RAM |
| A, B Source | CP | 20 | 3 | Don't Care | Don't Care | Latch Data from RAM Out |
| B Destination | CP | 6 |  |  | 3 | Write Data into B Address |
| $\mathrm{QlO}_{0,3}$ | CP | Don't Care | Don't Care | 17 | 3 | Shift Q |
| $\mathrm{I}_{8,7,6,5}$ | CP | 12 | - | 20 | 0 | Write into $\mathrm{Q}^{(2)}$ |
| IEN HIGH | CP | 24 |  |  | 0 | Prevent Writing into Q |
| IEN LOW | CP | Don't Care | Don't Care | 21 | 0 | Write into Q |
| $\mathrm{I}_{4,3,2,1,0}$ | CP | 18 | - | 32 | 0 | Write into $Q^{(2)}$ |

## NOTES:

1. The internal $Y$-bus to RAM setup condition will be met 5 ns after valid $Y$ output ( $\overline{O E}_{Y}=0$ ).
2. The setup time with respect to $C P$ falling edge is to prevent writing. The setup time with respect to $C P$ rising edge is to enable writing.
3. For all other setup conditions not specified in this table, the setup time should be the delay to stable $Y$ output plus the $Y$ to RAM internal setup time. Even if the RAM is not being loaded, this setup condition ensures valid writing into the $Q$ register and sign compare flip-flop.
4. $\overline{\text { WE }}$ controls writing into the RAM. $\overline{\text { IEN }}$ controls writing into $Q$ and, indirectly, controls $\overline{\text { WE }}$ through the WRITE/MSS output. To prevent writing, $\overline{\text { IEN }}$ and $\overline{\text { WE }}$ must go HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.
5. $A$ and $B$ addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.
6. Writing occurs when CP and $\overline{\mathrm{WE}}$ are both LOW. The B address should be stable during this entire period.
7. Because $I_{8,7,6,5}$ controls the writing or not writing of data into RAM and $Q$, they should be stable during the entire clock LOW time unless IEN is HIGH, which prevents writing.
8. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on $\mathrm{I}_{4,3,2,1,0}$ relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock $\mathrm{L} \rightarrow \mathrm{H}$ and (2) the sum of the setup time prior to clock $H \rightarrow$ L and the clock LOW time.

## IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\overline{\text { WRITE } / ~}}$ | $\mathbf{Q 1 O}_{0,3}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{3}$ | $\underset{\text { PARITY }}{\text { SIO }_{0}}$ |
| A, B Addr | 70 | 58 | 52 | 78 | 68 | 67 | 28 | - | - | 47 | 71 | 84 |
| DA, DB | 60 | 52 | 40 | 66 | 55 | 58 | - | - | - | 35 | 61 | 74 |
| Cn | 35 | 19 | - | 41 | 31 | 29 | - | - | - | 23 | 33 | 40 |
| $\mathrm{I}_{8-0}$ | 72 | 69 | 56 | 80 | 71 | 69 | - | 36 | 26* | 58* | 75* | 89* |
| CP | 60 | 42 | 43 | 67 | 55 | 58 | 22 | - | 25 | 41 | 61 | 66 |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | 26 | - | - | 29 | - | - | - | - | - | - | 29 | 19 |
| $\overline{\mathrm{MSS}}$ | 44 | - | 44 | 44 | 44 | 44 | - | - | - | 44 | 44 | 44 |
| $Y$ | - | - | - | 17 | - | - | - | - | - | - | - | - |
| $\overline{\text { IEN }}$ | - | - | - | - | - | - | - | 20 | - | - | - | - |
| $\overline{\mathrm{EA}}$ | 60 | 52 | 40 | 66 | 55 | 58 | - | - | - | 35 | 61 | 74 |

NOTES:

1. A "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
Standard Functions: See Table 2 Increment SF 4: F = S + $1+\mathrm{Cn}$
MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

| FROM | T0 |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $\mathrm{C}_{\mathrm{n}+4}$ | $\overline{\mathbf{G}, \overline{\mathbf{P}}}$ | z | N | OVR | DB | $\overline{\overline{\text { WRITE } / ~}}$ | $\mathrm{OIO}_{0,3}$ | $\mathbf{S I O}_{0}$ |
| A, B Addr | MSS | 72 | @ | - | - | @ | @ | @ | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | - | @ |
| DA, DB | MSS | 62 | @ | - | - | @ | @ | - | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | - | - | - | @ |
| $\mathrm{C}_{\mathrm{n}}$ | MSS | 40 | @ | - | - | @ | @ | - | - | - | @ |
|  | IS | @ | @ | - | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | - | -. | - | - | - | - | @ |
| $1_{8-0}$ | MSS | 108 | 84 | - | - | 98 | 98 | - | - | @ | 81* |
|  | IS | 108 | 84 | 80 | - | - | - | - | - | @ | $81^{*}$ |
|  | LSS | 108 | 84 | 80 | 33 | - | - | - | @ | @ | 81* |
| CP | MSS | 62 | @ | - | - | @ | @ | @ | - | @ | @ |
|  | Is | @ | @ | @ | - | - | - | @ | - | @ | @ |
|  | LSS | 104 | 80 | 74 | 29 | - | - | @ | - | @ | 77 |
| z | MSS | 75 | 51 | - | - | 65 | 65 | - | - | - | 48 |
|  | IS | 75 | 51 | 47 | - | - | - | - | - | - | 48 |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | @ | - | - | - | - | - | - | - | - | - |

NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

Unsigned Multiply
SF 0: $F=S+C n$ if $Z=0$
$F=S+R+C n$ if $Z=1$
$Y=$ Log. $F / 2$
$\mathrm{Q}=$ Log. $\mathrm{Q} / 2$
$Y_{3}=C_{n+4}$ (MSS)
$Z=Q_{0}$ (LSS)

Two's Complement Multiply
SF 2: $F=S+C n$ if $Z=0$
$F=R+S+C n$ if $Z=1$
$Y=$ Log. $F / 2$
$Q=$ Log. $Q / 2$
$Y_{3}=F_{3} \oplus$ OVR (MSS)
$Z=Q_{0}$ (LSS)

Two's Complement Multiply Last Cycle SF 6: $F=S+C n$ if $Z=0$
$F=S-R-1+C n$ if $Z=1$
$Y=$ Log. $F / 2$
$Q=\log \cdot Q / 2$
$Y_{3}=O V R \oplus F_{3}$ (MSS)
$Z=Q_{0}$ (LSS)

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

| FROM | то |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | $Y$ | $\mathrm{C}_{\mathrm{n}+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\bar{W}$ | Q1O $_{0,3}$ | $\mathbf{S I O}_{0}$ |
| A, B Addr | MSS | @ | 72/@ | - | 78/- | 68 | 67 | @ | - | - | 71 |
|  | IS | @ | @ | @ | @/- | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | @/- | - | - | @ | - | - | @ |
| DA, DB | MSS | @ | 66/@ | - | 66/- | 55 | 58 | - | - | - | 61 |
|  | IS | @ | @ | @ | @/- | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | @/- | - | - | - | - | - | @ |
| $C_{n}$ | MSS | @ | 37/@ | - | 41/- | 31 | 29 | - | - | - | 36 |
|  | IS | @ | @ | - | @/- | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | @/- | - | - | - | - | - | @ |
| $\mathrm{I}_{8-0}$ | MSS | 72/96 | 89/79 | - | 80/33 | 71/91 | 69/91 | - | - | @ | 76/98* |
|  | IS | 72/96 | 69/79 | 56/79 | 80/- | - | - | - | - | @ | 75/98* |
|  | LSS | 72/96 | 69/79 | 56/79 | 80/- | - | - | - | @ | @ | 75/98* |
| CP | MSS | @/91 | 51/74 | - | 67/28 | 55/74 | 58/74 | @ | - | @ | 61/93 |
|  | IS | @ | @ | @ | @/- | - | - | @ | - | @ | @ |
|  | LSS | @ | @ | @ | @/- | - | - | @ | - | @ | @ |
| z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | -/63 | -/46 | -/46 | - | - | - | - | - | - | -/65 |
|  | LSS | -/63 | -/46 | -/46 | - | - | - | - | - | - | -/65 |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | @ | - | - | - | - | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.
4. If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's complement divide correction.

Double Length Normalize and First Divide Op
SFA: $F=S+C n$
$Y=\log .2 F$
$Q=\log \cdot 2 Q$
$\mathrm{SIO}_{3}=\mathrm{F}_{3} \oplus \mathrm{R}_{3}$ (MSS)
$C_{n+4}=F_{3} \oplus F_{2}$ (MSS)
$O V R=F_{2} \oplus F_{1}(M S S)$
$\mathrm{Z}=\overline{\mathrm{Q}}_{0} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{2} \overline{\mathrm{a}}_{3} \bar{F}_{0} \bar{F}_{1} \bar{F}_{2} \bar{F}_{3}$

$$
\begin{aligned}
& \text { Two's Complement Divide } \\
& \text { SF C: } F==R+S+C n \text { if } Z=0 \\
& F=S-R-1+C n \text { if } Z=1 \\
& Y=\text { Log. } 2 \mathrm{~F} \\
& Q=\text { Log. } 2 \mathrm{Q} \\
& \mathrm{SIO}_{3}=\overline{F_{3} \oplus \mathrm{R}_{3}} \text { (MSS) } \\
& Z==\vec{F}_{3} \oplus R_{3} \\
& \text { (MSS) from } \\
& \text { previous cycle }
\end{aligned}
$$

Two's Complement Divide Correction and Remainder SF $E: F=R+S+C n$ if $Z=0$
$F=S-R-1+C n$ if $Z=1$
$Y=F$
$Q=$ Log. 2Q
$Z=\overline{F_{3} \oplus R_{3}}$ (MSS) from previous cycle

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

| FROM | TO |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | $Y$ | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\text { WRITE }}$ | $\mathbf{Q I O}_{0,3}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | 114 | 95 | - | 49 | 106 | 106 | @ | - | - | 125 |
|  | IS | @ | @ | @ | - | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | - | @ |
| DA, DB | MSS | 108 | 89 | - | 43 | 101 | 101 | - | - | - | 119 |
|  | IS | @ | @ | @ | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | - | - | - | @ |
| $\mathrm{C}_{\mathrm{n}}$ | MSS | 36 | @ | - | - | 35 | 29 | - | - | - | @ |
|  | IS | @ | @ | - | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | - | - | - | - | - | - | @ |
| $1_{8-0}$ | MSS | 98 | 79 | - | 33 | 97 | 88 | - | - | @ | 109* |
|  | IS | 98 | 79 | 73 | - | - | - | - | - | @ | 109* |
|  | LSS | 98 | 79 | 73 | - | - | - | - | @ | @ | 109* |
| CP | MSS | 108 | 89 | - | 43 | 101 | 101 | @ | - | @ | 119 |
|  | IS | @ | @ | @ | - | - | - | @ | - | @ | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | @ | @ |
| Z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | 65 | 46 | 40 | - | - | - | - | - | - | 76 |
|  | LSS | 65 | 46 | 40 | - | - | - | - | - | - | 76 |
| EN |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | - | - | - | - | - | - | - | - | - |

NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 5: $F=S+C n$ if $Z=0$
$F=S+C n$ if $Z=1$
$\mathrm{Y}_{3}=\mathrm{S}_{3} \oplus \mathrm{~F}_{3}$ (MSS)
$\mathrm{Q}=\mathrm{Q}$
$N=F_{3}$ if $Z=0$
$N=F_{3} \oplus S_{3}$ if $Z=1$

IDT39C03A GUARANTEED MILITARY RANGE PERFORMANCE
SINGLE LENGTH NORMALIZATION (SF 8)

| FROM | то |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\frac{\overline{\text { WRITE }}}{\overline{\text { MSS }}}$ | $\mathrm{QIO}_{0,3}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | @ | - | - | - | - | - | @ | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | @ | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | @ | - | - | @ |
| DA, DB | MSS | @ | - | - | - | - | - | - | - | - | @ |
|  | IS | @ | @ | @ | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | @ | - | - | - | - | - | - | @ |
| $C_{n}$ | MSS | @ | - | - | - | - | - | - | - | - | @ |
|  | Is | @ | @ | - | - | - | - | - | - | - | @ |
|  | LSS | @ | @ | - | - | - | - | - | - | - | @ |
| $\mathrm{I}_{8-0}$ | MSS | 72 | 47 | - | 33 | 27 | 27 | - | - | @ | 75* |
|  | IS | 72 | 69 | 56 | 33 | - | - | - | - | @ | 75* |
|  | LSS | 72 | 69 | 56 | 33 | - | - | - | @ | @ | 75* |
| CK | MSS | @ | 31 | - | 28 | 26 | 31 | @ | - | @ | @ |
|  | IS | @ | @ | @ | 28 | - | - | @ | - | @ | @ |
|  | LSS | @ | @ | @ | 28 | - | - | @ | - | @ | @ |
| z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | @ | - | - | - | - | - | - | - | - | - |

NOTES:

1. An "一" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 8: $F=S+C n$
$N=Q_{3}$ (MSS)
$\begin{aligned} C_{n+4} & =Q_{3} \oplus Q_{2} \text { (MSS) } \\ Z & =\bar{Q}_{0} \bar{Q}_{1} \bar{Q}_{2} \bar{Q}_{3}\end{aligned}$
$\mathrm{OVR}=\mathrm{Q}_{2} \oplus \mathrm{Q}_{1}(\mathrm{MSS})$
$Y=F$
$Q=L O G \cdot 2 Q$

## IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03A over the commercial operating range of 0 to $+70^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{CC}}$ from 4.75 to 5.25 V . All data are in nanoseconds, with inputs switching between 0 and 3 V at $1 \mathrm{~V} / \mathrm{ns}$ and measurements made at 1.5 V . All outputs have maximum DC load.

TABLE 12.
CLOCK AND WRITE PULSE
CHARACTERISTICS ALL FUNCTIONS

| Minimum Clock Low Time | - |
| :--- | :---: |
| Minimum Clock High Time | - |
| Minimum Time CP and $\overline{W E}$ both Low to Write | - |

TABLE 13. ENABLE/DISABLE TIMES ALL FUNCTIONS

| FROM | TO | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{Y}}$ | Y | - | - |
| $\overline{\mathrm{OE}}_{\mathrm{B}}$ | DB | - | - |
| $\overline{\mathrm{EA}}$ | DA | - | - |
| $\mathrm{I}_{8}$ | SIO | - | - |
| $\mathrm{I}_{8}$ | QIO | - | - |
| $\mathrm{I}_{8,7,6,5}$ | QIO | - | - |
| $\mathrm{I}_{4,3,2,0,0}$ | QIO | - | - |
| $\overline{\mathrm{LSS}}$ | $\overline{\mathrm{WR}}$ | - | - |

## NOTE:

$\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ for output disable tests. Measurement is made to a 0.5 V change on the output.

## TABLE 14.

## SETUP AND HOLD TIMES ALL FUNCTIONS

|  |  |  | N |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From | With Respect To | Setup | Hold | Setup | Hold | Comments |
| Y | CP | - | - | - | - | Store Y in RAM/ $\mathrm{Q}^{(1)}$ |
| $\overline{\text { WE HIGH }}$ | CP | - |  |  | - | Prevent Writing |
| WE LOW | CP | - | - | - | - | Write into RAM |
| A, B Source | CP | - | - | - | - | Latch Data from RAM Out |
| $B$ Destination | CP | - |  |  | - | Write Data into B Address |
| $\mathrm{QIO}_{0,3}$ | $\mathrm{CP} \mathrm{C}^{2}$ | - | - | - | - | Shift Q |
| $\mathrm{I}_{8,7,6,5}$ | CP | - | - | - | - | Write into $\mathrm{Q}^{(2)}$ |
| IEN HIGH | CP | - | - | - | - | Prevent Writing into Q |
| $\overline{\text { IEN LOW }}$ | $\bigcirc \mathrm{CP}$ | - | - | - | - | Write into Q |
| $\mathrm{I}_{4,3,2,1,0}$ | CP | - | - | - | - | Write into $Q^{(2)}$ |

## NOTES:

1. The internal $Y$-bus to RAM setup condition will be met 5 n a after valid Y output ( $\overline{O E}_{Y}=0$ ).
2. The setup time with respect to $C P$ falling edge is to prevent writing. The setup time with respect to $C P$ rising edge is to enable writing.
3. For all other setup conditions not specified in this table, the setup time should be the delay to stable $Y$ output plus the $Y$ to RAM internal setup time. Even if the RAM is not being loaded, this setup condition ensures valid writing into the $Q$ register and sign compare flip-flop.
 HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.
4. $A$ and $B$ addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.
5. Writing occurs when CP and $\overline{\mathrm{WE}}$ are both LOW. The B address should be stable during this entire period.
6. Because $\mathrm{I}_{8,7,6,5}$ controls the writing or not writing of data into RAM and Q, they should be stable during the entire clock LOW time unless IEN is HIGH, which prevents writing.
7. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on $\mathrm{I}_{4,3,2,1,0}$ relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock L $\rightarrow \mathrm{H}$ and (2) the sum of the setup time prior to clock $\mathrm{H} \rightarrow \mathrm{L}$ and the clock LOW time.

## IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

| FROM | TO |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | $C_{n+4}$ | G, P | Z | N | OVR | DB | $\frac{\overline{\text { WRITE }}}{\text { MSS }}$ | $\mathbf{Q 1 O}_{0,3}$ | $\mathrm{SIO}_{0}$ | $\mathrm{SIO}_{3}$ | $\begin{gathered} \text { SIO }_{0} \\ \text { PARITY } \end{gathered}$ |
| A, B Addr | - | - | - | - | - | - | - | - | - | - | - | - |
| DA, DB | - | - | - | - | - | - | - | - | - | - | - | - |
| Cn | - | - | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{I}_{8-0}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| CP | - | - | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $\overline{\text { MSS }}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $Y$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $\overline{\text { IEN }}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $\overline{\mathrm{EA}}$ | - | - | - | - | - | - | - | - | $\square$ | - | - | - |

## NOTES:

1. A "-" means the delay path does not exist
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
Standard Functions: See Table 2 Increment SF 4: F $=S+1+C n$
MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

| FROM | TO |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $C_{n+4}$ | G, $\bar{P}$ | Z | N | OVR | DB | $\frac{\overline{\text { WRITE }}}{\text { MSS }}$ | $\mathbf{Q I O}_{0,3}$ | $\mathrm{SIO}_{0}$ |
| A, B Addr | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| DA, DB | MSS | - | - | - | - | - | - | - | - | - | - |
|  | 15 | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $C_{n}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{I}_{8-0}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $C P$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| Z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | - | - | - | - | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table
```
Unsigned Multiply
SF 0:F=S + Cn if Z = 0
    F=S+R+Cn if Z=1
    Y=Log. F/2
    Q = Log. Q/2
    \mp@subsup{V}{3}{}=\mp@subsup{C}{n+4}{(MSS)}
    Z= Q (LSS)
```

Two's Complement Multiply SF 2: $F=S+C n$ if $Z=0$
$F=R+S+C n$ if $Z=1$
$Y=$ Log. $F / 2$
$Q=$ Log. $Q / 2$
$Y_{3}=F_{3} \oplus$ OVR (MSS)
$Z=Q_{0}$ (LSS)

Two's Complement Multiply Last Cycle
SF 6: $\mathrm{F}=\mathrm{S}+\mathrm{Cn}$ if $\mathrm{Z}=0$
$F=S+R+C n$ if $Z=1$
$Y=$ Log. $F / 2$
$Q=$ Log. $Q / 2$
$\mathrm{Y}_{3}=\mathrm{OVR} \oplus(\mathrm{MSS})$
$Z=Q_{0}$ (LSS)

IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

| FROM | TO |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | $\mathbf{Y}$ | $\mathrm{C}_{\mathrm{n}+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | 2 | N | OVR | DB | $\overline{\text { WR }}$ | $\mathbf{Q 1 O}_{0,3}$ | $\mathbf{S I O}_{0}$ |
| A, B Addr | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| DA, DB | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $1_{8-0}$ | MSS | - | - | - | - | - | - | - | $\underline{+}$ | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| CP | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | 4 | - | - | - | - | - | - |
|  | LSS | - | - | - | - | $=$ | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | - | - | - | P- | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.
4. If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's complement divide correction.

Double Length Normalize and First Divide Op
SF A: $F=S+C n$
$Y=\log \cdot 2 F$
$Q=$ Log. $2 Q$
$\mathrm{SIO}_{3}=\mathrm{F}_{3} \oplus \mathrm{R}_{3}$ (MSS)
$C_{n+4}=F_{3} \oplus F_{2}$ (MSS)
$O V R=F_{2} \oplus F_{1}(M S S)$
$Z=\bar{Q}_{0} \bar{Q}_{1} \bar{Q}_{2} \bar{Q}_{3} \bar{F}_{0} \bar{F}_{1} \bar{F}_{2} \bar{F}_{3}$

Two's Complement Divide
SF C: $F=R+S+C n$ if $Z=0$
$F=S-R-1+C n$ if $Z=1$
$\mathrm{Y}=$ Log. 2 F
$Q=\log .2 Q$
$\mathrm{SIO}_{3}=\overline{\mathrm{F}_{3} \oplus \mathrm{R}_{3}}$ (MSS)
$Z=\overrightarrow{F_{3} \oplus R_{3}}$ (MSS) from
previous cycle

Two's Complement Divide Correction and Remainder
SF $\mathrm{E}: \mathrm{F}=\mathrm{R}+\mathrm{S}+\mathrm{Cn}$ if $\mathbf{Z}=\mathbf{0}$
$F=S-R-1-C n$ if $Z=1$
$\mathrm{Y}=\mathrm{F}$
$\mathrm{Q}=$ Log. 2Q
$Z=\overline{F_{3} \oplus R_{3}}$ (MSS) from previous cycle

## IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

| FROM | TO |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | Z | N | OVR | DB | $\overline{\text { WRITE/ }} \overline{\text { MSS }}$ | $\mathrm{OIO}_{0,3}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| DA, DB | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $C_{n}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | $\square$ | - | - |
| $1_{8-0}$ | MSS | - | - | - | - | - | - | = | - | - | - |
|  | IS | - | - | - | - | - | - | - - | $\square$ | - | - |
|  | LSS | - | - | - | - | - | - | ${ }_{\sim}^{+}$ | - | - | - |
| CP | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | $-$ | - | $\cdots$ | - | - | - |
|  | LSS | - | - | - | - | - - | $\square$ | - | - | - | - |
| Z | MSS | - | - | - | - | $\square$ | - | - | - | - | - |
|  | IS | - | - | - | - | + | - | - | - | - | - |
|  | LSS | - | - | , | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | - | - | < | - | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 5: $F=\mathbf{S}+C n$ if $Z=0$
$F=\bar{S}+C n$ if $Z=1$
$\mathrm{Y}_{3}-\mathrm{S}_{3} \oplus \mathrm{~F}_{3}$ (MSS)
Z $=\mathrm{S}_{3}$ (MSS)
$\mathrm{Q}=\mathrm{Q}$
$N=F_{3}$ if $Z=0$
$N=F_{3} \oplus S_{3}$ if $Z=1$

IDT39C03B GUARANTEED COMMERCIAL RANGE PERFORMANCE
SINGLE LENGTH NORMALIZATION (SF 8)

| FROM | то |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slice | $\boldsymbol{Y}$ | $C_{n+4}$ | G, P | z | N | OVR | DB | $\overline{\overline{\text { WRITE }}} \overline{\text { MSS }}$ | $\mathbf{Q 1 O}_{0,3}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| DA, DB | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{I}_{8-0}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | $-$ | - | - - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| CK | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | - | - | - | - | - | - | - | - | - |

NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 8: $\mathrm{F}=\mathrm{S}+\mathrm{Cn}$
$N=Q_{3}$ (MSS)
$Y=F$
$Q=L O G .2 Q$
$O V R=Q_{2} \oplus Q_{1}(M S S)$

## IDT3903B GUARANTEED MILITARY RANGE PERFORMANCE

The tables below specify the guaranteed performance of the IDT39C03B over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{CC}}$ from 4.5 to 5.5 V . All data are in nanoseconds, with inputs switching between 0 and 3 V at $1 \mathrm{~V} / \mathrm{ns}$ and measurements made at 1.5 V . All outputs have maximum DC load.

## TABLE 15.

## CLOCK AND WRITE PULSE CHARACTERISTICS ALL FUNCTIONS

| Minimum Clock Low Time | - |
| :--- | :---: |
| Minimum Clock High Time | - |
| Minimum Time CP and $\overline{W E}$ both Low to Write | - |

TABLE 16.
ENABLE/DISABLE TIMES ALL FUNCTIONS

| $\mathbf{F R O M}$ | TO | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{Y}}$ | $Y$ | - | - |
| $\overline{\mathrm{OE}}_{\mathrm{B}}$ | DB | - | - |
| $\overline{\mathrm{EA}}$ | DA | - | - |
| $\mathrm{I}_{8}$ | SIO | - | - |
| $\mathrm{I}_{8}$ | QIO | - | - |
| $\mathrm{I}_{8,7,6,5}$ | QIO | - | - |
| $\mathrm{I}_{4,3,2,1,0}$ | QIO | - | - |
| $\overline{\mathrm{LSS}}$ | $\overline{\mathrm{WR}}$ | - | - |

NOTE:
$C_{L}=5.0 \mathrm{pF}$ for output disable tests. Measurement is made to a 0.5 V change on the output.

TABLE 17.
SETUP AND HOLD TIMES ALL FUNCTIONS

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FROM | WITH RESPECT TO | SET-UP | HOLD | SET-UP | HOLD | COMMENTS |
| $Y$ | CP | - | …- | - | - | Store Y in RAM/Q ${ }^{(1)}$ |
| $\overline{\text { WE }} \mathrm{HIGH}$ | CP | - | - | - | - | Prevent Writing |
| WE LOW | CP | - - | - | - | - | Write into RAM |
| A, B Source | CP | - - | - | - | - | Latch Data from RAM Out |
| $B$ Destination | CP | - | - | - | - | Write Data into B Address |
| $\mathrm{QIO}_{0,3}$ | CP | - | - | - | - | Shift Q |
| $\mathrm{I}_{8,7,6,5}$ | \% CP | - | - | - | - | Write into $\mathrm{Q}^{(2)}$ |
| $\overline{\text { IEN HIGH }}$ | CP | - | - | - | - | Prevent Writing into Q |
| IEN LOW | CP | - | - | - | - | Write into Q |
| $\mathrm{I}_{4,3,2,1,0}$ | CP | - | - | - | - | Write into $\mathrm{Q}^{(2)}$ |

## NOTES:

1. The internal $Y$-bus to RAM setup condition will be met 5 ns after valid $Y$ output $\left(\overline{O E}_{Y}=0\right)$.
2. The setup time with respect to $C P$ falling edge is to prevent writing. The setup time with respect to $C P$ rising edge is to enable writing.
3. For all other setup conditions not specified in this table, the setup time should be the delay to stable $Y$ output plus the $Y$ to RAM internal setup time. Even if the RAM is not jeing loaded, this setup condition ensures valid writing into the $Q$ register and sign compare flip-flop.
4. WE controls writing into the RAM. IEN controls writing into $Q$ and, indirectly, controls WE through the WRITE/MSS output. To prevent writing, IEN and WE must go HIGH during the entire clock LOW time. They may go LOW after the clock has gone LOW to cause a write, provided the WE LOW and IEN LOW setup times are met. Having gone LOW, they should not be returned HIGH until after the clock has gone HIGH.
5. $A$ and $B$ addresses must be set up prior to the clock HIGH-TO-LOW transition to latch data at the RAM output.
6. Writing occurs when CP and $\overline{\mathrm{WE}}$ are both LOW. The B address should be stable during this entire period.
7. Because $I_{8,7,6,5}$ controls the writing or not writing of data into RAM and $Q$, they should be stable during the entire clock LOW time unless IEN is HIGH, which prevents writing.
8. The setup time prior to the clock LOW-TO-HIGH transition occurs in parallel with the setup time prior to the clock HIGH-TO-LOW transition and the clock LOW time. The actual setup time requirement on $I_{4,3,2,1,0}$ relative to the clock LOW-TO-HIGH transition is the longer of (1) the setup time prior to clock $L \rightarrow H$ and (2) the sum of the setup time prior to clock $H \rightarrow L$ and the clock LOW time.

## IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE STANDARD FUNCTIONS AND INCREMENT BY ONE OR TWO INSTRUCTIONS (SF 4)

| FROM | то |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\overline{\text { WRITE }}} \overline{\text { MSS }}$ | $\mathbf{Q 1 O}_{0,3}$ | $\mathbf{S I O}_{0}$ | $\mathrm{SIO}_{3}$ | $\text { SIO }_{\text {PARITY }}$ |
| A, B Addr | - | - | - | - | - | - | - | - | - | - | - | - |
| DA, DB | - | - | - | - | - | - | - | - | - | - | - | - |
| Cn | - | - | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{I}_{8-0}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| CP | - | - | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $\overline{\text { MSS }}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $Y$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $\overline{\text { IEN }}$ | - | - | - | - | - | - | - | - | - | - | - | - |
| $\overline{\mathrm{EA}}$ | - | - | - | - | - | - | - | - | - | - | - | - |

## NOTES:

1. A "一" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
Standard Functions: See Table 2 Increment SF 4: F = S + $1+\mathrm{Cn}$
MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)


## NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.


## IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE DIVIDE INSTRUCTIONS (SF A/SF C, SF E)

| FROM | TO |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | Z | N | OVR | DB | $\overline{W R}$ | Q1O $_{0,3}$ | $\mathrm{SIO}_{0}$ |
| A, B Addr | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| DA, DB | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $C_{n}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{I}_{8-0}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| CP | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| Z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | - | - | - | - | - | - | - | - | - |

## NOTES:

An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table
4. If two delays are given, the first is for 1st divide and normalization; the second is for two's complement divide and two's cornplement divide correction.

Double Length Normalize and First Divide Op
SF A: $\mathrm{F}=\mathrm{S}+\mathrm{Cn}$
$Y=$ Log. $2 F$
$Q=\log \cdot 2 \mathrm{Q}$
$\mathrm{SIO}_{3}=\mathrm{F}_{3} \oplus \mathrm{R}_{3}$ (MSS)
$\mathrm{C}_{\mathrm{n}+4}=\mathrm{F}_{3} \oplus \mathrm{~F}_{2}$ (MSS)
$\mathrm{OVR}=\mathrm{F}_{2} \oplus \mathrm{~F}_{1}$ (MSS)
$Z=\bar{Q}_{0} \bar{Q}_{1}, Q_{2} \bar{Q}_{3} \bar{F}_{0} \bar{F}_{1} \bar{F}_{F} \bar{F}_{3}$

Two's Complement Divide SF C: $F=R+S+C n$ if $Z=0$
$F=S-R-1+C n$ if $Z=1$
$Y=$ Log. $2 F$
$\mathrm{Q}=\log .2 \mathrm{Q}$
$\mathrm{SIO}_{3}=\overline{\mathrm{F}_{3} \oplus \mathrm{R}_{3}}$ (MSS)
$Z=\overrightarrow{F_{3}} \oplus R_{3}$ (MSS) from previous cycle

Two's Complement Divide Correction and Remainder SF $\mathrm{E}: \mathrm{F}=\mathrm{R}+\mathrm{S}+\mathrm{Cn}$ if $\mathrm{Z}=0$
$F=S-R-1+C n$ if $Z=1$
$Y=F$
$Q=$ Log. 2 Q
$Z=\overline{F_{3} \oplus R_{3}}$ (MSS) from previous cycle

IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE
SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

| FROM | то |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | z | N | OVR | DB | $\overline{\overline{\text { WRITE/ }}}$ | $\mathbf{Q 1 O}_{0,3}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| DA, DB | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | E- | - | - |
| $\mathrm{C}_{\mathrm{n}}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{I}_{8-0}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| CP | MSS | - | - | - | $\rightarrow$ | - | - | - | - | - | - |
|  | IS | - | - | - | - | 4 | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | $\square$ | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| EN |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | - | - | - | - | - | - | - | - | - |

## NOTES:

1. An "-" means the delay path does not exist
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else.
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

$$
\begin{aligned}
\text { SF 5: } F & =S+C n \text { if } Z=0 \\
F & =S+C n \text { if } Z=1
\end{aligned}
$$

$Y_{3}=S_{3} \oplus F_{3}(M S S)$
$Z=S_{3}$ (MSS)
$Q=Q$
$N=F_{3}$ if $Z=0$
$N=F_{3} \oplus S_{3}$ if $Z=1$

## IDT39C03B GUARANTEED MILITARY RANGE PERFORMANCE

 SINGLE LENGTH NORMALIZATION (SF 8)| FROM | ro |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SLICE | Y | $C_{n+4}$ | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | Z | N | OVR | DB | $\overline{\overline{\text { WRITE }}} /$ | QIO ${ }_{0,3}$ | $\mathrm{SIO}_{3}$ |
| A, B Addr | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| DA, DB | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $C_{n}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{I}_{8-0}$ | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| CK | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | -- | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| Z | MSS | - | - | - | - | - | - | - | - | - | - |
|  | IS | - | - | - | - | - | - | - | - | - | - |
|  | LSS | - | - | - | - | - | - | - | - | - | - |
| $\mathrm{SIO}_{0}, \mathrm{SIO}_{3}$ | Any | - | -- | - | - | - | - | - | - | - | - |

NOTES:

1. An "-" means the delay path does not exist.
2. An "*" means the output is enabled or disabled by the input. See enable and disable times. A number shown with an "*" is the delay to correct data on an enabled output. An "*" shown without a number means the output is disabled by the input or it is enabled but the delay to correct data is determined by something else
3. An "@" means the delay is the same as in the Standard Functions and Increment by One or Two Instructions Table.

SF 8: $\mathrm{F}=\mathrm{S}+\mathrm{Cn}$
$N=Q_{3}(M S S)$
$Y=F$
$Q=$ LOG. 2 Q
$C_{n+4}=Q_{3} \oplus Q_{2}(M S S)$
$O V R=Q_{2} \oplus Q_{1}(M S S)$

## IDT39C03 INPUT/OUTPUT <br> INTERFACE CIRCUITRY



10T49C410-007

Figure 1. Input Structure (All Inputs)

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Fig. 4 |

## SWITCHING WAVEFORMS




1DT49C410-008


MSD39C03-008
Figure 3. Open Drain Structure

## TEST LOAD CIRCUITS



MSD39C03-009

Figure 4. Switching Test Circuit (all outputs)


## FEATURES:

- Low-power CMOS
-Commercial -45mA (max.)
-Military - 55 mA (max.)
- Fast
-A versions meet standard speeds
-B versions are $20 \%$ speed upgrades
- 9-Deep stack
-Accommodates nested loops and subroutines
- Cascadable
-Infinitely expandable in 4-bit increments
- Available in 28-pin DIP/LCC (IDT39C09) and 20-pin DIP/LCC (IDT39C11)
- Pin-compatible, functional enhancement for all versions of the 2909/2911
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT39C09/11 devices are high-speed, 4-bit address sequencers intended for controlling the sequence of microinstructions located in the microprogram memory. They are fully cascadable and can be expanded to any increment of 4 bits.

The IDT39C09s can select an address from any four sources: 1) external direct inputs (D); 2) external data from the $R$ inputs, stored in an internal register; 3) a 9-word deep push-pop stack; or 4) a program counter register. Also included in the stack are additional control functions which efficiently execute nested subroutine linkage. Each output can be ORed with an external input for conditional skip or branch instructions. A $\overline{Z E R O}$ input line forces the outputs to all zeroes. All outputs are three-state and are controlled by the $\overline{O E}$ (Output Enable) pin.

The IDT39C11s operate identically to the IDT39C09s except the four OR outputs are removed and the $D$ and $R$ inputs are tied together. They are fabricated using CEMOS ${ }^{\text {TM }}$, a single poly, double metal CMOS technology designed for high-performance and high-reliability. Military product is $100 \%$ screened to MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



Note 1: D and R connected on IDT39C11 only.

IDT39C09


MSD39C09-002


MSD39C09-004

## IDT39C09



MSD39C09-003


PIN DESCRIPTION

| NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{S}_{1}, \mathrm{~S}_{0}$ | 1 | Control lines for address source selection. |
| FE, PUP | 1 | Control lines for push/pop stack. |
| RE | 1 | Enable line for internal address register. |
| OR ${ }_{i}$ | 1 | Logic OR inputs on each address output line. (IDT39C09 ONLY) |
| $\overline{\text { ZERO }}$ | 1 | Logic AND input on the output lines. |
| $\overline{O E}$ | 1 | Output Enable. When $\overline{\mathrm{OE}}$ is HIGH, the Y outputs are OFF (high impedance). |
| $\mathrm{C}_{\mathrm{n}}$ | 1 | Carry-in to the incrementer. |
| $\mathrm{R}_{\mathrm{i}}$ | 1 | Inputs to the internal address register. (IDT39C09 ONLY) |
| $\mathrm{D}_{1}$ | 1 | Direct inputs to the multiplexer. |
| CP | 1 | Clock input to the AR and $\mu \mathrm{PC}$ register and Push-Pop stack. |
| $\mathrm{Y}_{\mathrm{i}}$ | 0 | Address outputs from IDT39C09/11. (Address inputs to control memory.) |
| $\mathrm{C}_{\mathrm{n}+4}$ | 0 | Carry out from the incrementer |

## MICROPROGRAM SEQUENCER ARCHITECTURE

The IDT39C09/11's architecture consists of the following segments:
-Multiplexer
—Direct Inputs

- Address Register
- Microprogram Counter
-Stack


## MULTIPLEXER

The multiplexer is controlled by the $S_{0}$ and $S_{1}$ inputs to select the address source. The two inputs control the selection of the address register, direct inputs, microprogram counter or stack as the source of the next microinstruction address.

## DIRECT INPUTS

This 4-bit field of inputs $\left(D_{i}\right)$ allows addresses from an external source to be output on the $Y$ outputs. On the IDT39C11s, these inputs are also used as inputs to the register.

## ADDRESS REGISTER

The Address Register (AR) consists of 4 D-type, edgetriggered flip-flops which are controlled by the Register Enable ( $\overline{\mathrm{RE}}$ ) input. With the address register enable LOW, new data will be entered into the register on the clock LOW-to-HIGH transition. The address register is also available as the next microinstruction address to the multiplexer.

## MICROPROGRAM COUNTER

Both devices contain a microprogram counter ( $\mu \mathrm{PC}$ ), which consists of a 4-bit incrementer followed by a 4-bit register. The incrementer has Carry-In $\left(C_{n}\right)$ and Carry-Out $\left(C_{n+4}\right)$ for easy and simple cascading.

When the least significant carry-in to the incrementer is HIGH , the microprogram register is loaded on the next clock cycle with the current $Y$ output word plus one $(Y+1 \rightarrow \mu P C)$. If the least significant $C_{n}$ is LOW, the incrementer passes the $Y$ output word unmodified and the microprogram register is loaded with the same $Y$ word on the next clock cycle ( $Y \rightarrow \mu \mathrm{PC}$ ).

## STACK

The 9-deep stack, which stores return addresses when executing microinstructions, is an input to the multiplexer. It contains a stack pointer which always points to the last word written. The added stack depth of 9 on the IDT39C09/11 allows for additional microinstruction nesting.

The stack pointer is an up/down counter controlled by File Enable ( $\overline{F E}$ ) and Push/Pop (PUP) inputs. When the $\overline{F E}$ input is

LOW and the PUP input is HIGH, the PUSH operation is enabled. The stack pointer will then increment and the memory array is written with the microinstruction address following the subroutine jump that initiated the PUSH. A POP operation is initiated at the end of a microsubroutine to obtain the return address. A POP will occur when $\overline{F E}$ and PUP are both LOW, implying a return from a subroutine. The next LOW-to-HIGH clock transition causes the stack pointer to decrement. If the $\overline{\mathrm{FE}}$ input is HIGH , no action is taken by the stack pointer regardless of any other input.

The $\overline{\mathrm{ZERO}}$ is used to force the four outputs to the binary zero state. When LOW, all Y outputs are LOW regardless of any other inputs (except $\overline{O E}$ ). Each $Y$ output bit also has a separate $O R$ input such that a conditional logic one can be forced at each $Y$ output (IDT39C09 only). This allows jumping to different microinstructions on programmed conditions.

The Output Enable ( $\overline{\mathrm{OE}}$ ) input controls the $Y$ outputs. When HIGH, the outputs are programmed to a high impedance condition.

## OPERATION OF THE IDT39C09/11

Figure 1 lists the select codes for the multiplexer. The two bits applied from the microword register (and additional combinational logic for branching) determine which data source contains the address for the next microinstruction. The contents of the selected source will appear on the $Y$ outputs. Also in Figure 1 is the truth table for the output control and the push/pop stack control. $\mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{FE}}$ and PUP operation is explained in Figure 2. All four define the address appearing on the $Y$ outputs and the state of the internal registers following a clock LOW-to-HIGH transition.

The columns on the left explain the sequence of microinstructions to be executed. At address $J+2$, the sequence control portion of the microinstruction contains the command "Jump to subroutine at $A^{\prime \prime}$. At the time T2, this instruction is in the $\mu W R$ and the IDT39C09 inputs are set up to execute the jump and save the return address. The subroutine address $A$ is applied to the D inputs from the $\mu \mathrm{WR}$ and appears on the $Y$ outputs. The first instruction of the subroutine, $I(A)$ is accessed and is at the inputs of the $\mu W$. On the next clock transition, $I(A)$ is loaded into the $\mu W R$ for execution and the return address $J+3$ is pushed onto the stack. The return instruction is executed at T5. Figure 4 is a similar timing chart showing one subroutine linking to a second, the latter consisting of only one microinstruction.

Figures 3 and 4 are examples of subroutine execution. The instruction being executed at any given time is the one contained in the microword register ( $\mu \mathrm{WR}$ ). The contents of the $\mu \mathrm{WR}$ also controls the four signals $\mathrm{S}_{0}, \mathrm{~S}_{1}, \overline{\mathrm{FE}}$ and PUP. The starting address of the subroutine is applied to the D inputs of the IDT39C09 at the correct time.

## ADDRESS SELECTION

| $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | SOURCE FOR Y OUTPUTS | SYMBOL |
| :---: | :---: | :--- | :---: |
| $\mathbf{L}$ | L | Microprogram Counter | $\mu$ PC |
| L | H | Address/Holding Register | AR |
| $H$ | L | Push-Pop stack | STK0 $^{H}$ |
| $H$ | $H$ | Direct inputs | $\mathrm{D}_{\mathbf{i}}$ |

OUTPUT CONTROL

| $\mathbf{O R}_{\mathbf{I}}$ | $\overline{\text { ZERO }}$ | $\overline{\mathbf{O E}}$ | $\mathbf{Y}_{\mathbf{I}}$ |
| :---: | :---: | :---: | :---: |
| $X$ | $X$ | $H$ | $Z$ |
| $X$ | $L$ | $L$ | $L$ |
| $H$ | $H$ | $L$ | $H$ |
| $L$ | $H$ | $L$ | Source selected by $S_{0} S_{1}$ |

$\mathrm{Z}=$ High Impedance

## SYNCHRONOUS STACK CONTROL

| $\overline{\text { FE }}$ | PUP | PUSH-POP STACK CHANGE |
| :---: | :---: | :--- |
| H | X | No change |
| L | H | Increment stack pointer, then push current PC <br> onto STK0 |
| L | L | Pop stack (decrement stack pointer) |

$H=H i g h$
L = Low
X = Don't Care
Figure 1.

| CYCLE | $S_{0}, S_{1}, \overline{\text { FE, PUP }}$ | $\mu \mathrm{PC}$ | REG | $\mathrm{Y}_{\text {OUT }}$ | COMMENT | PRINCIPAL USE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{N}{N+1}$ | L L L L <br> - | $\begin{gathered} J \\ J+1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | J | Pop Stack | End Loop |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | LLLH | $\underset{J+1}{J}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | J | Push $\mu$ PC | Set-up Loop |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | L L H X | $\begin{gathered} J \\ J+1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | J | Continue | Continue |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | LHLL | $\stackrel{J}{\mathrm{~K}+1}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | K | Pop Stack; Use AR for Address | End Loop |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | L H L H | $\stackrel{J}{K+1}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | K | Push $\mu \mathrm{PC}$; Jump to Address in AR | JSR AR |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | LHHX | $\stackrel{J}{\mathrm{~K}+1}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\mathrm{K}$ | Jump to Address in AR | JMP AR |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | HLLL - | $R a+1$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\mathrm{Ra}$ | Jump to Addrēss in STK0; Pop Stack | RTS |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | HLLH | $R a+1$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\mathrm{Ra}$ | Jump to Address in STK0; Push $\mu$ PC |  |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | HLHX | $R a+1$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\mathrm{Ra}$ | Jump to Address in STK0 | Stack Ref (Loop) |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | HHLL | $\stackrel{J}{D+1}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | D | Pop Stack; Jump to Address on D | End Loop |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | H H L H | $\begin{gathered} \mathrm{J} \\ \mathrm{D}+1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\mathrm{D}$ | Jump to Address on D; Push $\mu$ PC | JSR D |
| $\begin{gathered} \mathrm{N} \\ \mathrm{~N}+1 \end{gathered}$ | $\mathrm{HHHX}$ | $\begin{gathered} J \\ D+1 \end{gathered}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | D | Jump to Address on D | JMP D |

X $=$ Don't care, $0=$ LOW, $1=$ HIGH, Assume $C_{N}=$ HIGH
Figure 2. Output and Internal Next-Cycle Register States for IDT39C09/11

## CONTROL MEMORY

| EXECUTE <br> CYCLE | MICROPROGRAM |  |
| :---: | :---: | :---: |
|  | ADDRESS | SEQUENCER <br> INSTRUCTION |
| $\mathrm{T}_{0}$ | $\mathrm{~J}-1$ | - |
| $\mathrm{T}_{1}$ | $\mathrm{~J}+1$ | - |
| $\mathrm{T}_{2}$ | $\mathrm{~J}+2$ | JSR A |
| $\mathrm{T}_{6}$ | $\mathrm{~J}+3$ | - |
| $\mathrm{T}_{7}$ | $\mathrm{~J}+4$ | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
| $\mathrm{T}_{3}$ | A | $\mathrm{I}(\mathrm{A})$ |
| $\mathrm{T}_{4}$ | $\mathrm{~A}+1$ | - |
| $\mathrm{T}_{5}$ | $\mathrm{~A}+2$ | RTS |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |

In the columns on pages 5 and 6 , the sequence of microinstructions to be executed are shown. At address $\mathrm{J}+2$, the command "Jump to Subroutine at $A$ " is contained in the sequence control portion of the microinstruction. At time $T_{2}$, this instruction is in the $\mu \mathrm{WR}$, and the IDT39C09 inputs are set up to execute the jump and save the return address. The subroutine address A is applied to the D inputs from the $\mu \mathrm{WR}$ and appears on the $Y$ outputs. The first instruction of the subroutine, $I(A)$, is accessed and is at the inputs of the $\mu \mathrm{WR}$. On the next clock transition, $\mathrm{I}(\mathrm{A})$ is loaded into the $\mu \mathrm{WR}$ for execution and the return address $\mathrm{J}+3$ is pushed onto the stack. The return instruction is executed at $T_{5}$. Figure 4 shows a similar timing chart of one subroutine linking to a second, the latter consisting of only one microinstruction.

| EXECUTIVE CYCLE |  | T0 | T | T | $\mathrm{T}_{3}$ | T4 | $\mathrm{T}_{5}$ | T ${ }_{6}$ | $\mathrm{T}_{7}$ | $\mathrm{T}_{8}$ | $\mathrm{T}_{9}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CLOCK } \\ & \text { SIGNALS } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
| IDT39C09/11 Inputs (from $\mu \mathrm{WR}$ ) | $\begin{gathered} \mathrm{S}_{1}, \mathrm{~S}_{0} \\ \mathrm{FE} \\ \mathrm{PUP} \\ \mathrm{D} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | 3 $L$ $H$ $H$ $A$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & H \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 2 \\ & L \\ & L \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ |  |  |
| Internal Registers | $\begin{aligned} & \mu \text { } \mu \mathrm{PC} \\ & \text { STK0 } \\ & \text { STK1 } \\ & \text { STK2 } \\ & \text { STK3 } \end{aligned}$ | J + $=$ $=$ - | $\mathrm{J}+2$ - $=$ - | J + $=$ $=$ - | A+1 $J+3$ - - | A +2 $J+3$ - - | A + 3 $J+3$ - - | J+4 - $=$ - | $\mathrm{J}+5$ - $=$ - |  |  |
| IDT39C09/11 Output | Y | J + 1 | J + 2 | A | A + 1 | A + 2 | J + 3 | $J+4$ | $J+5$ |  |  |
| ROM Output | (Y) | I( $\mathrm{J}+1)$ | JSR A | I(A) | I(A + 1) | RTS | $1(J+3)$ | $1(J+4)$ | $1(\mathrm{~J}+5)$ |  |  |
| Contents of $\mu \mathrm{WR}$ (Instruction being executed) | $\mu \mathrm{WR}$ | I(J) | $1(J+1)$ | JSR A | I(A) | $\mathrm{I}(\mathrm{A}+1)$ | RTS | $1(J+3)$ | $1(J+4)$ |  |  |

Figure 3. Subroutine Execution.

## CONTROL MEMORY

| EXECUTE <br> CYCLE | MICROPROGRAM |  |
| :---: | :---: | :---: |
|  | ADDRESS | SEQUENCER <br> INSTRUCTION |
| $\mathrm{T}_{0}$ | $\mathrm{~J}-1$ | - |
| $\mathrm{T}_{1}$ | $\mathrm{~J}+1$ | - |
| $\mathrm{T}_{2}$ | $\mathrm{~J}+2$ | JSR A |
| $\mathrm{T}_{9}$ | $\mathrm{~J}+3$ | - |
|  | - | - |
|  | - | - |
|  | - | - |
| $\mathrm{T}_{3}$ | A | - |
| $\mathrm{T}_{4}$ | $\mathrm{~A}+1$ | - |
| $\mathrm{T}_{5}$ | $\mathrm{~A}+2$ | JSR B |
| $\mathrm{T}_{7}$ | $\mathrm{~A}+3$ | - |
| $\mathrm{T}_{8}$ | $\mathrm{~A}+4$ | RTS |
|  | - | - |
|  | - | - |
|  | - | - |
| $\mathrm{T}_{6}$ | B | RTS |
|  | - | - |
|  | - | - |


| EXECUTIVE CYCLE |  | T0 | T1 | T | T3 | T4 | T | $\mathrm{T}_{6}$ | T 7 | T8 | T9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CLOCK } \\ & \text { SIGNALS } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
| IDT39C09/11 Inputs (from $\mu \mathrm{WR}$ ) | $\begin{gathered} \hline \mathrm{S}_{1,}, \mathrm{~S}_{0} \\ \mathrm{FE} \\ \text { PUP } \\ \mathrm{D} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 0 \\ & H \\ & \mathrm{H} \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 3 \\ & L \\ & H \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 3 \\ & L \\ & H \\ & B \end{aligned}$ | $\begin{aligned} & \hline 2 \\ & L \\ & L \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & L \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & H \\ & X \\ & X \\ & X \end{aligned}$ |
| Internal Registers | $\mu \mathrm{PC}$ <br> STKO <br> STK1 <br> STK2 <br> STK3 | J + $=$ $=$ $=$ | J + 2 $=$ $=$ $=$ | J +3 - - | $\begin{gathered} A+1 \\ J+3 \\ - \\ - \end{gathered}$ | $\begin{gathered} A+2 \\ J+3 \\ - \\ - \end{gathered}$ | A +3 $J+3$ - - | B + 1 + +3 $J+3$ - | A +4 $\mathrm{~J}+3$ - - | A+5 J +3 - - | J+4 - $=$ |
| 1DT39C09/11 Output | Y | $J+1$ | $J+2$ | A | A + 1 | A + 2 | B | A + 3 | A + 4 | $J+3$ | $J+4$ |
| ROM Output | (Y) | $1(\mathrm{~J}+1)$ | JSR A | 1(A) | I $(\mathrm{A}+1)$ | JSR B | RTS | $1(A+3)$ | RTS | $1(J+3)$ | $1(J+4)$ |
| Contents of $\mu$ WR (Instruction being executed) | $\mu \mathrm{WR}$ | 1(J) | $1(J+1)$ | JSR A | I(A) | $l(A+1)$ | JSR B | RTS | $1(A+3)$ | RTS | $1(J+3)$ |

$C_{n}=$ High
Figure 4. Two Nested Subroutines. Routine B is Only One Instruction.

## IDT39C09/11 APPLICATIONS

The IDT39C09 and IDT39C11 are four-bit-slice sequencers which are cascaded to form a microprogram memory address generator. Both products make available to the user several lines which are used to directly control the internal holding register, multiplexer and stack. By appropriate control of these lines, the user can implement any desired set of sequence control functions; by cascading parts he can generate any desired address length. These two qualities set the IDT39C09 and IDT39C11 apart from the IDT39C10, which is architecturally similar, but is fixed at 12 bits in length and has a fixed set of 16 sequence control instructions. The IDT39C09 or IDT39C11 should be selected instead of the IDT39C10 under the following conditions: (1) address less than 8 bits and not likely to be expanded; (2) address longer than 12 bits; (3) more complex instruction set needed than is available on IDT39C10.

## CONTROL UNIT ARCHITECTURE

The recommended architecture using the IDT39C09 or IDT39C11 is shown in Figure 5. The path from the pipeline register output through the next address logic, multiplexer and microprogram memory is all combinational. The pipeline register contains the current microinstruction being executed. A portion of that microinstruction consists of a sequence control command such as "continue", "loop", "return from subroutine", etc. The bits representing this sequence command are logically combined with bits representing such things as test conditions and system state to generate the required control signals to the IDT39C09 or IDT39C11.


Figure 5. Recommended Computer Control Unit Architecture Using the IDT39C09A/B and IDT39C11A/B.

## IDT39C09/11 EXPANSION

Figure 6 shows the interconnection of three IDT39C11s to form a 12-bit sequencer. Note that the only interconnection between packages, other than the common clock and control lines, is the ripple carry between $\mu \mathrm{PC}$ incrementors. This carry path is not in the critical speed path if the IDT39C11 Y outputs drive the microprogram memory, because the ripple carry occurs in parallel with the memory access time. If, on the other hand, a microaddress register is placed at the IDT39C11 output, then the carry may lie in the critical speed path, since the last carry-in must be stable for a setup time prior to the clock.

## SELECTING BETWEEN THE IDT39C09 AND IDT39C11

The difference between the IDT39C09 and the IDT39C11 involves two signals: the data inputs to the holding register and
the OR inputs. In the IDT39C09, separate four-bit fields are provided for the holding register and the direct branch inputs to the multiplexer. In the IDT39C11, these fields are internally tied together. This may affect the design of the branch address system, as shown in Figure 7. Using the IDT39C09, the register inputs may be connected directly to the microprogram memory; the internal register replaces part of the pipeline register. The direct (D) inputs may be tied to the mapping logic which translates instruction op codes into microprogram addresses. While the same technique might be used with the IDT39C11, it is more common to connect the IDT39C11's $D$ inputs to a branch address bus onto which various sources may be enabled. Shown in Figure 7 is a pipeline register and a mapping ROM. Other sources might also be applied to the same bus. The internal register is used only for temporary storage of some previous branch address.


MSD39C09-009
Figure 6. Twelve Bit Sequencer.


Figure 7. Branch Address Structures.

The second difference between the IDT39C09 and IDT39C11 is that the IDT39C09 has OR inputs available on each address output line. These pins can be used to generate multi-way single-cycle branches by simply typing several test conditions into the OR lines (see Figure 8). Typically, a branch is taken to an address with zeroes in the least significant bits. These bits are replaced with 1s or 0s by test conditions applied to the OR lines. In Figure 8, the states of the two test conditions $X$ and $Y$ result in a branch to 1100, 1101, 1110 or 1111.

## How to Perform Common Functions with the IDT39C09/11

## 1. CONTINUE

| MUX/Y OUT | STACK | $\mathbf{C}_{\boldsymbol{n}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\overline{\text { FE }}$ | PUP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | HOLD | H | L | L | H | X |

Contents of PC placed on Y outputs; PC incremented.

## 2. BRANCH

| MUX/Y $\mathbf{Y}_{\text {OUT }}$ | STACK | $\mathbf{C}_{\mathbf{n}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\overline{\text { FE }}$ | PUP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | HOLD | H | H | H | H | X |

Feed data on $D$ inputs straight through to memory address lines. Increment address and place in PC.

## 3. JUMP TO SUBROUTINE

| MUX/Y $\mathbf{O U T}$ | STACK | $\mathbf{C}_{\boldsymbol{n}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\overline{\text { FE }}$ | PUP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | PUSH | H | H | H | L | H |

Subroutine address fed from D inputs to memory address. Current PC is pushed onto stack, where it is saved for the return.

## 4. RETURN FROM SUBROUTINE

| MUX/Y $/ \mathbf{Y}_{\text {OUT }}$ | STACK | $\mathbf{C}_{\boldsymbol{n}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{0}}$ | $\overline{\mathrm{FE}}$ | PUP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STACK | POP | H | H | L | L | L |

The address at the top of the stack is applied to the microprogram memory, and is incremented for PC on the next cycle. The stack is popped to remove the return address.


3
Figure 8. Use of OR Inputs to Obtain 4-Way Branch.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5(3)$ to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $\mathrm{P}_{\mathrm{T}}$ maximum can only be achieved by excessive $\mathrm{I}^{\mathrm{OL}}$ or $\mathrm{I}^{\mathrm{OH}}$.
3. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C C}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

$$
\begin{array}{ll}
\text { Min. }=4.75 \mathrm{~V} & \text { Max. }=5.25 \mathrm{~V} \text { (Commercial) } \\
\text { Min. }=4.50 \mathrm{~V} & \text { Max. }=5.50 \mathrm{~V} \text { (Military })
\end{array}
$$

$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

$$
V_{C C}=5.0 \mathrm{~V} \pm 10 \%
$$

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level ${ }^{(4)}$ |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level ${ }^{(4)}$ |  | - | - | 0.8 | V |
| $I_{\text {IH }}$ | Input HIGH Current | $V_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | V ${ }_{\text {L }}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{I}_{\mathrm{Oz}}$ | Off State (High Impedance) Output Current | $V_{C C}=$ Max | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 40 |  |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}^{(3)}$ |  | -30 | - | -130 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

## DC ELECTRICAL CHARACTERISTICS (CONT'D)

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CCOH}}$ | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & f_{C P}=0, C P=H \end{aligned}$ |  | - | - | - | mA |
| $\mathrm{I}_{\text {CCQL }}$ | Quiescent Power Supply Current $C P=L$ | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & f_{C P}=0, C P=L \end{aligned}$ |  | - | - | - | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Input Power Supply (5) Current (per Input @ TTL High) | $\mathrm{V}_{\mathrm{CC}}=$ Max. $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{CP}}=0$ |  | - | - | - | mA/ Input |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & \mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ | MIL. | - | - | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | - | - |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=M a x ., f_{C P}=10 \mathrm{MHz}$ <br> Outputs Open, $O E=L$ <br> CP $=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | - | - | mA |
|  |  |  | COM'L. | - | - | - |  |
|  |  | $V_{C C}=\text { Max.., }_{C P}=10 M H z$ <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ <br> CP $=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | MIL. | - | - | 55 |  |
|  |  |  | COM'L. | - | - | 45 |  |

## NOTES:

5. $I_{C C T}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $I_{C C Q H}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{C C}=I_{C C Q H}\left(C D_{H}\right)+I_{\mathrm{CCQL}}\left(1-\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+\mathrm{I}_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}}\right)$
$C D_{H}=$ Clock duty cycle high period.
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle TTL high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
$f_{C P}=$ Clock Input frequency.

## IDT39C09A/IDT39C11A SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Table I, II and III below define the timing characteristics of the IDT39C09A/11A over the operating voltage and temperature range. The tables are divided into three types of parameters: clock characteristics, combinational delays from inputs to outputs, and set-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., clock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal registers.
Measurements are made at 1.5 V with $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ and $\mathrm{V}_{I H}=3.0 \mathrm{~V}$. For three-state disable tests, $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ and measurement is to 0.5 V change on output voltage level. All outputs have maximum DC loading.

TABLE I
CYCLE TIME AND CLOCK CHARACTERISTICS

| TIME | COMMERCIAL | MILITARY |
| :--- | :---: | :---: |
| Minimum Clock LOW Time | 20 | 20 |
| Minimum Clock HIGH Time | 20 | 20 |

TABLE II
MAXIMUM COMBINATIONAL PROPAGATION DELAYS
$C_{L}=50 p F$ (except output disable test)

| FROM INPUT | COMMERCIAL |  | MILITARY |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Y}$ | $\mathbf{C}_{\boldsymbol{n}+\mathbf{4}}$ | $\mathbf{Y}$ | $\mathbf{C}_{\boldsymbol{n}+\mathbf{4}}$ |  |
| $\mathrm{D}_{\mathrm{i}}$ | 17 | 22 | 20 | 25 | ns |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | 29 | 34 | 29 | 34 | ns |
| OR $_{\mathrm{i}}$ | 17 | 22 | 20 | 25 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | 14 | - | 16 | ns |
| $\overline{\mathrm{ZERO}}$ | 29 | 34 | 30 | 35 | ns |
| $\overline{\text { OE LOW }}$ (enable) | 25 | - | 25 | - | ns |
| $\overline{\text { OE HIGH (disable) }}{ }^{(1)}$ | 25 | - | 25 | - | ns |
| Clock $\uparrow \mathrm{S}_{1} \mathrm{~S}_{0}=\mathrm{LH}$ | 39 | 44 | 45 | 50 | ns |
| Clock $\uparrow \mathrm{S}_{1} \mathrm{~S}_{0}=\mathrm{LL}$ | 39 | 44 | 45 | 50 | ns |
| Clock $\uparrow \mathrm{S}_{1} \mathrm{~S}_{0}=\mathrm{HL}$ | 44 | 49 | 53 | 58 | ns |

NOTE:

1. $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$

TABLE III
GUARANTEED SET-UP AND HOLD TIMES(1)

| FROM INPUT | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SET-UP <br> TIME | HOLD <br> TIME | SET-UP <br> TIME | HOLD <br> TIME |  |
| $\overline{\mathrm{RE}}$ | 19 | 4 | 19 | 5 | ns |
| $\mathrm{R}_{\mathrm{i}}^{(2)}$ | 10 | 4 | 12 | 5 | ns |
| PUP | 25 | 4 | 27 | 5 | ns |
| $\overline{\mathrm{FE}}$ | 25 | 4 | 27 | 5 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 18 | 4 | 18 | 5 | ns |
| $\mathrm{D}_{1}$ | 25 | 0 | 25 | 0 | ns |
| $\mathrm{OR}_{\mathrm{i}}$ | 25 | 0 | 25 | 0 | ns |
| $\mathrm{~S}_{0}, \mathrm{~S}_{1}$ | 25 | 0 | 29 | 0 | ns |
| $\overline{Z E R O}$ | 25 | 0 | 29 | 0 | ns |

## NOTES

1. All times relative to clock LOW-to-HIGH transition.
2. On IDT39C11, $R_{i}$ and $D_{i}$ are internally connected together and labeled $D_{1}$ Use $R_{i}$ set-up and hold times when D inputs are used to load register.


## IDT39C09B/IDT39C11B SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Table I, II and III below define the timing characteristics of the IDT39C09B/11B over the operating voltage and temperature range. The tables are divided into three types of parameters: clock characteristics, combinational delays from inputs to outputs, and set-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., clock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

Measurements are made at 1.5 V with $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}$. For three-state disable tests, $C_{L}=5.0 \mathrm{pF}$ and measurement is to 0.5 V change on output voltage level. All outputs have maximum DC loading.

TABLE I
CYCLE TIME AND CLOCK CHARACTERISTICS

| TIME | COMMERCIAL | MILITARY |
| :--- | :---: | :---: |
| Minimum Clock LOW Time | - | - |
| Minimum Clock HIGH Time | - | - |

TABLE II
MAXIMUM COMBINATIONAL PROPAGATION DELAYS
$C_{L}=50 \mathrm{pF}$ (except output disable test)

| FROM INPUT | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y | $C_{n+4}$ | Y | $C_{n+4}$ |  |
| $\mathrm{D}_{\mathrm{i}}$ | - | - | $-$ | - | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | - | - | - | - | ns |
| $\mathrm{OR}_{\mathrm{i}}$ | - | - | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | ns |
| $\overline{\text { ZERO }}$ | - | - | - | - | ns |
| $\overline{\mathrm{OE}}$ LOW (enable) | - | - | - | - | ns |
| $\overline{\mathrm{OE}} \mathrm{HIGH}$ (disable) ${ }^{(1)}$ | - | - | - | - | ns |
| Clock $\uparrow \mathrm{S}_{1} \mathrm{~S}_{0}=\mathrm{LH}$ | - | - | - | - | ns |
| Clock $\dagger \mathrm{S}_{1} \mathrm{~S}_{0}=\mathrm{LL}$ | - | - | - | - | ns |
| Clock $\uparrow \mathrm{S}_{1} \mathrm{~S}_{0}=\mathrm{HL}$ | - | - | - | - | ns |

## NOTE:

1. $C_{L}=5 p F$

TABLE III
GUARANTEED SET-UP AND HOLD TIMES(1)

| FROM INPUT | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SET-UP <br> TIME | HOLD <br> TIME | SET-UP <br> TIME | HOLD <br> TIME |  |
|  | - | - | - | - | ns |
| $\mathrm{R}_{\mathrm{i}}^{(2)}$ | - | - | - | - | ns |
| PUP | - | - | - | - | ns |
| $\overline{\mathrm{FE}}$ | - | - | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | ns |
| $\mathrm{D}_{1}$ | - | - | - | - | ns |
| $\mathrm{OR}_{\mathrm{i}}$ | - | - | - | - | ns |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | - | - | - | - | ns |
| $\overline{Z \overline{Z E R O}}$ | - | - | - | - | ns |

## NOTES:

1. All times relative to clock LOW-to-HIGH transition.
2. On IDT39C11, $R_{1}$ and $D_{1}$ are internally connected together and labeled $D_{1}$. Use $R_{1}$ set-up and hold times when $D$ inputs are used to load register.


## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

## SWITCHING WAVEFORMS



## INPUT/OUTPUT INTERFACE CIRCUITRY



DT49C410-007

Figure 1. Input Structure (All Inputs)

## TEST LOAD CIRCUIT



Figure 1. Switching Test Circuit (all outputs)

IDT49C410-008
Figure 2. Output Structure (All Outputs)

## MICROSLICE ${ }^{\text {м }}$ PRODUCT

## FEATURES:

- Low-power CEMOS ${ }^{\text {w }}$
-ICc (max.)
Military - 90 mA
Commercial - 75mA
- Fast
-IDT39C10B matches 2910A speeds
-IDT39C10C 30\% speed upgrade
- 33-Deep stack
-Accommodates highly nested loops and subroutines microcode
- 12-bit address width
- 12-bit internal loop counter
- 16 powerful microinstructions
- 3 enables control branch address sources
- Available in 40-pin DIP and 44-pin LCC
- Military product available 100\% screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT39C10 microprogram sequencers are designed for use in high-performance microprogram state machines. These micro-
program sequencers are intended for use in controlling the sequence of microinstructions executed in the microprogram memory. The IDT39C10s provide several conditional branch instructions that allow branching to any microinstruction within the 4K microword address space. A 33-deep last-in, first-out stack provides for a very powerful microprogram subroutine return linkage and looping capability. With this depth of a microprogram return stack, the microprogrammer has maximum flexibility in nesting subroutines and loops. The counter contained in the IDT39C10s provides for microinstruction loop counts of up to 4096, in terms of total count length.

The IDT39C10s provide a 12-bit address to the microprogram memory. This microprogram sequencer selects one of four sources for the address: these are (1) the microprogram address register, (2) external direct input, (3) internal register counter, and (4) the 33-deep LIFO stack. The microprogram counter usually contains an address that is one greater than the microinstruction currently being executed in the microprogram pipeline register.
The IDT39C10s are fabricated using CEMOS, a single-poly double metal CMOS technology designed for high-performance and high-reliability. The devices are pin-compatible, performanceenhanced, functional replacements for the 2910A.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




## PIN FUNCTIONS

| PIN NAME | DESCRIPTION | FUNCTION |
| :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{i}}$ | Direct Input Bit i | Direct input to register/counter and multiplexer $\mathrm{D}_{0}$ is LSB. |
| $I_{i}$ | Instruction Bit | Selects one-of-sixteen instructions. |
| $\overline{\mathrm{CC}}$ | Condition Code | Used as test criterion. Pass test is a LOW on CC. |
| $\overline{\text { CCEN }}$ | Condition Code Enable | Whenever the signal is $\mathrm{HIGH}, \overline{\mathrm{CC}}$ is ignored and the part operates as though $\overline{C C}$ were true (LOW). |
| Cl | Carry-In | Low order carry input to incrementer for microprogram counter. |
| $\overline{\mathrm{RLD}}$ | Register Load | When LOW forces loading of register/counter regardless of instruction or condition. |
| $\overline{\mathrm{OE}}$ | Output Enable | Three-state control of $Y_{i}$ outputs. |
| CP | Clock Pulse | Triggers all internal state changes at LOW-to-HIGH edge. |
| $\mathrm{V}_{\mathrm{Cc}}$ | 5 Volts |  |
| GND | Ground |  |
| $Y_{i}$ | Microprogram Address Bit i | Address to microprogram memory. $Y_{0}$ is LSB, $Y_{11}$ is MSB. |
| $\overline{\text { FULL }}$ | Full | Indicates that 33 items are on the stack. |
| $\overline{P L}$ | Pipeline Address Enable | Can select \#1 source (usually Pipeline Register) as direct input source. |
| $\overline{\text { MAP }}$ | Map Address Enable | Can select \#2 source (usually Mapping PROM or PLA) as direct input source. |
| $\overline{\text { VECT }}$ | Vector Address Enable | Can select \#3 source (for example, Interrupt Starting Address) as direct input source. |

## PRODUCT DESCRIPTION

The IDT39C10s are high-performance CMOS microprogram sequencers that are intended for use in very high-speed microprogrammable microprocessor applications. The sequencers allow for direct control of up to 4 K words of microprogram.
The heart of the microprogram sequencers is a 4-input multiplexer that is used to select one of four address sources to select the next microprogram address. These address sources include the register/counter, the direct input, the microprogram counter or the stack as the source for the address of the next microinstruction.
The register/counter consists of twelve D-type flip-flops which can contain either an address or a count. These edge-triggered flip-flops are under the control of a common clock enable as well as the four microinstruction control inputs. When the load control (RLD) is LOW, the data at the D-inputs is loaded into this register on the LOW-to-HIGH transition of the clock. The output of the register/counter is available at the multiplexer as a possible next address source for the microcode. Also, the terminal count output associated with the register/counter is available at the internal instruction PLA to be used as a condition code input for some of the microinstructions. The IDT39C10s contain a microprogram counter that usually contains the address of the next microinstruction compared to that currently being executed. The microprogram counter actually consists of a 12-bit incrementer followed by a 12-bit register. The microprogram counter will increment the address coming out of the sequencer going to the microprogram memory if the carry-in input to this counter is HIGH; otherwise, this address will be loaded into the microprogram counter. Normally, this carry-in input is set to the logic HIGH state so that the incrementer will be active. Should the carry-in input be set LOW, the same address is loaded into the microprogram counter. This is a technique that can be used to allow execution of the same microinstruction several times.
There are twelve D-inputs on the IDT39C10s that go directly to the address multiplexer. These inputs are used to provide a branch address that can come directly from the microcode or some other external source. The fourth input available to the multiplexer for next address control is the 33-deep, 12-bit wide LIFO stack. The LIFO stack provides return address linkage for subroutines and loops. The IDT39C10s contain a built-in stack pointer that always points to the last stack location written. This allows for stack reference operations, usually called loops, to be performed without popping the stack.
The stack pointer internal to the IDT39C10s is actually an up/down counter. During the execution of microinstructions one, four and five, the PUSH operation may occur depending on the state of the condition code input. This causes the stack pointer to be incremented by one and the stack to be written with the required return linkage (the value contained in the microprogram counter). On the microprogram cycle following the

PUSH, this new return linkage data that was in the microprogram counter is now at the new location pointed to by the stack pointer. Thus, any time the multiplexer looks at the stack, it will see this data on the top of the stack.

During five different microinstructions, a pop operation associated with the stack may occur. If the pop occurs, the stack pointer is decremented at the next LOW-to-HIGH transition of the clock. A pop decrements the stack pointer which is the equivalent of removing the old information from the top of the stack.
The IDT39C10s are designed so that the stack pointer linkage allows any sequence of pushes, pops or stack references to be used. The depth of the stack can grow to a full 33 locations. After a depth of 33 is reached, the FULL output goes LOW. If further PUSHes are attempted when the stack is full, the stack information at the top of the stack will be destroyed but the stack pointer will not end around. It is necessary to initialize the stack pointer when power is first turned on. This is performed by executing a RESET instruction (Instruction 0). This sets the stack pointer to the stack empty position-the equivalent depth of 0 . Similarly, a pop from an empty stack may place unknown data on the $Y$ outputs, but the stack pointer is designed so as not to end around. Thus, the stack pointer will remain at the 0 or stack empty location if a pop is executed while the stack is already empty.
The IDT39C10s' internal 12-bit register/counter is used during microinstructions eight, nine and fifteen. During these instructions, the 12-bit counter acts as a down counter and the terminal count (count $=0$ ) is used by the internal instruction PLA as an input to control the microinstruction branch test capability. The design of the internal counter is such that if it is preloaded with a number N , and then this counter is used in a microprogram loop, the actual sequence in the loop will be executed $\mathrm{N}+1$ times. Thus, it is possible to load the counter with a count of 0 and this will result in the microcode being executed one time. The 3-way branch microinstruction, Instruction 15 , uses both the loop counter and the external condition code input to control the final source address from the Y outputs of the microprogram sequencer. This 3 -way branch may result in the next address coming from the $D$ inputs, the stack or the microprogram counter.
The IDT39C10s provide a 12-bit address at the Y outputs that are under control of the $\overline{O E}$ input. Thus, the outputs can be put in the three-state mode, allowing the writeable control store to be loaded or certain types of external diagnostics to be executed.
In summary, the IDT39C10s are the most powerful microprogram sequencers currently available. They provide the deepest stack, the highest performance, and the lowest power dissipation for today's microprogrammed machine design.

FIGURE 1. IDT39C10B FLOW DIAGRAMS

| 0 Jump Zero (JZ) | 1 Cond JSB PL (CJS) | 2 Jump Map (JMAP) |
| :---: | :---: | :---: |
| 3 Cond Jump PL (CJP) | 4 Push/Cond LD CNTR (PUSH) | 5 Cond JSB R/PL (JSRP) |
| 6 Cond Jump Vector (CJV) | 7 Cond JUMP R/PL (JRP) |  |
| 8 Repeat Loop, CNTR $\neq 0$ (RFCT) | 9 Repeat PL, CNTR $\neq 0$ (RPCT) | 10 Cond Return (CRTN) |
| 11 Cond Jump PL \& POP (CJPP) | 12 LD CNTR \& Continue (LDCT) | 13 Test End Loop (LOOP) |
| 14 Continue (CONT) | 15 Three-Way Branch (TWB) |  |

## IDT39C10 OPERATION

The IDT39C10s are CMOS pin-compatible implementations of the Am2910 \& 2910A microprogram sequencers. The IDT39C10s' microprogram is functionally identical except that it provides a 33-deep stack to give the microprogrammer more capability in terms of microprogram subroutines and microprogram loops. The definition of each microprogram instruction is shown in the table of instructions. This table shows the results of each instruction in terms of controlling the multiplexer which determines the $Y$ outputs, and in controlling the signals that can be used to enable various branch address sources ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}, \overline{\mathrm{VECT}}$ ). The operation of the register/counter and the 33-deep stack after the next LOW-to-HIGH transition of the clock are also shown. The internal multiplexer is used to select which of the internal sources is used to drive the Y outputs. The actual value loaded into the microprogram counter is either identical to the $Y$ output or the $Y$ output value is incremented by 1 and placed in the microprogram counter. This function is under the control of the carry input. For each of the microinstruction inputs, only one of the three outputs ( $\overline{P L}, \overline{M A P}$ or $\overline{V E C T}$ ) will be LOW. Note that this function is not determined by any of the possible condition code inputs. These outputs can be used to control the three-state selection of one of the sources for the microprogram branches.

Two inputs, $\overline{\mathrm{CC}}$ and $\overline{\mathrm{CCEN}}$, can be used to control the conditional instructions. These are fully defined in the table of instructions. The $\overline{R L D}$ input can be used to load the internal register/ counter at any time. When this input is LOW, the data at the D inputs will be loaded into this register/counter on the LOW-toHIGH transition of the clock. Thus, the RLD input overrides the internal hold or decrement operations specified by the various microinstructions. The $\overline{\mathrm{OE}}$ input is normally LOW and is used as the three-state enable for the $Y$ outputs. The internal stack in the IDT39C10s is a last-in, first-out memory that is 12 -bits in width and 33 words deep. It has a stack pointer that addresses the stack and always points to the value currently on the top of the stack. When instruction 0 (RESET) is executed, the stack pointer is initialized to the top of the stack which is, by definition, the stack empty condition. Thus, the contents of the top of the stack are undefined until the forced PUSH occurs. A pop performed while the stack is empty will not change the stack pointer in any way; however, it will result in unknown data at the $Y$ outputs.

By definition, the stack is full any time 33 more PUSHes than pops have occurred since the stack was last empty. When this happens, the FULL flag will go LOW. This signal first goes LOW on the microcycle after the 33 pushes occur. When this signal is LOW, no additional pushes should be attempted or the information on the top of the stack will be lost.

## THE IDT39C10 INSTRUCTION SET

This data sheet contains a block diagram of the IDT39C10 microprogram sequencers. As can be seen, the devices are controlled by a 4-bit microinstruction word $\left(I_{3}-I_{0}\right)$. Normally, this word is supplied from one 4-bit field of the microinstruction word associated with the entire state machine system. These four bits provide for the selection of one the sixteen powerful instructions associated with selecting the address of the next microinstruction. Unused Y outputs can be left open; however, the corresponding most significant $D$ inputs should be tied to ground for smaller microwords. This is necessary to make sure the internal operation of the counter is proper should less than 4 K of microcode be implemented. As shown in the block diagram, the inter-
nal instruction PLA uses the four instruction inputs as well as the $\overline{C C}, \overline{C C E N}$ and the internal counter $=0$ line for controlling the sequencer. This internal instruction PLA provides all of the necessary internal control signals to control each particular part of the microprogram sequencer. The next address at the $Y$ outputs of the IDT39C10s can be from one of four sources. These include the internal microprogram counter, the last-in first-out stack, the register/ counter and the direct inputs.

The following paragraphs will describe each instruction associated with the IDT39C10s. As a part of the discussion, an example of each instruction is shown in Figure 1. The purpose of the examples is to show microprogram flow. Thus, in each example the microinstruction currently being executed has a circle around it. That is, this microinstruction is assumed to be the contents of the pipeline register at the output of the microprogram memory. In these drawings, each of the dots refers to the time that the contents of the microprogram memory word would be in the pipeline register and currently being executed.

## INSTRUCTION 0— JUMP 0 (JZ)

This instruction is used at power-up time or at any restart sequence when the need is to reset the stack pointer and jump to the very first address in microprogram memory. The jump 0 instruction does not change the contents of the register/counter.

## INSTRUCTION 1-

## CONDITIONAL JUMP TO SUBROUTINE (CJS)

The conditional jump to subroutine instruction is the one used to call microprogram subroutines. The subroutine address will be contained in the pipeline register and presented at the D inputs. If the condition code test is passed, a branch is taken to the subroutine. Referring to the flow diagram for the IDT39C10s shown in Figure 1, we see that the contents of the microprogram counter is 68. This value is pushed onto the stack and the top of stack pointer is incremented. If the test is failed, then this conditional jump to subroutine instruction behaves as a simple continue. That is, the contents of microinstruction address 68 is executed next.

## INSTRUCTION 2JUMP MAP (JMAP)

This sequencer instruction can be used to start different microprogram routines based on the machine instruction opcode. This is typically accomplished by using a mapping PROM as an input to the $D$ inputs on the microprogram sequencer. The JMAP instruction branches to the address appearing on the Dinputs. In the flow diagram shown in Figure 1, we see that the branch actually will be to the contents of microinstruction 85 and this instruction will be executed next.

## INSTRUCTION 3- <br> CONDITIONAL JUMP PIPELINE (CJP)

The simplest branching control available in the IDT39C10 microprogram sequencers is that of conditional jump to address. In this instruction, the jump address is usually contained in the microinstruction pipeline register and presented to the $D$ inputs. If the test is passed, the jump is taken while, if the test fails, this instruction executes as a simple continue. In the example shown in the flow diagrams of Figure 1, we see that if the test is passed, the next microinstruction to be executed is the contents of address 25 . If the test is failed, the microcode simply continues to the contents of the next instruction.

IDT39C10 INSTRUCTION OPERATIONAL SUMMARY

| $\mathrm{I}_{3}-\mathrm{I}_{0}$ | MNEMONIC | CC | COUNTER TEST | STACK | ADDRESS SOURCE | REGISTER/ COUNTER | ENABLE SELECT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | JZ | X | X | CLEAR | 0 | NC | PL |
| 1 | CJS | PASS FAIL | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 2 | JMAP | X | X | NC | D | NC | MAP |
| 3 | CJP | PASS FAIL | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} D \\ P C \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 4 | PUSH | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | PUSH PUSH | $\begin{aligned} & \mathrm{PC} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \text { LOAD } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 5 | JSRP | PASS FAIL | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | PUSH PUSH | $\begin{aligned} & D \\ & R \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 6 | CJV | PASS FAIL | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { VECT } \\ & \text { VECT } \end{aligned}$ |
| 7 | JRP | PASS FAIL | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 8 | RFCT | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{gathered} \mathrm{NC} \\ \mathrm{DEC} \end{gathered}$ | $\begin{aligned} & \mathrm{PL} \\ & \mathrm{PL} \end{aligned}$ |
| 9 | RPCT | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \text { PC } \\ \mathrm{D} \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{DEC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PI } \end{aligned}$ |
| 10 | CRTN | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \mathrm{NC} \end{aligned}$ | STACK PC | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 11 | CJPP | PASS FAIL | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{POP} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} D \\ P C \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{PL} \\ & \mathrm{PL} \end{aligned}$ |
| 12 | LDCT | X | X | NC | PC | LOAD | PL |
| 13 | LOOP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 14 | CONT | X | X | NC | PC | NC | PL |
| 15 | TWB | PASS <br> PASS <br> FAIL <br> FAIL | $\begin{gathered} =0 \\ \text { NOT }=0 \\ =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { POP } \\ & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { PC } \\ D \\ \text { STACK } \end{gathered}$ | NC <br> DEC <br> NC <br> DEC | PL <br> PL <br> PL <br> PL |

$N C=$ no change; $D E C=$ decrement

## INSTRUCTION 4-

## PUSH/CONDITIONAL LOAD COUNTER (PUSH)

With this instruction, the counter can be conditionally loaded during the same instruction that pushes the current value of the microprogram counter on to the stack. Under any condition independent of the conditional testing, the microprogram counter is pushed on to the stack. If the conditional test is passed, the counter will be loaded with the value on the $D$ inputs to the sequencer. If the test fails, the contents of the counter will not change. The PUSH/conditional load counter instruction is used in conjunction with the loop instruction (Instruction 13), the repeat file based on the counter instruction (Instruction 9) or the 3-way branch instruction (Instruction 15).

## INSTRUCTION 5-

## CONDITIONAL JUMP TO SUBROUTINE R/PL (JSRP)

Subroutines may be called by a conditional jump subroutine from the internal register or from the external pipeline register. In this instruction the contents of the microprogram counter are pushed on the stack and the branch adddress for the subroutine call will be taken from either the internal register/counter or the external pipeline register presented to the $D$ inputs. If the conditional test is passed, the subroutine address will be taken from the pipeline register. If the conditional test fails, the branch
address is taken from the internal register/counter. An example of this is shown in the flow diagram of Figure 1.

## INSTRUCTION 6-

## CONDITIONAL JUMP VECTOR (CJV)

The conditional jump vector instruction is similar to the jump map instruction in that it allows a branch operation to a microinstruction as defined from some external source. This instruction is similar to the jump map instruction except that it is conditional. The jump map instruction is unconditional. If the conditional test is passed, the branch is taken to the new address on the Dinputs. If the conditional test is failed, no branch is taken but rather the microcode simply continues to the next sequential microinstruction. When this instruction is executed, the VECT output is LOW unconditionally. Thus, an external 12-bit field can be enabled on to the D inputs of the microprogram sequencer.

## INSTRUCTION 7-

## CONDITIONAL JUMP R/PL (JRP)

The conditional jump register/counter or external pipeline register always causes a branch in microcode. This jump will be to one of two different locations in the microcode address space. If the test is passed, the jump will be to the address presented on the $D$ inputs to the microprogram sequencer. If the conditional test fails, the branch will be to the address contained in the internal register/counter.

## INSTRUCTION 8- <br> REPEAT LOOP COUNTER NOT EQUAL TO 0 (RFCT)

This instruction utilizes the loop counter and the stack to implement microprogrammed loops. The start address for the loop would be initialized by using the PUSH/conditional load counter instruction. Then, when the repeat loop instruction is executed, if the counter is not equal to 0 , the next microword address will be taken from the stack. This will cause a loop to be executed as shown in the Figure 1 flow diagram. Each time the microcode sequence goes around the loop, the counter is decremented. When the counter reaches 0 , the stack will be popped and the microinstruction address will be taken from the microprogram counter. This instruction performs a timed wait or allows a single sequence to be executed the desired number of times. Remember, the actual number of loops performed is equal to the value in the counter plus 1.

## INSTRUCTION 9-

REPEAT PIPELINE COUNTER NOT EQUAL TO 0 (RPCT)
This instruction is another technique for implementing a loop using the counter. Here, the branch address for the loop is contained in the pipeline register. This instruction does not use the stack in any way as a part of its implementation. As long as the counter is not equal to 0 , the next microword address will be taken from the $D$ inputs of the microprogram sequencer. When the counter reaches 0 , the internal multiplexer will select the address source from the microprogram counter, thus causing the microcode to continue on and leave the loop.

## INSTRUCTION 10- <br> CONDITIONAL RETURN (CRTN)

The conditional return instruction is used for terminating subroutines. The fact that it is conditional allows the subroutine either to be ended or to continue. If the conditional test is passed, the address of the next microinstruction will be taken from the stack and it will be popped. If the conditional test fails, the next microinstruction address will come from the internal microprogram counter. This is depicted in the flow diagram of Figure 1. It is important to remember that every subroutine call must somewhere be followed by a return from subroutine call in order to have an equal number of pushes and pops on the stack.

## INSTRUCTION 11- <br> CONDITIONAL JUMP PIPELINE AND POP (CJPP)

The conditional jump pipeline and pop instruction is a technique for exiting a loop from within the middle of the loop. This is depicted fully in the flow diagrams for the IDT39C10s as shown in Figure 1. The conditional test input for this instruction results in a branch being taken if the test is passed. The address selected will be that on the $D$ inputs to the microprogram sequencer and since the loop is being terminated, the stack will be popped. Should the test be failed on the conditional test inputs, the microprogram will simply continue to the next address as taken from the microprogram counter. The stack will not be affected if the conditional test input is failed.

## INSTRUCTION 12- <br> LOAD COUNTER AND CONTINUE (LDCT)

The load counter and continue instruction is used to place a value on the $D$ inputs in the register/counter and continue to the next microinstruction.

## INSTRUCTION 13TEST END OF LOOP (LOOP)

The test end of loop instruction is used as a last instruction in a loop associated with the stack. During this instruction, if the conditional test input is failed, the loop branch address will be that on the stack. Since we may go around the loop a number of times, the stack is not popped. If the conditional test input is passed, then the loop is terminated and the stack is popped. Notice that the loop instruction requires a PUSH to be performed at the instruction immediately prior to the loop return address. This is necessary so as to have the correct address on the stack before the loop operation. It is for this reason that the stack pointer always points to the last thing written on the stack.

## INSTRUCTION 14CONTINUE (CONT)

The continue instruction is a simple instruction whereby the address for the microinstruction is taken from the microprogram counter. This instruction simply causes sequential program flow to the next microinstruction in microcode memory.

## INSTRUCTION 15- <br> THREE WAY BRANCH (TWB)

The three-way branch instruction is used for looping while waiting for a conditional event to come true. If the event does not come true after some number of microinstructions, then a branch is taken to another microprogram sequence. This is depicted in Figure 1 showing the IDT39C10s' flow diagrams and is also described in full detail in the IDT39C10s' instruction operational summary. Operation of the instruction is such that any time the external conditional test input is passed, the next microinstruction will be that associated with the program counter and the loop will be left. The stack is also popped. Thus, the external test input overrides the other possibilities. Should the external conditional test input not be true, then the rest of the operation is controlled by the internal counter. If the counter is not equal to 0 , the loop is taken by selecting the address on the top of the stack as the address out of the Y outputs of the IDT39C10s. In addition, the counter is decremented. Should the external conditional test input be failed and the counter also have counted to 0 , then this instruction "times out." The result is that the stack is popped and a branch is taken to the address presented to the $D$ inputs of the IDT39C10 microprogram sequencers. This address is usually provided by the external pipeline register.

## CONDITIONAL TEST

Throughout this discussion we have talked about microcode passing the conditional test. There are actually two inputs associated with the conditional test input. These include the CCEN and the $\overline{\mathrm{CC}}$ inputs. The $\overline{\mathrm{CCEN}}$ input is a condition code enable. Whenever the $\overline{C C E N}$ input is HIGH, the $\overline{\mathrm{CC}}$ input is ignored and the device operates as though the $\overline{\mathrm{CC}}$ input were true (LOW). Thus, a fail of the external test condition can be defined as $\overline{\text { CCEN }}$ equals LOW and $\overline{\mathrm{CC}}$ equals HIGH. A pass condition is defined as a $\overline{C C E N}$ equal to HIGH or a $\overline{C C}$ equal to LOW. It is important to recognize the full function of the condition code enable and the condition code inputs in order to understand when the test is passed or failed.

## IDT39C10 INSTRUCTIONS

| $\mathrm{I}_{3}-\mathrm{I}_{0}$ | MNEMONIC | NAME | REG/ CNTR CONTENTS | $\overline{\text { FAIL }} \overline{\text { CCEN }}=\text { LOW and } \overline{C C}=\mathrm{HIGH}$ |  | $\begin{gathered} \text { PASS } \\ \overline{\text { CCEN }}=\text { HIGH or } \overline{C C}=\text { LOW } \end{gathered}$ |  | REG/ CNTR | ENABLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{Y}$ | STACK | Y | STACK |  |  |
| 0 | JZ | Jump Zero | X | 0 | CLEAR | 0 | CLEAR | HOLD | PL |
| 1 | CJS | Cond JSB PL | X | PC | HOLD | D | PUSH | HOLD | PL |
| 2 | JMAP | Jump Map | X | D | HOLD | D | HOLD | HOLD | MAP |
| 3 | CJP | Cond Jump PL | X | PC | HOLD | D | HOLD | HOLD | PL |
| 4 | PUSH | PUSH/Cond Ld Cntr | X | PC | PUSH | PC | PUSH | Note 1 | PL |
| 5 | JSRP | Cond JSB R/PL | X | R | PUSH | D | PUSH | HOLD | PL |
| 6 | CJV | Cond Jump Vector | X | PC | HOLD | D | HOLD | HOLD | VECT |
| 7 | JRP | Cond Jump R/PL | x | R | HOLD | D | HOLD | HOLD | PL |
| 8 | RFCT | Repeat Loop, CNTR $\neq 0$ | $\neq 0$ | F | HOLD | F | HOLD | DEC | PL |
|  |  |  | = 0 | PC | POP | PC | POP | HOLD | PL |
| 9 | RPCT | Repeat PL, CNTR $\neq 0$ | $\neq 0$ | D | HOLD | D | HOLD | DEC | PL |
|  |  |  | = 0 | PC | HOLD | PC | HOLD | HOLD | PL |
| 10 | CRTN | Cond RTN | $x$ | PC | HOLD | F | POP | HOLD | PL |
| 11 | CJPP | Cond Jump PL \& POP | X | PC | HOLD | D | POP | HOLD | PL |
| 12 | LDCT | LD Contr \& Continue | X | PC | HOLD | PC | HOLD | LOAD | PL |
| 13 | LOOP | Test End Loop | X | F | HOLD | PC | POP | HOLD | PL |
| 14 | CONT | Continue | x | PC | HOLD | PC | HOLD | HOLD | PL |
| 15 | TWB | Three Way Branch | $\neq 0$ | F | HOLD | PC | POP | DEC | PL |
|  |  |  | $=0$ | D | POP | PC | POP | HOLD | PL |

NOTE: 1. If $\overline{\mathrm{CCEN}}=$ LOW and $\overline{\mathrm{CC}}=\mathrm{HIGH}$, hold; else load. $\mathrm{X}=$ Don't Care.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5^{(3)}$ to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $P_{T}$ maximum can only be achieved by excessive $\mathrm{I}_{\mathrm{OL}}$ or $\mathrm{I}_{\mathrm{OH}}$
3. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$
Min. $=+4.75 \mathrm{~V}$
Max. $=+5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{LC}}=+0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  |  | MIN. | TYP.(2) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level(4) |  |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level( ${ }^{(4)}$ |  |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max.}^{\text {, }}$ V ${ }_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $1 / \mathrm{L}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. |  | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}^{\mathrm{OH}} \mathrm{I}=-15 \mathrm{~mA}$ COM'L. |  | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. |  | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. |  | - | 0.3 | 0.5 |  |
| loz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{cc}}$ |  | - | - | 40 |  |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 V^{(3)}$ |  |  | -30 | - | -130 | mA |
| $\mathrm{I}_{\mathrm{CCOH}}$ | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & V_{\mathrm{HC}} \leq V_{\mathrm{IN}_{N}} V_{I N} \leq V_{L C} \\ & f_{\mathrm{CP}}=0, C P=H \end{aligned}$ |  |  | - | - | - | mA |
| I ccol | Quiescent Power Supply Current $C P=L$ | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & V_{\mathrm{HC}} \leq V_{\mathrm{IN}}, V_{I N} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=0, C P=L \end{aligned}$ |  |  | - | - | - | mA |
| $\mathrm{I}_{\text {ccot }}$ | Quiescent Input Power Supply (5) Current (per Input @ TTL High) | $V_{C C}=M a x . V_{I N}=3.4 V, f_{C P}=0$ |  |  | - | - | - | $\begin{aligned} & \mathrm{mA/} \\ & \text { Input } \end{aligned}$ |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}_{1} \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}^{\prime}} V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \end{aligned}$ |  | MIL. | - | - | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  |  | COM'L. | - | - | - |  |
| ${ }^{\text {cc }}$ | Total Power ${ }^{(6)}$ Supply Current | $\begin{aligned} & V_{C C}=\text { Max., } F_{C}=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \\ & C P=50 \% \text { Duty cycle } \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \end{aligned}$ |  | MIL. | - | - | - | mA |
|  |  |  |  | COM'L. | - | - | - |  |
|  |  | $V_{C C}=M a x ., F_{C}=10 \mathrm{MHz}$ <br> Outputs Open, $\mathrm{OE}=\mathrm{L}$ $C P=50 \% \text { Duty cycle }$ $\mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  | MIL. | - | 55 | 90 |  |
|  |  |  |  | COM'L. | - | 55 | 75 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
5. $I_{C C Q T}$ is derived by measuring the total current with all the inputs tied together @ 3.4 V , subtracting out $\mathrm{I}_{\mathrm{CCOH}}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{\mathrm{CC}}=I_{\mathrm{CCOH}}\left(\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCQL}}\left(1-\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+I_{\mathrm{CCD}}\left({ }^{(f} \mathrm{CP}\right)$
$C D_{H}=$ Clock duty cycle high period.
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle TTL high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
$f_{C P}=$ Clock Input frequency.

IDT39C10B AC ELECTRICAL CHARACTERISTICS
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military), $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial)

## I. SET-UP AND HOLD TIMES

| INPUTS | $\mathbf{t}_{(\mathbf{s})}$ |  | $\mathbf{t}_{(\mathbf{h})}$ |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. $^{2}$ | MIL. | COM'L. $^{\prime}$ | MIL. |  |
| $\mathrm{D}_{\mathbf{i}} \rightarrow \mathrm{R}$ | 16 | 16 | 0 | 0 | ns |
| $\mathrm{D}_{\mathrm{i}} \rightarrow$ PC | 30 | 30 | 0 | 0 | ns |
| $\mathrm{I}_{\mathbf{0}-3}$ | 35 | 38 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 24 | 35 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 24 | 35 | 0 | 0 | ns |
| Cl | 18 | 18 | 0 | 0 | ns |
| $\overline{\mathrm{RLD}}$ | 19 | 20 | 0 | 0 | ns |

## II. COMBINATIONAL DELAYS

| INPUTS | Y |  | $\overline{\text { PL, }}$ VECT, $\overline{M A P}$ |  | $\overline{\text { FULL }}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{D}_{0-11}$ | 20 | 25 | - | - | - | - | ns |
| $\mathrm{I}_{0-3}$ | 35 | 40 | 30 | 35 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 30 | 36 | - | - | - | - | ns |
| $\overline{\text { CCEN }}$ | 30 | 36 | - | - | - | - | ns |
| CP | 40 | 46 | - | - | 31 | 35 | ns |
| $\overline{\mathrm{OE}}{ }^{(1)}$ | 25/27 | 25/30 | - | - | - | - | ns |

## NOTE:

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$.

## III. CLOCK REQUIREMENTS

|  | COM'L. | MIL. | UNITS |
| :--- | :---: | :---: | :---: |
| Minimum clock LOW time | 20 | 25 | ns |
| Minimum clock HIGH time | 20 | 25 | ns |
| Minimum clock period | 50 | 51 | ns |

IDT39C10C AC ELECTRICAL CHARACTERISTICS
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military), $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial)

## I. SET-UP AND HOLD TIMES

| INPUTS | $\mathbf{t}_{(\mathbf{s})}$ |  | $\mathbf{t}_{(\mathbf{h})}$ |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{D}_{\mathrm{i}} \rightarrow \mathrm{R}$ | 6 | 7 | 0 | 0 | ns |
| $\mathrm{D}_{\mathrm{i}} \rightarrow \mathrm{PC}$ | 13 | 15 | 0 | 0 | ns |
| $\mathrm{I}_{0-3}$ | 23 | 25 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 15 | 18 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 15 | 18 | 0 | 0 | ns |
| Cl | 6 | 7 | 0 | 0 | ns |
| $\overline{\mathrm{RLD}}$ | 11 | 12 | 0 | 0 | ns |

## II. COMBINATIONAL DELAYS

| INPUTS | Y |  | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ |  | $\overline{\text { FULL }}$ |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. |  |
| $\mathrm{D}_{0-11}$ | 12 | 15 | - | - | - | - | ns |
| $\mathrm{I}_{0-3}$ | 20 | 25 | 13 | 15 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 16 | 20 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 16 | 20 | - | - | - | - | ns |
| CP | 28 | 33 | - | - | 22 | 25 | ns |
| $\overline{\mathrm{OE}}{ }^{(1)}$ | $10 / 10$ | $13 / 13$ | - | - | - | - | ns |

## NOTE:

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $C_{L}=5 \mathrm{pF}$.

## III. CLOCK REQUIREMENTS

|  | COM'L. | MIL. | UNITS |
| :--- | :---: | :---: | :---: |
| Minimum clock LOW time | 18 | 20 | ns |
| Minimum clock HIGH time | 17 | 20 | ns |
| Minimum clock period | 35 | 40 | ns |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 1 VVs |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Fig. 3 |

## IDT39C10B INPUT/OUTPUT INTERFACE CIRCUITRY



Figure 1. Input Structure (All Inputs)


1DT39C10B-008
Figure 2. Output Structure (All Outputs)


MSD39C60-013
Figure 3. Output Load Circuit


## FEATURES:

- Fast
-IDT39C203 matches 29203 speeds
- IDT39C203A 20\% speed upgrade
- Low-power CMOS
-Commercial -60mA (max.)
-Military - 70mA (max.)
- Pin-compatible, performance-enhanced functional replacement for the 29203
- Cascadable to $8,12,16$, etc. bits
- Infinitely expandable register file
- Improved I/O capability
-DA, DB and Y ports are bidirectional
- Performs BCD arithmetic
-Features automatic BCD add, subtract and conversion between binary and $B C D$
- On-chip parity generation and sign extension logic
-Provides parity across the entire ALU output and sign extension at any slice boundary
- On-chip normalization logic
-Floating point mantissa and exponent easily developed using single microcycle per shift
- On-chip multiplication and division logic
- Two bidirectional data lines
- Packaged in 48-pin DIP and 52-pin LCC
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## MICROSLICE ${ }^{\text {TM }}$ PRODUCT <br> DESCRIPTION:

The IDT39C203s are four-bit expandable, high-performance CMOS microprocessor slices. Along with the standard features associated with the IDT39C01s and IDT39C03s, the IDT39C203s also incorporate additional enhancements for arithmeticoriented processors.

These extremely low-power yet high-speed three-port threeaddress architectured microprocessors consist of a 16 -word by 4-bit dual-port RAM with latches on both outputs, highperformance ALU and shifter, a flexible Q Register with shifter input, and nine-bit instruction decoder. Additionally, special instructions which allow the easy implementation of multiplication, division, normalization, BCD arithmetic and conversion are standard on the IDT39C203s. Both devices are easily expandable in 4 -bit increments.
They are pin-compatible, functional replacements for all versions of the 29203. The fastest version, the IDT39C203A, is a $20 \%$ speed upgrade from the normal 29203 device. The IDT39C203 meets the 29203 speeds.
The IDT39C203s are fabricated using CEMOS ${ }^{\text {™ }}$, a single-poly, double metal CMOS technology designed for high-performance and high-reliability.
Military product is $100 \%$ screened to MIL-STD-883, Class B, making them ideally suited to military temperature applications.

## PIN CONFIGURATIONS



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc


FUNCTIONAL BLOCK DIAGRAM



16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT

## FEATURES:

- Low Power CEMOS
- Military - 100 mA (max.)
- Commercial - 85mA (max.)
- Fast
- Data in to error detect IDT39C60A - 20ns (max.), IDT39C60-1 - 25ns (max.) IDT39C60-32ns (max.)
- Data in to corrected data out IDT39C60A - 30ns (max.), IDT39C60-1 - 52 ns (max.)
IDT39C60 - 65ns (max.)
- Improves system memory reliability
- Corrects all single-bit errors, detects all double and some triple-bit errors
- Cascadable
- Data words up to 64-bits
- Built-in diagnostics
- Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables
- Available in 48-pin DIP, 52-pin LCC, as well as space-efficient 48-pin SHRINK-DIP ( 70 mil pin centers) and 48-pin LCC
- Pin-compatible, functional equivalent to all versions of the 2960
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate check bits on a 16 -bit data field according to a modified Hamming Code and cofrect the data word when check bits are supplied. When performing a read operation from memory, the IDT39C60s will correct $100 \%$ of all single bit errors, will detect all double bit errors and some triple bit errors.

The IDT39C60s are easily cascadable from 16 bits up to 64 bits. Sixteen-bit systems use 6 check bits, 32 -bit systems use 7 check bits and 64 -bit systems use 8 check bits. For all three configurations, the error syndrome is made available.
All incorporate 2 built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostic functions.

The IDT39C60s are pin-compatible, performance-enhanced functional replacements for all versions of the 2960. They are fabricated using CEMOS ${ }^{\text {M }}$, a single poly, double metal CMOS technology designed for high-performance and high-reliability. The devices are packaged in either 48-pin DIPs or 48-pin and 52 -pin LCCs. Military product is $100 \%$ screened to MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## PIN DESCRIPTIONS

| PIN NAME | 1/O | DESCRIPTION |
| :---: | :---: | :---: |
| DATA $_{0-15}$ | 1/O | 16 bidirectional data lines. They provide input to the Data Input Latch, and receive output from the Data Output Latch. DATA ${ }_{0}$ is the least significant bit; DATA 15 the most significant. |
| $\mathrm{CB}_{0-6}$ | 1 | Seven check bit input lines. The check bit lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32- and 64-bit configurations. |
| $L E_{1 N}$ | 1 | Latch Enable - Data Input Latch. Controls latching of the input data. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state. |
| GENERATE | 1 | Generate Check Bits input. When this input is LOW, the EDC is in the Check Bit Generate mode. When HIGH, the EDC is in the Detect mode or Correct mode. In the Generate mode the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. In the Detect or Correct modes the EDC detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct mode, single-bit errors are also automatically corrected - corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates, in a coded form, the number of errors and the bit-in-error. |
| $\mathrm{SC}_{0-6}$ | 0 | Syndrome/Check Bit outputs. These seven lines hold the check/partial-check bits when the EDC is in Generate mode, and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct Modes. These are 3state outputs. |
| $\overline{\mathrm{OE}}_{S C}$ | 1 | Output Enable - Syndrome/Check Bits. When LOW, the 3-state output lines $\mathrm{SC}_{0-6}$ are enabled. When HIGH, the SC outputs are in the high impedance state. |
| $\overline{\text { ERROR }}$ | 0 | Error Detected output. When the EDC is in Detect or Correct Mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate mode, ERROR is forced HIGH. (In a 64-bit configuration, $\overline{\text { ERROR }}$ must be implemented externally.) |
| $\overline{\text { MULT ERROR }}$ | 0 | Multiple Errors Detected output. When the EDC is in Detect or Correct mode, this output if LOW indicates that there are two or more bit errors that have been detected. If HIGH, this indicates that either one or no errors have been detected. In Generate mode, $\overline{\text { MULT ERROR }}$ is forced HIGH. (In a 64 -bit configuration, $\overline{\text { MULT ERROR }}$ must be implemented externally.) |
| CORRECT | 1 | Correct input. When HIGH, this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction. |
| LE OUT | 1 | Latch Enable - Data Output Latch. Controls the latching of the Data Output Latch. When LOW, the Data Output Latch is latched to its previous state. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are disabled with its contents unchanged if the EDC is in Generate mode. |
| $\begin{aligned} & \overline{\overline{O E}} \text { BYTE }_{0} \\ & \overline{\mathrm{OE}} \mathrm{BYTE}_{1} \end{aligned}$ | 1 | Output Enable - Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW, these lines enable the Data Output Latch, and when HIGH these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time. |
| PASS THRU | 1 | Pass Thru input. This line when HIGH forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs $\left(\mathrm{SC}_{0-6}\right)$ and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch. |
| DIAG MODE ${ }_{0-1}$ | 1 | Diagnostic Mode Select. These two lines control the initialization and diagnostic operation of the EDC. |
| CODE $1 \mathrm{D}_{0-2}$ | 1 | Code Identification inputs. These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16-, 32- and 64-bits and their respective modified Hamming codes are designated $16 / 22,32 / 39$ and $64 / 72$. Special CODE ID input 001 $\left(I D_{2}, I D_{1}, I D_{0}\right)$ is also used to instruct the EDC that the signals CODE $I D_{0-2}$, DIAG MODE $0-1$, CORRECT and PASS THRU are to be taken from the diagnostic latch rather than the control lines. |
| LE DIAG | 1 | Latch Enable - Diagnostic Latch. The Diagnostic Latch follows the 16-bit data on the input lines when HIGH. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE ID $0_{0-2}$, DIAG MODE Mo-1 $^{1}$, CORRECT and PASS THRU. |

## PRODUCT DESCRIPTION

The IDT39C60 EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics. As shown in the Functional Block Diagram, the device consists of the following:

- Data Input Latch
- Data Output Latch
- Diagnostic Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Control Logic


## DATA INPUT/OUTPUT/DIAGNOSTIC LATCHES

The LE ${ }_{I N}$, Latch Enable input, controls the Data Input Latch which can load 16-bits of data from the bidirectional DATA lines. The input data is used for either check bit generation or error detection/correction.

The 16 bits of data from the DATA lines can be loaded into the Diagnostic Latch under control of the Diagnostic Latch Enable, LE DIAG, giving check bit information in one byte and control information in the other byte. The Diagnostic Latch is used when in Internal Control mode or in one of the Diagnostic modes.

The Data Output Latch is split into 2 bytes and enabled onto the DATA lines through separate byte control lines. The Data Output Latch stores the result of an error correction operation or is loaded directly from the Data Input Latch under control of the Latch Enable Out (LE ${ }_{\text {OUT }}$ ). The PASS THRU control input determines which data is loaded.

## CHECK BIT GENERATION LOGIC

This block of combinational logic generates 7 check bits using a modified Hamming code from the 16 bits of data input from the Data Input Latch.

## SYNDROME GENERATION LOGIC

This logic compares the check bits generated through the Check Bit Generator with either the check bits in the Check Bit Input Latch or 7 bits assigned in the Diagnostic Latch.

Syndrome bits are produced by an exclusive-OR of the two sets of bits. A match indicates no errors. If errors occur, the syndrome bits can be decoded to indicate the bit in error, whether 2 errors were detected or 3 or more errors.

## ERROR DETECTION/CORRECTION LOGIC

The syndrome bits generated by the Syndrome Logic are decoded and used to control the ERROR and MULT ERROR outputs. If one or more errors are detected, $\overline{E R R O R}$ goes low. If two or more errors are detected, both $\overline{\text { ERROR }}$ and MULT ERROR go low. Both outputs remain high when there are no errors detected.

For single bit errors, the correction logic will complement (correct) the bit in error, which can then be loaded into the Data Out Latches under the LE OUT control. If check bit errors need to be corrected, then the device must be operated in the Generate mode.

## CONTROL LOGIC

The control logic determines the specific mode of operation, usually from external control signals. However, the Internal Control mode allows these signals to be provided from the Diagnostic Latch.

## DETAILED PRODUCT DESCRIPTION

The IDT39C60 EDC Unit contains the logic necessary to generate check bits on a 16 -bit data input according to a modified Hamming code. The EDC can compare internally generated check bits against those read with the 16 -bit data to allow correction of any single bit data error and detection of all double and some triple bit errors. The IDT39C60 can be used for 16 -bit data words ( 6 check bits), 32-bit data words ( 7 check bits), or 64-bit data words.

## CODE AND BYTE SELECTION

The 3 code identification pins, $\mathrm{ID}_{2-0}$, are used to determine the data word size from 16-, 32- or 64-bits and the byte position of each 16-bit IDT39C60 EDC device.

Code 16/22 refers to a 16 -bit data field with 6 check bits.
Code 32/39 refers to a 32 -bit data field with 7 check bits.
Code 64/72 refers to a 64 -bit data field with 8 check bits.
The $I_{2-0}$ of 001 is used to place the device in the Internal Control Mode as described later in this section.
Table 1 defines all possible identification codes.

## CHECK AND SYNDROME BITS

The IDT39C60 provides either check bits or syndrome bits on the three state output pins $\mathrm{SC}_{0-6}$. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an Exclusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit in error or that a double error was detected. Some triple-bit errors are also detected. The check bits are labeled:

CX, C0, C1, C2, C4
CX, C0, C1, C2, C4, C8
for the 8 -bit configuration
for the 16-bit configuration
CX, C0, C1, C2, C4, C8, C16 for the 32-bit configuration
CX, C0, C1, C2, C4, C8, C16, C32 for the 64-bit configuration
Syndrome bits are similarly labeled SX through S32.

## CONTROL MODE SELECTION

Tables 2 and 3 describe the 9 operating modes of the IDT39C60. The Diagnostic mode pins, DIAG MODE ${ }_{1-0}$, define 4 basic areas of operation, with GENERATE, CORRECT, and PASS THRU further dividing operation into 8 functions with the $\mathrm{ID}_{2-0}$ defining the ninth mode as the Internal mode.

Generate mode is used to display the check bits on the outputs $\mathrm{SC}_{0-6}$. The Diagnostic Generate mode displays check bits as stored in the Diagnostic Latch.

Detect mode provides an indication of errors or multiple errors on the outputs ERROR and $\overline{M U L T}$ ERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs $\mathrm{SC}_{0-6}$. For the Diagnostic Detect mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with check bits stored in the diagnostic latch rather than with the check bit latch contents.

Correct mode is similar to the Detect mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latch. Again, the Diagnostic Correct mode will correct single bit errors as determined by syndrome bits generated from the Data Input and contents of the Diagnostic Latch.
The Initialize mode provides check bits for all zero bit data. Data In Latch is set and latched to a logic zero, and made available as input to the Data Out Latch.
The Internal mode disables the external control pins DIAG MODE $\mathrm{E}_{1-0}$, CORRECT, PASS THRU and CODE ID to be defined by the Diagnostic Latch. When in the internal mode, the diagnostic latch should have the CODE ID different from 001 as this would represent an invalid operation.

## TABLE 1.

HAMMING CODE AND SLICE IDENTIFICATION

| CODE <br> $\mathbf{I D}_{\mathbf{2}}$ | CODE <br> $\mathbf{I D}_{\mathbf{1}}$ | CODE <br> $\mathbf{I D}_{\mathbf{0}}$ | HAMMING CODE <br> AND SLICE SELECTED |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Code 16/22 |
| 0 | 0 | 1 | Internal Control Mode |
| 0 | 1 | 0 | Code 32/39, Bytes 0 and 1 |
| 0 | 1 | 1 | Code 32/39, Bytes 2 and 3 |
| 1 | 0 | 0 | Code 64/72, Bytes 0 and 1 |
| 1 | 0 | 1 | Code 64/72, Bytes 2 and 3 |
| 1 | 1 | 0 | Code 64/72, Bytes 4 and 5 |
| 1 | 1 | 1 | Code 64/72, Bytes 6 and 7 |

## TABLE 2.

DIAGNOSTIC MODE CONTROL

| DIAG <br> MODE $_{1}$ | DIAG <br> MODE $_{0}$ | DIAGNOSTIC MODE SELECTED |
| :---: | :---: | :--- |
| 0 | 0 | Non-diagnostic mode. The EDC functions <br> normally in all modes. |
| 0 | 1 | Diagnostic Generate. The contents of the <br> Diagnostic Latch are substituted for the <br> normally generated check bits when in the <br> Generate mode. The EDC functions <br> normally in the Detect or Correct modes. |
| 1 | 0 | Diagnostic Detect/Correct. In the Detect or <br> Correct mode, the contents of the <br> Diagnostic Latch are substituted for the <br> check bits normally read from the Check Bit <br> Input Latch. The EDC functions normally in <br> the Generate mode. |
| 1 | 1 | Initialize. The outputs of the Data Input <br> Latch are forced to zeroes and the check <br> bits generated correspond to the all zero <br> data. The latch is not reset, a functional <br> difference from the Am2960. |

TABLE 3. IDT39C60 OPERATING MODES

| OPERATING MODE | DM1 | DM0 | GENERATE | CORRECT | PASS THRU | DATA OUT LATCH (LE ${ }_{\text {OUT }}=\mathbf{H I G H}$ ) | $\left(\overline{\mathrm{OE}} \mathrm{SC}_{\mathrm{sc}}=\text { Low }\right)$ | ERROR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generate | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | X | 0 | - | Check Bits Generated from Data In Latch | - |
| Detect | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 0 | 0 | Data In Latch | Syndrome Bits Data In/Check Bit Latch | $\begin{gathered} \text { Error(1) } \\ \text { Dep } \end{gathered}$ |
| Correct | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 1 | 0 | Data In Latch with Single Bit Correction | Syndrome Bits Data In/Check Bit Latch | $\begin{aligned} & \text { Error } \\ & \text { Dep } \end{aligned}$ |
| Pass Thru | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \end{aligned}$ | X | X | 1 | Data In Latch | Check Bit Latch | High |
| Diagnostic Generate | 0 | 1 | 0 | X | 0 | - | Check Bits from Diagnostic Latch | - |
| Diagnostic Detect | 1 | 0 | 1 | 0 | 0 | Data In Latch | Syndrome Bits Data In/Diagnostic Latch | $\begin{gathered} \text { Error } \\ \text { Dep } \end{gathered}$ |
| Diagnostic Correct | 1 | 0 | 1 | 1 | 0 | Data In Latch with Single Bit Correction | Syndrome Bits Data In/Diagnostic Latch | $\begin{aligned} & \text { Error } \\ & \text { Dep } \end{aligned}$ |
| Initialization Mode | 1 | 1 | X | X | X | Data In Latch Set to 0000 | Check Bits Generated from Data In Latch (0000) | - |
| Internal Mode | $1 \mathrm{I}_{2-0}=001$ Control Signals $\mathrm{ID}_{2-0}$, DIAG MODE $\mathrm{M}_{1-0}$, CORRECT, and PASS THRU |  |  |  |  |  |  |  |

## NOTE:

1. ERROR DEP (Error Dependent): $\overline{\operatorname{ERROR}}$ will be low for single or multiple errors, with $\overline{M U L T}$ ERROR low for double or multiple errors. Both signals are high for no errors.

## 16-BIT DATA WORD CONFIGURATION

Figure 1 indicates the 22-bit data format for two bytes of data and 6 check bits.
A single IDT39C60 EDC Unit, connected as shown in Figure 2, provides all logic needed for single bit error correction and double bit error detection of a 16-bit data field. The identification code 16/22 indicated 6 check bits are required. The $C B_{6}$ pin is therefore a "Don't Care" and $I D_{2}, I D_{1}, I D_{0}=000$.

Table 3 describes the operating modes available. The output pin $\mathrm{SC}_{6}$, is forced high for either syndrome or check bits since only 6 check bits are used for the 16/22 code.

Table 4 indicates the data bits participating in the check bit generation. For example, check bit CO is the Exclusive-OR function or the 8 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization mode. Check bits are passed as stored in the Pass Thru or Diagnostic Generate mode.


Figure 1. 16-Bit Data Format

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, $S X$ is the XOR of check bits CX from those read with those generated. Table 5 indicates the decoding of the six syndrome bits to indicate the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 6 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-5}$ outputs. The Internal mode substitutes the indicated bit position for the external control signals.


Figure 2. 16-Bit Configuration

TABLE 4. 16-BIT MODIFIED HAMMING CODE - CHECK BIT ENCODE CHART

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) |  | x | x | x |  | x |  |  | x | x |  | X |  |  | X |  |
| C0 | Even (XOR) | X | x | x |  | x |  | X |  | X |  | x |  | X |  |  |  |
| C1 | Odd (XNOR) | x |  |  | x | X |  |  | x |  | x | X |  |  | x |  | X |
| C2 | Odd (XNOR) | X | x |  |  |  | x | x | X |  |  |  | X | X | x |  |  |
| C4 | Even (XOR) |  |  | x | x | x | X | x | X |  |  |  |  |  |  | X | X |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | x | x | x | X | X | X |

The check bit is generated as either an XOR or XNOR of the eight data bits noted by an " $X$ " in the table.

TABLE 5.
SYNDROME DECODE TO BIT-IN-ERROR

| SYNDROME BITS |  |  | $\begin{aligned} & \text { S8 } \\ & \text { S4 } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathbf{1} \\ & \mathbf{1} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SX | S0 | S1 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 |  | * | C8 | C4 | T | C2 | T | T | M |
| 0 | 0 | 1 |  | C1 | T | T | 15 | T | 13 | 7 | T |
| 0 | 1 | 0 |  | C0 | T | T | M | T | 12 | 6 | T |
| 0 | 1 | 1 |  | T | 10 | 4 | T | 0 | T | T | M |
| 1 | 0 | 0 |  | CX | T | T | 14 | T | 11 | 5 | T |
| 1 | 0 | 1 |  | T | 9 | 3 | T | M | T | T | M |
| 1 | 1 | 0 |  | T | 8 | 2 | T | 1 | T | T | M |
| 1 | 1 | 1 |  | M | T | T | M | T | M | M | T |

## NOTES:

* = No errors detected

Number = Number of the single bit-in-error
$T=$ Two errors detected
$M=$ Three or more errors detected

TABLE 6.
DIAGNOSTIC LATCH LOADING - 16-BIT FORMAT

| DATA BIT | INTERNAL FUNCTION |
| :---: | :--- |
| 0 | Diagnostic Check Bit X |
| 1 | Diagnostic Check Bit 0 |
| 2 | Diagnostic Check Bit 1 |
| 3 | Diagnostic Check Bit 2 |
| 4 | Diagnostic Check Bit 4 |
| 5 | Diagnostic Check Bit 8 |
| 6,7 | Don't Care $^{\mid 8}$ |
| 9 | CODE ID $_{0}$ |
| 10 | CODE ID $_{1}$ |
| 11 | DIAG MODE $_{0}$ |
| 12 | DIAG MODE |
| 13 | CORRECT |
| 14 | PASS THRU |
| 15 | Don't Care |



Figure 3. 8-Bit Configuration

## 32-BIT DATA WORD CONFIGURATION

Two IDT39C60 EDC Units, connected as shown in Figure 5, provide all logic needed for single bit error correction and double bit error detection of a 32-bit data field. The Identification code 32/39 indicates 7 check bits are required. Table 1 gives the $1 D_{2}, I D_{1}, I D_{0}$ values needed for distinguishing the byte $0 / 1$ from byte $2 / 3$. Valid syndrome, check bits and the $\overline{E R R O R}$ and $\overline{M U L T}$ ERROR signal come from the byte $2 / 3$ unit. Control signals not indicated are connected to both units in parallel. The $\overline{\mathrm{OE}}_{\mathrm{SC}}$ always enables the $\mathrm{SC}_{0-6}$ outputs of byte $0 / 1$, but must be used to select data check bits or syndrome bits fed back from the byte $2 / 3$ for data correction modes.

Data In bits 0 through 15 are connected to the same numbered inputs of the byte $0 / 1$ EDC unit, while Data In bits 16 through 31 are connected to byte $2 / 3$ Data Inputs 0 to 15 , respectively.

Figure 4 indicates the 39-bit data format of 4 bytes of data and 7 check bits. Check bits are input to the byte $0 / 1$ unit through a tri-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 32-bit configuration requires a feedback of syndrome bits from byte $2 / 3$ into the byte $1 / 0$ unit. The MUX shown on the functional block diagram is used to select the $\mathrm{CB}_{0-6}$ pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 32/39 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, $S X$ is the XOR of check bits CX from those read with those generated. Table 7 indicates the decoding of the 7 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 8 in relating a single IDT39C60 EDC with the two cascaded units of Figure 5. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

Table 9 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-6}$ outputs. The Internal mode substitutes the indicated bit position for the external control signals.

Table 10 indicates the Data Bits participating in the check bit generation. For example, check bit CO is the Exclusive-OR function of the 16 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization mode. Check bits are passed as stored in the Pass Thru or Diagnostic Generate mode.

## TABLE 7.

SYNDROME DECODE TO BIT-IN-ERROR FOR 32 BITS


NOTES:

* $=$ No errors detected

Number $=$ Number of the single bit-in-error
$\mathrm{T}=$ Two errors detected
$\mathrm{M}=$ Three or more errors detected

## TABLE 8.

KEY AC CALCULATIONS
FOR THE 32-BIT CONFIGURATION

| $\begin{array}{l}\text { 32-BIT } \\ \text { PROPAGATION DELAY }\end{array}$ |  | $\begin{array}{c}\text { COMPONENT DELAY } \\ \text { FROM IDT39C60 }\end{array}$ |  |
| :--- | :--- | :--- | :---: |
| AC SPECIFICATIONS |  |  |  |$]$



Figure 4. 32-Bit Data Format


Figure 5. 32-Bit Configuration

TABLE 9.
DIAGNOSTIC LATCH LOADING - 32-BIT FORMAT

| DATA BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 0 | Diagnostic Check Bit X |
| 1 | Diagnostic Check Bit 0 |
| 2 | Diagnostic Check Bit 1 |
| 3 | Diagnostic Check Bit 2 |
| 4 | Diagnostic Check Bit 4 |
| 5 | Diagnostic Check Bit 8 |
| 6 | Diagnostic Check Bit 16 |
| 7 | Don't Care |
| 8 | Slice 0/1-CODE $\mathrm{ID}_{0}$ |
| 9 | Slice 0/1-CODE ID ${ }_{1}$ |
| 10 | Slice 0/1-CODE $\mathrm{ID}_{2}$ |
| 11 | Slice 0/1-DIAG MODE 0 |
| 12 | Slice 0/1-DIAG MODE 1 |
| 13 | Slice 0/1-CORRECT |
| 14 | Slice 0/1-PASS THRU |
| 15 | Don't Care |
| 16-23 | Don't Care |
| 24 | Slice 2/3-CODE $\mathrm{ID}_{0}$ |
| 25 | Slice 2/3-CODE ID ${ }_{1}$ |
| 26 | Slice 2/3-CODE $\mathrm{ID}_{2}$ |
| 27 | Slice 2/3-DIAG MODE 0 |
| 28 | Slice 2/3-DIAG MODE 1 |
| 29 | Slice 2/3-CORRECT |
| 30 | Slice 2/3-PASS THRU |
| 31 | Don't Care |

TABLE 10. 32-BIT MODIFIED HAMMING CODE - CHECK BIT ENCODE CHART

| GENERATED <br> CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) | X |  |  |  | X |  | X | X | X | X |  | X |  |  | X |  |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | $x$ | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| CX | Even (XOR) |  | X | X | X |  | X |  |  |  |  | X |  | X | X |  | X |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | $x$ |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | $x$ | X | X | X | X | X | X | X |
| C16 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

## 64-BIT DATA WORD CONFIGURATION

The IDT39C60 EDC Units connected with the MSI gates, as shown in Figure 6, provide the logic needed for single bit error correction and double bit error detection of a 64-bit data field. The Identification code 64/72 is used, indicating 8 check bits are required. Check bits and Syndrome bits are generated external to the IDT39C60 EDC using Exclusive-OR gates. For error correction, the syndrome bits must be fed back to the $\mathrm{CB}_{0-6}$ inputs. Thus, external tri-state buffers are used to select between the check bits read in from memory and the syndrome bits being fed back.
The $\overline{E R R O R}$ signal is low for one or more errors detected. From any of the 4 devices, MULT ERROR is low for some double bit errors and for all three bit errors. Both are high otherwise. The DOUBLE ERROR signal is high only when a double bit error is detected.
Figure 6 indicates the 72-bit data format of eight bytes of data and 8 check bits. Check bits are input to the various units through a tri-state buffer such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits as generated external to the IDT39C60 EDC. The MUX shown on the functional block diagram is used to select the $\mathrm{CB}_{0-6}$ pins as the syndrome bits rather than internally generated syndrome bits.
Table 3 decribes the operating modes available for the 64/72 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 11 indicates the decoding of the 8 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.
In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.
Performance data is provided in Table 12 in relating a single IDT39C60 EDC with the four units of Figure 7. Delay through the exclusive, or MSI, gates and the 3 -state buffer must be included.
Table 13 indicates the Data Bits participating in the check bit generation. For example, check bit CO is the Exclusive-OR function or the 32 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization mode. In the Pass Thru mode, the contents of the check bit latch are passed through the external Exclusive-OR gates and appear inverted at the outputs labeled CX to C32.
Table 14 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-6}$ outputs. The Internal mode substitutes the indicated bit position for the external control signals.

DATA

## CHECK BITS



## TABLE 11. SYNDROME DECODE TO BIT-IN-ERROR

| SYNDROME BITS |  |  |  | $\begin{array}{r} \text { S32 } \\ \text { S16 } \\ \text { S8 } \\ \text { S4 } \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SX | SO | S1 | S2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 |  | * | C32 | C16 | T | C8 | T | T | M | C4 | T | T | M | T | 46 | 62 | T |
| 0 | 0 | 0 | 1 |  | C2 | T | T | M | T | 43 | 59 | T | T | 53 | 37 | T | M | T | T | M |
| 0 | 0 | 1 | 0 |  | C1 | T | T | M | T | 41 | 57 | T | T | 51 | 35 | T | 15 | T | T | 31 |
| 0 | 0 | 1 | 1 |  | T | M | M | T | 13 | T | T | 29 | 23 | T | T | 7 | T | M | M | T |
| 0 | 1 | 0 | 0 |  | C0 | T | T | M | T | 40 | 56 | T | T | 50 | 34 | T | M | T | T | M |
| 0 | 1 | 0 | 1 |  | T | 49 | 33 | T | 12 | T | T | 28 | 22 | T | T | 6 | T | M | M | T |
| 0 | 1 | 1 | 0 |  | T | M | M | T | 10 | T | T | 26 | 20 | T | T | 4 | T | M | M | T |
| 0 | 1 | 1 | 1 |  | 16 | T | T | 0 | T | M | M | T | T | M | M | T | M | T | T | M |
| 1 | 0 | 0 | 0 |  | CX | T | T | M | T | M | M | T | T | M | M | T | 14 | T | T | 30 |
| 1 | 0 | 0 | 1 |  | T | M | M | T | 11 | T | T | 27 | 21 | T | T | 5 | T | M | M | T |
| 1 | 0 | 1 | 0 |  | T | M | M | T | 9 | T | T | 25 | 19 | T | T | 3 | T | 47 | 63 | T |
| 1 | 0 | 1 | 1 |  | M | T | T | M | T | 45 | 61 | T | T | 55 | 39 | T | M | T | T | M |
| 1 | 1 | 0 | 0 |  | T | M | M | T | 8 | T | T | 24 | 18 | T | T | 2 | T | M | M | T |
| 1 | 1 | 0 | 1 |  | 17 | T | T | 1 | T | 44 | 60 | T | T | 54 | 38 | T | M | T | T | M |
| 1 | 1 | 1 | 0 |  | M | T | T | M | T | 42 | 58 | T | T | 52 | 36 | T | M | T | T | M |
| 1 | 1 | 1 | 1 |  | T | 48 | 32 | T | M | T | T | M | M | T | T | M | T | M | M | T |

[^3]$\mathrm{T}=$ Two errors detected
Number $=$ The number of the single bit-in-error
$M=$ More than two errors detected


NOTES: 1. In Pass Thru mode the contents of the Check Latch appear on the XOR outputs inverted.
2. In Diagnostic Generate mode the contents of the Diagnostic Latch appear on the XOR outputs inverted.

Figure 7. 64-Bit Configuration

TABLE 12. KEY AC CALCULATIONS FOR THE 64-BIT CONFIGURATION

| 64-BIT <br> PROPAGATION DELAY |  | COMPONENT DELAY <br> FROM IDT39C60 AC SPECIFICATIONS |
| :---: | :---: | :---: |
| FROM | TO |  |
| DATA | Check Bits Out | (DATA to SC) $+($ (XOR Delay $)$ |
| DATA | Corrected DATA Out | (DATA to SC) + (XOR Delay) + (Buffer DELAY) + (CB to DATA, CODE ID 1xx) |
| DATA | Syndromes | (DATA to SC) + (XOR Delay) |
| DATA | ERROR for 64-Bits | (DATA to SC) + (XOR Delay) <br> + (NOR Delay) |
| DATA | $\overline{\text { MULT ERROR }}$ for 64-Bits | (DATA to SC) + (XOR Delay) <br> + (Buffer Delay) <br> + (CB to MULT ERROR, CODE ID 1xx) |
| DATA | DOUBLE ERROR for 64-Bits | (DATA to SC) + (XOR Delay) <br> + (XOR/NOR Delay) |

## TABLE 13. 64-BIT MODIFIED HAMMING CODE - CHECK BIT ENCODE CHART

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | $x$ |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | $x$ | X | $x$ |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | $x$ |
| C16 | Even (XOR) | X | X | X | X | X | X | $x$ | X |  |  |  |  |  |  |  |  |
| C32 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| CX | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | x |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | $x$ | X | X | $x$ | X | X | X |
| C16 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C32 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| GENERATED | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHECK BITS |  | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| CX | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| C0 | Even (XOR) | X | X | X |  | $x$ |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| C32 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| CX | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| C0 | Even (XOR) | $x$ | $x$ | X |  | $x$ |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | $x$ |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C32 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

NOTE: The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an " $X$ " in the table.

TABLE 14.
DIAGNOSTIC LATCH LOADING - 64-BIT FORMAT

| DATA BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 0 | Diagnostic Check Bit X |
| 1 | Diagnostic Check Bit 0 |
| 2 | Diagnostic Check Bit 1 |
| 3 | Diagnostic Check Bit 2 |
| 4 | Diagnostic Check Bit 4 |
| 5 | Diagnostic Check Bit 8 |
| 6, 7 | Don't Care |
| 8 | Slice 0/1-CODE ID ${ }_{0}$ |
| 9 | Slice 0/1-CODE ID ${ }_{1}$ |
| 10 | Slice 0/1-CODE $\mathrm{ID}_{2}$ |
| 11 | Slice 0/1-DIAG MODE 0 |
| 12 | Slice 0/1-DIAG MODE ${ }_{1}$ |
| 13 | Slice 0/1-CORRECT |
| 14 | Slice 0/1-PASS THRU |
| 15 | Don't Care |
| 16-23 | Don't Care |
| 24 | Slice 2/3-CODE $1 D_{0}$ |
| 25 | Slice 2/3-CODE ID ${ }_{1}$ |
| 26 | Slice 2/3-CODE ID 2 |
| 27 | Slice 2/3-DIAG MODE 0 |
| 28 | Slice 2/3-DIAG MODE ${ }_{1}$ |
| 29 | Slice 2/3-CORRECT |
| 30 | Slice 2/3-PASS THRU |


| DATA BIT | INTERNAL FUNCTION |
| :---: | :---: |
| 31 | Don't Care |
| 32-37 | Don't Care |
| 38 | Diagnostic Check Bit 16 |
| 39 | Don't Care |
| 40 | Slice 4/5-CODE ID ${ }_{0}$ |
| 41 | Slice 4/5-CODE ID ${ }_{1}$ |
| 42 | Slice 4/5-CODE $\mathrm{ID}_{2}$ |
| 43 | Slice 4/5-DIAG MODE 0 |
| 44 | Slice 4/5-DIAG MODE ${ }_{1}$ |
| 45 | Slice 4/5-CORRECT |
| 46 | Slice 4/5-PASS THRU |
| 47 | Don't Care |
| 48-54 | Don't Care |
| 55 | Diagnostic Check Bit 32 |
| 56 | Slice 6/7-CODE ID ${ }_{0}$ |
| 57 | Slice 6/7-CODE $\mathrm{ID}_{1}$ |
| 58 | Slice 6/7-CODE $\mathrm{ID}_{2}$ |
| 59 | Slice 6/7-DIAG MODE $0_{0}$ |
| 60 | Slice 6/7-DIAG MODE ${ }_{1}$ |
| 61 | Slice 6/7-CORRECT |
| 62 | Slice 6/7-PASS THRU |
| 63 | Don't Care |

Some multiple errors will cause a data bit to be inverted. For example, in the 16 -bit mode where bits 8 and 13 are in error, the syndrome 1111000 (SC, S0, S1, S2, S4, S8) is produced. The bit-in-error decoder receives the syndrome 11100 (S0, S1, $\mathrm{S} 2, \mathrm{~S} 4, \mathrm{~S} 8$ ) which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibition correction when a multiple error occurs.


Figure 8. Inhibition of Data Modification

TOME (Three or More Errors) (1)

| S1 | S2 | S3 | $\begin{array}{r} \text { SO } \\ \text { (2) } \mathbf{S 6} \\ \mathbf{S 5} \\ \mathbf{S 4} \end{array}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | 1 0 1 1 | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 1 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

NOTES:

1. (S6, S5, .. S0 are internal syndromes except in Modes 010, 100, 101, 110, 111 (CODE ID ${ }_{2}, I D_{1}$, ID ${ }_{0}$ ). In these modes, the syndromes are input over the check bit lines. $\mathrm{S} 6 \leftarrow \mathrm{C} 6, \mathrm{~S} 5-\mathrm{C} 6, \ldots \mathrm{~S} 1 \leftarrow \mathrm{C} 1, \mathrm{~S} 0-\mathrm{C} 0$.
2. The S 6 internal syndrome is always forced to 0 in CODE ID 000.

## SC Outputs

Tables $15,16,17,18,19$ show how outputs $\mathrm{SC}_{0-6}$ are generated in each control mode for various CODE IDs (internal control mode not applicable).

TABLE 15.

| GENERATE MODE (CHECK BITS) | CODE $\mathrm{ID}_{2-0}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | 011 | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0}$ - | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $P \mathrm{G}_{1} \oplus \mathrm{PG}_{3}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB}_{0} \end{gathered}$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $P \mathrm{G}_{1} \oplus \mathrm{PG}_{4}$ | $P \mathrm{~F}_{1} \oplus \mathrm{PG}_{4}$ |
| $\mathrm{SC}_{1}$ - | PA | PA | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | PA | PA | PA | PA |
| $\mathrm{SC}_{2}$ - | $\overline{\mathrm{PD}}$ | $\overline{P D}$ | $\mathrm{PD} \oplus \mathrm{CB}_{2}$ | $\overline{\mathrm{PD}}$ | PD | PD | PD |
| $\mathrm{SC}_{3}$ - | $\overline{\mathrm{PE}}$ | $\overline{\mathrm{PE}}$ | $\mathrm{PE} \oplus \mathrm{CB}_{3}$ | $\overline{\mathrm{PE}}$ | PE | PE | PE |
| $\mathrm{SC}_{4}$ - | PF | PF | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | PF | PF | PF | PF |
| $\mathrm{SC}_{5}$ - | PC | PC | $\mathrm{PC} \oplus \mathrm{CB}_{5}$ | PC | PC | PC | PC |
| $\mathrm{SC}_{6}$ - | 1 | PB | $\mathrm{PC} \oplus \mathrm{CB}_{6}$ | PB | PB | PB | PB |

## FUNCTIONAL EQUATIONS

The following equations and tables describe in detail how the output values of the IDT39C60 EDC are determined as a function of the value of the inputs and the internal states. Be sure to carefully read the following definitions of symbols before examining the tables.

## Definitions

$D_{i} \quad-\left(\right.$ DATA $_{i}$ if $L E_{I N}$ is HIGH or the output of bit $i$ of the Data Input Latch if $L E_{I N}$ is LOW)
$C_{i}-\left(C B_{i}\right.$ if $L E_{I N}$ is HIGH or the output of bit $i$ of the Check Bit Latch if $L E_{I N}$ is LOW)
$D L_{i}$-Output of bit $i$ of the Diagnostic Latch
$\mathrm{S}_{\mathrm{i}}$-Internally generated syndromes (same as outputs of $\mathrm{SC}_{\mathrm{i}}$ if outputs enabled)
$P A-D_{0} \oplus D_{1} \oplus D_{2} \oplus D_{4} \oplus D_{6} \oplus D_{8} \oplus D_{10} \oplus D_{12}$
$P B-D_{0} \oplus D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{7}$
$P C-D_{8} \oplus D_{9} \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14}$
$P D-D_{0} \oplus D_{3} \oplus D_{4} \oplus D_{7} \oplus D_{9} \oplus D_{10} \oplus D_{13} \oplus D_{15}$
$P E-D_{0} \oplus D_{1} \oplus D_{5} \oplus D_{6} \oplus D_{7} \oplus D_{11} \oplus D_{12} \oplus D_{13}$
PF $-D_{2} \oplus D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{14} \oplus D_{15}$
$P G_{1}-D_{1} \oplus D_{4} \oplus D_{6} \oplus D_{7}$
$P G_{2}-D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{5}$
$P G_{3}-D_{8} \oplus D_{9} \oplus D_{11} \oplus D_{14}$
$P G_{4}-D_{10} \oplus D_{12} \oplus D_{13} \oplus D_{15}$

## Error Signals

ERROR: $-\overline{\left(\overline{\mathrm{S} 6 \cdot\left(\mathrm{ID}_{1}+\mathrm{ID}\right)}\right) \cdot \overline{\mathrm{S} 5} \cdot \overline{\mathrm{~S} 4} \cdot \overline{\mathrm{~S} 3} \cdot \overline{\mathrm{~S} 2} \cdot \overline{\mathrm{~S} 1} \cdot \overline{\mathrm{~S} 0}+\text { GENERATE + INITIALIZE + PASSTHRU }}$
MULT ERROR:
(16 and 32 -Bit Modes $)-\left(\left(\overline{\left.\overline{S 6} \cdot \mid D_{1}\right) \oplus S 5 \oplus S 4 \oplus S 3 \oplus S 2 \oplus S 1 \oplus S 0}\right)(\overline{E R R O R})+\overline{\text { TOME }}+\right.$ GENERATE + PASSTHRU + INITIALIZE
MULT ERROR: (64-Bit Modes) - $\overline{\text { TOME }}+$ GENERATE + PASSTHRU + INITIALIZE

TABLE 16.

| DETECT AND CORRECT <br> MODES (SYNDROMES) | CODE $1 \mathrm{D}_{2-0}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | 011(1) | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0}$ - | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{C} 0 \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{1} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{C} 0 \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{C} 0 \end{gathered}$ | $P \mathrm{~F}_{2} \oplus \mathrm{PG}_{3}$ | $P \mathrm{G}_{1} \oplus \mathrm{PG}_{4}$ | $\mathrm{PG}_{1} \oplus \mathrm{PG}_{4}$ |
| $\mathrm{SC}_{1}-$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | PA | PA | PA |
| $\mathrm{SC}_{2} \leftarrow$ | $\overline{\mathrm{PD}} \oplus \mathrm{C} 2$ | $\overline{\mathrm{PD}} \oplus \mathrm{C} 2$ | $\mathrm{PD} \oplus \mathrm{CB}_{2}$ | $\overline{\mathrm{PD}} \oplus \mathrm{C} 2$ | PD | PD | PD |
| $\mathrm{SC}_{3}$ - | $\overline{\mathrm{PE}} \oplus \mathrm{C} 3$ | $\overline{\mathrm{PE}} \oplus \mathrm{C} 3$ | $\mathrm{PE} \oplus \mathrm{CB}_{3}$ | $\overline{\mathrm{PE}} \oplus \mathrm{C} 3$ | PE | PE | PE |
| $\mathrm{SC}_{4}$ - | PF $\oplus \mathrm{C} 4$ | $\mathrm{PF} \oplus \mathrm{C} 4$ | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | $\mathrm{PF} \oplus \mathrm{C} 4$ | PF | PF | PF |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{PC} \oplus \mathrm{C} 5$ | $\mathrm{PC} \oplus \mathrm{C} 5$ | $\mathrm{PC} \oplus \mathrm{CB}_{5}$ | $\mathrm{PC} \oplus \mathrm{C} 5$ | PC | PC | PC |
| $\mathrm{SC}_{6}{ }^{-}$ | 1 | $\mathrm{PB} \oplus \mathrm{C} 6$ | $\mathrm{PC} \oplus \mathrm{CB}_{6}$ | PB | PB | $\mathrm{PB} \oplus \mathrm{C} 6$ | $\mathrm{PB} \oplus \mathrm{C} 6$ |

NOTE:

1. In CODE $\mathrm{ID}_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 17.

| DIAGNOSTIC READ MODE | CODE $\mathrm{ID}_{2-0}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | 011(1) | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0}{ }^{-}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DL}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{1} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DL}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DL}_{0} \end{gathered}$ | $\mathrm{PG}_{2} \oplus \mathrm{PG}_{3}$ | $P \mathrm{G}_{1} \oplus \mathrm{PG}_{4}$ | $P \mathrm{G}_{1} \oplus \mathrm{PG}_{4}$ |
| $\mathrm{SC}_{1}$ - | $\mathrm{PA} \oplus \mathrm{DL}_{1}$ | $\mathrm{PA} \oplus \mathrm{DL}_{1}$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | $\mathrm{PA} \oplus \mathrm{DL}_{2}$ | PA | PA | PA |
| $\mathrm{SC}_{2}{ }^{-}$ | $\overline{\mathrm{PD}} \oplus \mathrm{DL}_{2}$ | $\overline{\mathrm{PD}} \oplus \mathrm{DL}_{2}$ | $\mathrm{PD} \oplus \mathrm{CB}_{2}$ | $\overline{\mathrm{PD}} \oplus \mathrm{DL}_{2}$ | PD | PD | PD |
| $\mathrm{SC}_{3}{ }^{-}$ | $\overline{\mathrm{PE}} \oplus \mathrm{DL}_{3}$ | $\overline{\mathrm{PE}} \oplus \mathrm{DL}_{3}$ | $\mathrm{PE} \oplus \mathrm{CB}_{3}$ | $\overline{\mathrm{PE}} \oplus \mathrm{DL}_{3}$ | PE | PE | PE |
| $\mathrm{SC}_{4}-$ | $\mathrm{PF} \oplus \mathrm{DL}_{4}$ | $\mathrm{PF} \oplus \mathrm{DL}_{4}$ | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | $\mathrm{PF} \oplus \mathrm{DL}_{4}$ | PF | PF | PF |
| $\mathrm{SC}_{5}{ }^{-}$ | $\mathrm{PC} \oplus \mathrm{DL}_{5}$ | $\mathrm{PC} \oplus \mathrm{DL}_{5}$ | $\mathrm{PC} \oplus \mathrm{CB}_{5}$ | $\mathrm{PC} \oplus \mathrm{DL}_{5}$ | PC | PC | PC |
| $\mathrm{SC}_{6}{ }^{-}$ | 1 | $\mathrm{PB} \oplus \mathrm{DL}_{6}$ | $\mathrm{PC} \oplus \mathrm{CB}_{6}$ | PB | PB | $\mathrm{PB} \oplus \mathrm{DL}_{6}$ | $\mathrm{PB} \oplus \mathrm{DL}_{7}$ |

NOTE:
In Code $\mathrm{ID}_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Latch operates normally.
TABLE 18.

| DIAGNOSTIC WRITE MODE | CODE $\mathrm{ID}_{2-0}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | 011(1) | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0}$ - | DL ${ }_{0}$ | DL ${ }_{0}$ | $\mathrm{CB}_{0}$ | DL ${ }_{0}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{1}$ - | $\mathrm{DL}_{1}$ | DL | $\mathrm{CB}_{1}$ | $\mathrm{DL}_{1}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{2}-$ | $\mathrm{DL}_{2}$ | $\mathrm{DL}_{2}$ | $\mathrm{CB}_{2}$ | $\mathrm{DL}_{2}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{3}$ - | $\mathrm{DL}_{3}$ | $\mathrm{DL}_{3}$ | $\mathrm{CB}_{3}$ | $\mathrm{DL}_{3}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{4}$ - | $\mathrm{DL}_{4}$ | $\mathrm{DL}_{4}$ | $\mathrm{CB}_{4}$ | $\mathrm{DL}_{4}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{5}$ - | $\mathrm{DL}_{5}$ | $\mathrm{DL}_{5}$ | $\mathrm{CB}_{5}$ | DL ${ }_{5}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{6}{ }^{-}$ | 1 | $\mathrm{DL}_{6}$ | $\mathrm{CB}_{6}$ | 1 | 1 | DL ${ }_{6}$ | $\mathrm{DL}_{7}$ |

NOTE:
In CODE $1 D_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Input Latch operates normally.

## TABLE 19.

| PASS THRU MODE | CODE $\mathrm{ID}_{2-0}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | 011(1) | 100 | 101 | 110 | 111 |
| $\mathrm{SC}_{0}-$ | $\mathrm{C}_{0}$ | $\mathrm{C}_{0}$ | $\mathrm{CB}_{0}$ | $\mathrm{C}_{0}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{1}$ - | $\mathrm{C}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{CB}_{1}$ | $\mathrm{C}_{1}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{2}-$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{2}$ | $\mathrm{CB}_{2}$ | $\mathrm{C}_{2}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{3}$ - | $\mathrm{C}_{3}$ | $\mathrm{C}_{3}$ | $\mathrm{CB}_{3}$ | $\mathrm{C}_{3}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{4}$ - | $\mathrm{C}_{4}$ | $\mathrm{C}_{4}$ | $\mathrm{CB}_{4}$ | $\mathrm{C}_{4}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{5}$ - | $\mathrm{C}_{5}$ | $\mathrm{C}_{5}$ | $\mathrm{CB}_{5}$ | $\mathrm{C}_{5}$ | 1 | 1 | 1 |
| $\mathrm{SC}_{6}$ - | 1 | $\mathrm{C}_{6}$ | $\mathrm{CB}_{6}$ | 1 | 1 | $\mathrm{C}_{6}$ | $\mathrm{C}_{6}$ |

## NOTE:

In CODE ID ${ }_{2-0} 011$ the Check Bit Latch is forced transparent; the Data Input Latch operates normally.

TABLE 20. CODE ID ${ }_{2-0}=\mathbf{0 0 0 ( 1 )}$

| S2 | S1 | $\begin{aligned} & \text { S5 } \\ & \text { S4 } \\ & \text { S3 } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

## NOTE:

1. Unlisted S combinations are no correction.

TABLE 22. CODE $\mathrm{ID}_{2-0}=011(1)$

| S2 | S1 | $\begin{aligned} & \text { S6 } \\ & \text { S5 } \\ & \text { S4 } \\ & \text { S3 } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted S combinations are no correction.

TABLE 24. CODE ID $2-0=101(1)$

| CB2 | CB1 | CBO <br> CB6 <br> CB5 <br> CB4 <br> CB3 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted CB combinations are no correction.

TABLE 21. CODE ID ${ }_{2-0}=\mathbf{0 1 0 ( 1 )}$

| CB2 | CB1 |  | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | 1 0 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | 11 | 14 | - | - | - | - | 5 |
| 0 | 1 |  | 8 | 12 | - | - | - | 1 | 2 | 6 |
| 1 | 0 |  | 9 | 13 | 15 | - | - | - | 3 | 7 |
| 1 | 1 |  | 10 | - | - | - | - | 0 | 4 | - |

NOTE:

1. Unlisted CB combinations are no correction.

TABLE 23. CODE $\mathrm{ID}_{2-0}=100$ (1)


NOTE:

1. Unlisted CB combinations are no correction.

TABLE 25. CODE ID $2-0=110$ (1)

| CB2 | CB1 | CBO <br> CB6 <br> CB5 <br> CB4 <br> CB3 | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 0 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted CB combinations are no correction.

TABLE 26. CODE $I_{2-0}=111(1)$


## NOTE:

1. Unlisted CB combinations are no correction.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5(3)$ to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $P_{T}$ maximum can only be achieved by excessive $\mathrm{I}_{\mathrm{OL}}$ or I OH .
3. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C C}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$
Min. $=+4.75 \mathrm{~V}$
Max. $=+5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=+4.50 \mathrm{~V}$
Max. $=+5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=+0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS(1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level (4) |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level(4) |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{C C}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{1} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Off State (High Impedance) Output Current | $V_{C C}=$ Max . | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | 40 |  |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}^{(3)}$ |  | -30 | - | -130 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

DC ELECTRICAL CHARACTERISTICS (Cont'd)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

$$
V_{C C}=5.0 \mathrm{~V} \pm 5 \%
$$

$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current (CMOS Inputs) | $\begin{aligned} & V_{C C}=M a x . ~_{\text {Max }} \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & f_{O P}=0 \end{aligned}$ |  | - | - | - | mA |
| ${ }^{\text {CCCT }}$ | Quiescent Input Power Supply(5) Current (per Input @ TTL High) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{OP}}=0$ |  | - | - | - | $\begin{gathered} \mathrm{mA} \\ \text { Input } \end{gathered}$ |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{C C}=M a x . ~ \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & \text { Outputs Open, } \overline{O E}=L \end{aligned}$ | MIL. | - | - | - | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | - | - |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply Current ${ }^{(6)}$ | $V_{C C}=\operatorname{Max.}, f_{O P}=10 \mathrm{MHz}$ <br> Outputs Open, $\mathrm{OE}=\mathrm{L}$ <br> 50\% Duty Cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | - | - | mA |
|  |  |  | COM'L. | - | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{f}_{\mathrm{OP}}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{O E}=\mathrm{L}$ <br> 50\% Duty Cycle $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0$ | MIL. | - | 60 | 100 |  |
|  |  |  | COM'L. | - | 60 | 85 |  |

## NOTES:

5. I ${ }_{\text {CCT }}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $I_{C C Q}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
[^4]
## IDT39C60 INPUT/OUTPUT

INTERFACE CIRCUITRY


MSD39C60-011
Figure 9. Input Structure (All Inputs)


Figure 10. Output Structure

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Fig. 11 |

Figure 11. Output Load Circuit

## IDT39C60A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)
The tables below specify the guaranteed performance of the IDT39C60A over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{CC}}$ from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load. $\mathrm{V}_{\mathrm{CC}}$ equal to $5.0 \mathrm{~V} \pm 5 \%$.

COMBINATIONAL PROPAGATION DELAYS
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA $_{0-15}$ | ERROR | MULT ERROR |
| DATA $_{0-15}$ | 20 | 30 | 20 | 23 |
| $\left.\begin{array}{l} \mathrm{CB}_{0-6} \\ (\mathrm{CODE} \mathrm{ID} \\ 2-0 \end{array} 000,011\right)$ | 14 | 25 | 20 | 23 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}_{2-0} 010,100,\right. \\ & 101,110,111) \end{aligned}$ | 14 | 18 | 20 | 23 |
| GENERATE | 15 | 25 | 14 | 17 |
| CORRECT <br> (Not Internal Control Mode) | - | 20 | - | - |
| DIAG MODE (Not Internal Control Mode) | 22 | 25 | 18 | 21 |
| PASS THRU (Not Internal Control Mode) | 22 | 25 | 18 | 21 |
| CODE $\mathrm{ID}_{2-0}$ | 23 | 28 | 25 | 28 |
| $L E_{1 N}$ (From latched to transparent) | 22 | $32^{(1)}$ | 22 | 25 |
| LE OUT (From latched to transparent) | "m. | 13 | - | - |
| LE DIAG <br> (From latched to transparent; Not Internal Control Mode) | 22 | 32 | 22 | 25 |
| Internal Control Mode: LE DIAG (From latched to transparent) | 28 | 38 | 28 | 31 |
| Internal Control Mode: DATA ${ }_{\text {0-15 }}$ (Via Diagnostic Latch) | 28 | 38 | 28 | 31 |

## NOTE:

1. DATA $_{\text {IN }}$ (or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 12 below.

## SET-UP AND HOLD TIMES

 RELATIVE TO LATCH ENABLES| FROM INPUT | $\qquad$ | SET-UP TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | LE ${ }_{\text {IN }}$ | 5 | 3 |
| $\mathrm{CB}_{0-6}$ | $L E_{\text {IN }}$ | 5 | 3 |
| DATA $_{0-15}$ | LE ${ }_{\text {OUT }}$ | 24 | 2 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID) } \\ & 000,011 \text { ) } \end{aligned}$ | LE OUT | 21 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & (\mathrm{CODE} \text { ID } \\ & 100,101,110,111) \\ & \hline \end{aligned}$ | LEOUT | 21 | 0 |
| GENERATE | LE OUT | 26 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 22 | 0 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 22 | 0 |
| PASS THRU | LE ${ }_{\text {OUT }}$ | 22 | 0 |
| CODE $\mathrm{ID}_{2-0}$ | LE OUT | 25 | 0 |
| LE ${ }_{\text {IN }}$ | LE ${ }_{\text {OUT }}$ | 28 | 0 |
| DATA $_{0-15}$ | LE DIAG | 5 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 p F$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{\overline{O E}} \mathrm{BYTE}_{0}, \\ & \overline{\mathrm{OE}} \mathrm{BYTE}_{1} \end{aligned}$ | DATA $_{0-15}$ | 24 | 21 |
| $\overline{\mathrm{OE}}_{\text {SC }}$ | $\mathrm{SC}_{0-6}$ | 24 | 21 |

## MINIMUM PULSE WIDTHS

| LE $_{\text {IN }}$, LE $_{\text {OUT }}$, LE $_{\text {DIAG }}$ | 12 |
| :--- | :--- |



Figure 12.
MSD39C60-014

## IDT39C60A AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60A over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{CC}}$ from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between OV and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load. $V_{C C}$ equal to $5.0 \mathrm{~V} \pm 10 \%$.

## COMBINATIONAL PROPAGATION DELAYS

$C_{L}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA $_{0-15}$ | ERROR | MULT ERROR |
| DATA $_{0-15}$ | 22 | 35 | 24 | 27 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE } \mathrm{ID}_{2-0} 000,011 \text { ) } \end{aligned}$ | 17 | 28 | 24 | 27 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID } \\ & 101,110,111 \text { ) } \end{aligned}$ | 17 | 20 | 24 | 27 |
| GENERATE | 20 | 28 | 18 | 21 |
| CORRECT <br> (Not Internal Control Mode) | - | 25 | - | - |
| DIAG MODE (Not Internal Control Mode) | 25 | 28 | 21 | 24 |
| PASS THRU (Not Internal Control Mode) | 25 | 28 | 21 | $24$ |
| CODE $\mathrm{ID}_{2-0}$ | 26 | 31 | 28 | 31 |
| $L_{\text {IN }}$ (From latched to transparent) | 24 | $3^{(1)}$ | $26$ | 29 |
| LE OUT (From latched to transparent) | - | $16$ | $L_{-}$ | - |
| LE DIAG (From latched to transparent; Not Internal Control Mode) | 24 | 37 | 26 | 29 |
| Internal Control Mode: LE (From latched to transparent) | 30 | 43 | 32 | 35 |
| Internal Control Mode: DATA ${ }_{0-15}$ (Via Diagnostic Latch) | 30 | 43 | 32 | 35 |

NOTE:

1. DATA $_{\text {IN }}$ (or $\mathrm{LE}_{\text {IN }}$ ) to Correct Data Out measurement requires timing as shown in Figure 13 below.

## SET-UP AND HOLD TIMES

 RELATIVE TO LATCH ENABLES| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { UP DATA) } \end{gathered}$ | SET-UP TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | LE $\mathrm{IN}^{\text {N }}$ | 5 | 3 |
| $\mathrm{CB}_{0-6}$ | $L E_{\text {IN }}$ | 5 | 3 |
| DATA $_{0-15}$ | $\mathrm{LE}_{\text {OUT }}$ | 1.27 | 2 |
| $\begin{aligned} & \hline \mathrm{CB}_{0-6} \\ & (\mathrm{CODE} \text { ID) } \\ & 000,011) \\ & \hline \end{aligned}$ | LE out | - ${ }^{24}$ | 0 |
| $\mathrm{CB}_{0-6}$ (CODEID 100, 101, 110, 111) | LE Eut | 24 | 0 |
| GENERATE | ${ }^{-1} \mathrm{LE}_{\text {OUT }}$ | 29 | 0 |
| CORRECT. | $\mathrm{LE}_{\text {OUt }}$ | 25 | 0 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 25 | 0 |
| PASS THRU | $L_{\text {E }}^{\text {OUt }}$ | 25 | 0 |
| CODE ID ${ }_{2-0}$ | LE ${ }_{\text {OUT }}$ | 28 | 0 |
| LE ${ }_{\text {IN }}$ | LE ${ }_{\text {OUT }}$ | 30 | 0 |
| DATA $_{0-15}$ | $L E_{\text {DIAG }}$ | 5 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :--- | :--- | :---: | :---: |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0}$, | DATA $_{0-15}$ | 28 | 25 |
| $\mathrm{OE}_{1} \mathrm{BYTE}_{1}$ | $\mathrm{SC}_{0-6}$ | 28 | 25 |
| $\overline{\mathrm{OE}}_{\text {SC }}$ |  |  |  |

MINIMUM PULSE WIDTHS

| $\mathrm{LE}_{\text {IN }}: \mathrm{LE}_{\text {OUT }}, \mathrm{LE}$ DIAG | 12 |
| :--- | :--- |



MSD39C60-014
Figure 13.

## IDT39C60-1 AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{CC}}$ from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load. $\mathrm{V}_{\mathrm{CC}}$ equal to $5.0 \mathrm{~V} \pm 5 \%$.

COMBINATIONAL PROPAGATION DELAYS
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA $_{0-15}$ | ERROR | MULT ERROR |
| DATA $_{0-15}$ | 28 | 52 | 25 | 50 |
| $\left.\begin{array}{l} \mathrm{CB}_{0-6} \\ (\mathrm{CODE} \mathrm{ID} \\ 2-0 \end{array} 000,011\right)$ | 23 | 50 | 23 | 47 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}_{2-0} 010,100\right. \\ & 101,110,111) \end{aligned}$ | 28 | 34 | 29 | 34 |
| GENERATE | 35 | 63 | 36 | 55 |
| CORRECT <br> (Not Internal Control Mode) | - | 45 | - | - |
| DIAG MODE (Not Internal Control Mode) | 50 | 78 | 59 | 75 |
| PASS THRU (Not Internal Control Mode) | 36 | 44 | 29 | 46 |
| CODE $\mathrm{ID}_{2-0}$ | 61 | 90 | 60 | 80 |
| LE IN $^{\text {IN }}$ (From latched to transparent) | 39 | $72^{(1)}$ | 39 | 59 |
| LE OUT (From latched to transparent) | - | 31 | - | - |
| LE DIAG (From latched to transparent; Not Internal Control Mode) | 45 | 78 | 45 | 65 |
| Internal Control Mode: LE (From latched to transparent) | 67 | 96 | 66 | 86 |
| Internal Control Mode: DATA ${ }_{0-15}$ (Via Diagnostic Latch) | 67 | 96 | 66 | 86 |

## SET-UP AND HOLD TIMES

RELATIVE TO LATCH ENABLES

| FROM INPUT | TO (LATCHING UP DATA) | SET-UP TIME | $\begin{aligned} & \text { HOLD } \\ & \text { TIME } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | LE ${ }_{\text {IN }}$ | 6 | 7 |
| $\mathrm{CB}_{0-6}$ | LE ${ }_{\text {IN }}$ | 5 | 6 |
| DATA $_{0-15}$ | LE ${ }_{\text {OUT }}$ | 34 | 5 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & (\mathrm{CODE} \text { ID) } \\ & 000,011) \\ & \hline \end{aligned}$ | LE ${ }_{\text {OUT }}$ | 35 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID } \\ & 100,101,110,111 \text { ) } \end{aligned}$ | LE ${ }_{\text {OUT }}$ | 27 | 0 |
| GENERATE | LE ${ }_{\text {OUT }}$ | 42 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 26 | 1 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 69 | 0 |
| PASS THRU | LE OUT | 26 | 0 |
| CODE $\mathrm{ID}_{2-0}$ | LE ${ }_{\text {OUT }}$ | 81 | 0 |
| $L E_{\text {IN }}$ | LEOUT | 51 | 5 |
| DATA $_{0-15}$ | LE DIAG | 6 | 8 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :--- | :--- | :---: | :---: |
| $\overline{\overline{\mathrm{OE}} \mathrm{BYTE}_{0},}$ | DATA $_{0-15}$ | 30 | 30 |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{1}$ |  |  |  |$)$

## MINIMUM PULSE WIDTHS

| LE $_{\text {IN }}$, LE $_{\text {OUT }}$, LE $_{\text {DIAG }}$ | 15 |
| :--- | :---: |

## NOTE:

1. DATA $_{I N}$ (or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 14 below.


Figure 14.

## IDT39C60-1 AC ELECTRICAL CHARACTERISTICS (Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{cc}}$ from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between $O \mathrm{~V}$ and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load. $V_{C C}$ equal to $5.0 \mathrm{~V} \pm 10 \%$.

## COMBINATIONAL PROPAGATION DELAYS

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{S C}_{0-6}$ | DATA $_{\text {0-1 }}$ | ERROR | MULT ERROR |
| DATA $_{0-15}$ | 31 | 59 | 28 | 56 |
| $\left.\begin{array}{l} \mathrm{CB}_{0-6} \\ (\mathrm{CODE} \mathrm{ID} \\ 2-0 \end{array} 000,011\right)$ | 25 | 55 | 25 | 50 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & (\mathrm{CODE} \mathrm{ID} \\ & 101,110,111) \end{aligned}$ | 30 | 38 | 31 | 37 |
| GENERATE | 38 | 69 | 41 | 62 |
| CORRECT <br> (Not Internal Control Mode) | - | 49 | - | - |
| DIAG MODE (Not Internal Control Mode) | 58 | 89 | 65 | 90 |
| PASS THRU (Not Internal Control Mode) | 39 | 51 | 34 | 54 |
| CODE $\mathrm{ID}_{2-0}$ | 69 | 100 | 68 | 90 |
| LE $\mathrm{IN}_{\mathrm{IN}}$ (From latched to transparent) | 39 | $82^{(1)}$ | 43 | 66 |
| LE OUT (From latched to transparent) | - | 33 | - | - |
| LE ${ }_{\text {DIAG }}$ <br> (From latched to transparent; Not Internal Control Mode) | 50 | 88 | 49 | 72 |
| Internal Control Mode: LE DIAG (From latched to transparent) | 75 | 106 | 74 | 96 |
| Internal Control Mode: DATA ${ }_{0-15}$ (Via Diagnostic Latch) | 75 | 106 | 74 | 96 |

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { UP DATA) } \end{gathered}$ | SET-UP TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | $L_{\text {L }}^{\text {IN }}$ | 7 | 7 |
| $\mathrm{CB}_{0-6}$ | $L E_{\text {IN }}$ | 5 | 7 |
| DATA $_{0-15}$ | $L^{\text {E }}$ OUT | 39 | 5 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & (\mathrm{CODE} \text { ID) } \\ & 000,011) \\ & \hline \end{aligned}$ | $\mathrm{LE}_{\text {Out }}$ | 38 | 0 |
| $\mathrm{CB}_{0-6}$ (CODE ID 100, 101, 110, 111) | $\mathrm{LE}_{\text {OUT }}$ | 30 | 0 |
| GENERATE | $L^{\text {EOUT }}$ | 46 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 28 | 1 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 84 | 0 |
| PASS THRU | LE ${ }_{\text {Out }}$ | 30 | 0 |
| CODE $\mathrm{ID}_{2-0}$ | LE ${ }_{\text {OUT }}$ | 89 | 0 |
| $\mathrm{LE}_{\text {IN }}$ | $\mathrm{LE}_{\text {OUT }}$ | 59 | 5 |
| DATA $_{0-15}$ | LE ${ }_{\text {DIAG }}$ | 7 | 9 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :--- | :--- | :---: | :---: |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0}$, |  |  |  |
| $\mathrm{BYTE}_{1}$ | DATA $_{0-15}$ | 35 | 35 |
| $\overline{\mathrm{OE}}_{\text {SC }}$ | $\mathrm{SC}_{0-6}$ | 35 | 35 |

## MINIMUM PULSE WIDTHS

$\mathrm{LE}_{\mathrm{IN}^{\prime}}, \mathrm{LE}_{\text {OUT }}, \mathrm{LE}_{\text {DIAG }}$

## NOTE:

1. DATA ${ }_{I N}$ (or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 15 below.


Figure 15.

## IDT39C60 AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{CC}}$ from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum $D C$ load. $V_{C C}$ equal to $5.0 \mathrm{~V} \pm 5 \%$.

## COMBINATIONAL PROPAGATION DELAYS <br> $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SC ${ }_{0-6}$ | DATA $_{0-15}$ | ERROR | MULT ERROR |
| DATA $_{0-15}$ | 32 | $65{ }^{(1)}$ | 32 | 50 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & (\mathrm{CODE} \mathrm{ID} \\ & 2-0 \\ & 000,011) \end{aligned}$ | 28 | 56 | 29 | 47 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}_{2-0} 010,100,\right. \\ & 101,110,111) \end{aligned}$ | 28 | 45 | 29 | 34 |
| GENERATE | 35 | 63 | 36 | 55 |
| CORRECT <br> (Not Internal Control Mode) | - | 45 | - | - |
| DIAG MODE (Not Internal Control Mode) | 50 | 78 | 59 | 75 |
| PASS THRU (Not Internal Control Mode) | 36 | 44 | 29 | 46 |
| CODE $\mathrm{ID}_{2-0}$ | 61 | 90 | 60 | 80 |
| LE IN $^{\text {IN }}$ (From latched to transparent) | 39 | $72^{(1)}$ | 39 | 59 |
| LE OUT (From latched to transparent) | - | 31 | - | - |
| LE DIAG <br> (From latched to transparent; Not Internal Control Mode) | 45 | 78 | 45 | 65 |
| Internal Control Mode: LE ${ }_{\text {DIAG }}$ (From latched to transparent) | 67 | 96 | 66 | 86 |
| Internal Control Mode: DATA ${ }_{0-15}$ (Via Diagnostic Latch) | 67 | 96 | 66 | 86 |

## SET-UP AND HOLD TIMES

 RELATIVE TO LATCH ENABLES| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { UP DATA) } \end{gathered}$ | SET-UP <br> TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | $L^{\text {E }}$ IN | 6 | 7 |
| $\mathrm{CB}_{0-6}$ | $L \mathrm{E}_{\text {IN }}$ | 5 | 6 |
| DATA $_{0-15}$ | $L^{\text {E }}$ OUT | 44 | 5 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & (\mathrm{CODEID}) \\ & 000,011) \end{aligned}$ | $\mathrm{LE}_{\text {OUT }}$ | 35 | 0 |
| $\begin{aligned} & \hline \mathrm{CB}_{0-6} \\ & (\mathrm{CODEID} \\ & 100,101,110,111) \\ & \hline \end{aligned}$ | $\mathrm{LE}_{\text {OUT }}$ | 27 | 0 |
| GENERATE | $\mathrm{LE}_{\text {OUT }}$ | 42 | 0 |
| CORRECT | $L^{\text {E }}$ OUT | 26 | 1 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 69 | 0 |
| PASS THRU | LE ${ }_{\text {OUT }}$ | 26 | 0 |
| CODE $\mathrm{ID}_{2-0}$ | $L^{\text {E }}$ OUT | 81 | 0 |
| $\mathrm{LE}_{\text {IN }}$ | LE ${ }_{\text {Out }}$ | 51 | 5 |
| DATA $_{0-15}$ | LE DIAG | 6 | 8 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 p F$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :--- | :--- | :---: | :---: |
| $\overline{\overline{\overline{O E}} \mathrm{BYTE}_{0},}$ | DATA $_{0-15}$ | 30 | 30 |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{1}$ |  |  |  |
| $\overline{\mathrm{O}} \mathrm{E}_{\mathrm{SC}}$ | $\mathrm{SC}_{0-6}$ | 30 | 30 |

## MINIMUM PULSE WIDTHS

$\mathrm{LE}_{\text {IN }}, \mathrm{LE}_{\text {OUT }}, \mathrm{LE}_{\text {DIAG }}$

## NOTE:

1. DATA ${ }_{I N}$ (or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 16 below.

Figure 16.

## IDT39C60 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)
The tables below specify the guaranteed performance of the IDT39C60 over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with $\mathrm{V}_{\mathrm{CC}}$ from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V . All outputs have maximum DC load. $V_{C C}$ equal to $5.0 \mathrm{~V} \pm 10 \%$.

## COMBINATIONAL PROPAGATION DELAYS <br> $C_{L}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-6}$ | DATA $_{0-15}$ | ERROR | MULT ERROR |
| DATA $_{0-15}$ | 35 | $73{ }^{(1)}$ | 36 | 56 |
| $\left.\left.\begin{array}{l} \mathrm{CB}_{0-6} \\ (\mathrm{CODE} \mathrm{ID} \\ 2-0 \end{array}\right) 000,011\right)$ | 30 | 61 | 31 | 50 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \left(\mathrm{CODE} \mathrm{ID}{ }_{2-0} 010,100,\right. \\ & 101,110,111 \text { ) } \end{aligned}$ | 30 | 50 | 31 | 37 |
| GENERATE | 38 | 69 | 41 | 62 |
| CORRECT <br> (Not Internal Control Mode) | - | 49 | - | - |
| DIAG MODE (Not Internal Control Mode) | 58 | 89 | 65 | 90 |
| PASS THRU (Not Internal Control Mode) | 39 | 51 | 34 | 54 |
| CODE $\mathrm{ID}_{2-0}$ | 69 | 100 | 68 | 90 |
| LE ${ }_{\text {IN }}$ (From latched to transparent) | 44 | $82^{(1)}$ | 43 | 66 |
| LE OUT (From latched to transparent) | - | 33 | - | - |
| LE DIAG (From latched to transparent; Not Internal Control Mode) | 50 | 88 | 49 | 72 |
| Internal Control Mode: LE DIAG (From latched to transparent) | 75 | 106 | 74 | 96 |
| Internal Control Mode: DATA $0-15$ (Via Diagnostic Latch) | 75 | 106 | 74 | 96 |

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { UP DATA) } \end{gathered}$ | SET-UP <br> TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-15}$ | $L^{\text {E }}$ IN | 7 | 7 |
| $\mathrm{CB}_{0-6}$ | $L_{\text {L }}^{\text {IN }}$ | 5 | 7 |
| DATA $_{0-15}$ | $\mathrm{LE}_{\text {OUT }}$ | 50 | 5 |
| $\begin{aligned} & \hline \mathrm{CB}_{0-6} \\ & (\mathrm{CODEID}) \\ & 000,011) \end{aligned}$ | $L_{\text {Eut }}$ | 38 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-6} \\ & \text { (CODE ID } \\ & \text { 100, 101, 110, 111) } \end{aligned}$ | $\mathrm{LE}_{\text {OUT }}$ | 30 | 0 |
| GENERATE | $\mathrm{LE}_{\text {OUT }}$ | 46 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 28 | 1 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 84 | 0 |
| PASS THRU | LE ${ }_{\text {Out }}$ | 30 | 0 |
| CODE $\mathrm{ID}_{2-0}$ | LE ${ }_{\text {OUT }}$ | 89 | 0 |
| $L_{\text {L }}^{\text {IN }}$ | LE ${ }_{\text {OUT }}$ | 59 | 5 |
| DATA $_{0-15}$ | LE ${ }_{\text {DIAG }}$ | 7 | 9 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 p F$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE | DISABLE |
| :--- | :---: | :---: | :---: |
| $\overline{\overline{\mathrm{OE}} \mathrm{BYTE}_{0},}$ | DATA $_{0-15}$ | 35 | 35 |
| $\mathrm{BETE}_{1}$ | $\mathrm{BYT}_{1}$ | 35 | 35 |
| $\overline{\mathrm{OE}}_{\text {SC }}$ | $\mathrm{SC}_{0-6}$ | 35 |  |

## MINIMUM PULSE WIDTHS

$\mathrm{LE}_{\text {IN }}, \mathrm{LE}_{\text {OUT }}, \mathrm{LE}_{\text {DIAG }}$ 15

NOTE:

1. $\operatorname{DATA}_{I N}$ (or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 17 below.


Figure 17.


## FEATURES:

- Fast
- Available in either industry-standard speed or $20 \%$ speed upgraded versions
- Low-power CEMOS ${ }^{\text {m }}$
-Military - 50mA (max.)
-Commercial - 40mA (max.)
- 16-word x 4-bit, dual-port CMOS RAM
- Non-inverting data output with respect to data input
- Easily cascadable with separate Chip Select and Write Enable
- Separate 4-bit latches with enables for each output port (IDT39C707/A has separate output control)
- IDT39C705A/B pin-compatible to all versions of the 29705
- IDT39C707/A pin-compatible to all versions of the 29707
- Available in 28-pin DIP and LCC
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT39C705s are high-performance 16-word by 4-bit, dualport RAMs. Addressing any of the 16-words is performed via the 4-bit A address field with the data appearing on the A output port. The same respective operation holds true for the $B$ address input/output port and can happen simultaneously with the A-port operation. New incoming data is written into the 4-bit RAM word
selected by the B address. The D inputs are used to load new data into the device.

Featured are two separate output ports which allow any two 4-bit words to be read from these outputs simultaneously. Also featured is a 4-bit latch for each of the two output ports with a common Latch Enable (LE) input being used to control all eight latches. Two Write Enable ( $\overline{W E}$ ) inputs are designed such that Write Enable $1\left(\overline{W E}_{1}\right)$ and Latch Enable (LE) inputs can be connected to the RAM to operate in an edge-triggered mode. The Write Enable inputs control the writing of new data into the RAM. Data is written into the B address field when both Write Enables are LOW. If either of the Write Enables are HIGH, no data is written into the RAM.
Three-state outputs allow several devices to be easily cascaded for increased memory size. When $\overline{\mathrm{OE}}_{\mathrm{A}}$ input is HIGH, the A output port is in the high impedance mode. The same respective operation occurs for the $\overline{\mathrm{OE}}_{\mathrm{B}}$ input.

The IDT39C707s function identically to the IDT39C705s, except each output port has a separate Latch Enable (LE) input. Also, an extra Write Enable (WE) may be connected directly to the IEN of the IDT39C203/A for improved cycle times when compared to the IDT39C705s. The WE/BLE input can then be connected directly to the system clock.

These performance-enhanced, pin-compatible replacements for all respective versions of the 29705s and 29707s are fabricated using IDTs high-speed, high-reliability CEMOS technology. Military product is $100 \%$ screened to MIL-STD-883, Class B, making them ideally suited to military temperature applications.

## FUNCTIONAL BLOCK DIAGRAM

 IDT39C705A/B

CEMOS is a trademark of Integrated Device Technology, Inc.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



MSDC705-003



MSDC705-004


> HIGH-PERFORMANCE CMOS MICROCYCLE LENGTH CONTROLLER

## ADVANCE INFORMATION <br> IDT49C25

## MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- Similar function to AMD's Am2925 bipolar controller with improved speeds and output drive over full temperature and voltage supply extremes
- Four microcode-controlled clock outputs allow clock cycle length control for 15 to $30 \%$ increase in system throughput. Microcode selects one of eight clock patterns from 3 to 10 oscillator cycles in length
- System controls for $\overline{\text { RUN }} / \overline{\text { HALT }}$ and Single Step -Switch-debounced inputs provide flexible halt controls
- Low input/output capacitance
$-6 p F$ inputs (typ.)
$-8 p F$ outputs (typ.)
- CMOS power levels
- Available in 300 mil 24-pin THINDIP package
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's bipolar Am2900 series ( $5 \mu \mathrm{~A}$ max.)
- $100 \%$ product assurance screening to MIL-STD-883, Class $B$ is available


## DESCRIPTION:

The IDT49C25 is a single-chip general purpose clock generator/driver built using advanced CEMOS ${ }^{\text {rw, }}$, a dual metal CMOS technology. It has microprogrammable clock cycle length to provide significant speed-up over fixed clock cycle approaches and meets a variety of system speed requirements.

The IDT49C25 generates four different simultaneous clock output waveforms tailored to meet the needs of the IDT39C000 CMOS family and other MOS and bipolar microprocessor-based systems. One-of-eight cycle lengths may be generated under microprogram control using the Cycle Length inputs $L_{1}, L_{2}$ and $L_{3}$.

A buffered oscillator output, $F_{0}$, is provided for external system timing in addition to the four microcode controlled clock outputs $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$.

System control functions include $\overline{\text { RUN }}, \overline{H A L T}$, Single-Step, Initialize and Ready/Wait controls. In addition, the FIRST/LAST input determines where a halt occurs and the $C_{x}$ input determines the end point timing of wait cycles. WAITACK indicates that the IDT49C25 is in a wait state.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS

| GND $\square_{1}$ | ${ }_{24} \square \mathbf{V}_{\mathbf{C C}}$ |
| ---: | :--- |
| READY $\square 2$ |  |



MSD49C25-003


16-BIT CMOS MICROPROCESSOR SLICE

## IDT49C401 IDT49C401A

## MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- Fast
-30\% faster than four 2901Cs and one 2902A
- Low-power CEMOS ${ }^{\text {m }}$
-Military - 150mA (max.)
-Commercial - 125mA (max.)
- Functionally equivalent to four 2901s and on 2902
- Pin-compatible, performance-enhanced replacement for IMI4X2901B
- Independent, simultaneous access to two 16 -word $\times 16$-bit register files
- Expanded destination functions with eight new operations allowing Direct Data to be loaded directly into the dual-port RAM and Q Register
- Cascadable
- Available in a 64-pin DIP
- Military product $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49C401s are high-speed, fully cascadable 16-bit CMOS microprocessor slice units which combine the standard functions
of four 2901s and a 2902, with additional control features aimed at enhancing the performance of bit-slice microprocessor designs.

The IDT49C401s include all of the normal functions associated with standard 2901 bit-slice operation: (a) a 3-bit instruction field $\left(I_{0}, I_{1}, I_{2}\right)$ which controls the source operand selection for the ALU; (b) a 3-bit microinstruction field $\left(I_{3}, I_{4}, I_{5}\right)$ used to control the eight possible functions of the ALU, and; (c) sixteen destination control functions which are selected by the microcode inputs $\left(I_{6}, I_{7}, I_{8}, I_{9}\right)$. Eight of the sixteen destination control functions reflect the standard 2901 operation, while the other eight additional destination control functions allow for shifting the Q Register up and down, loading the RAM or Q Register directly from the D inputs without going through the ALU, and new combinations of destination functions with the RAM A-port output available at the Y output pins of the device. Also featured is an on-chip dual-port RAM that contains 16 words by 16 bits.

The IDT49C401s are fabricated using CEMOS, a single poly, double metal CMOS technology designed for high-performance and high-reliability. These performance enhanced devices feature both bipolar speed and bipolar output drive capabilities while maintaining exceptional microinstruction speeds at greatly reduced CMOS power levels.

FUNCTIONAL BLOCK DIAGRAM


CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATION



## DEVICE ARCHITECTURE

The IDT49C401 CMOS Bit-Slice Microprocessors are configured sixteen bits wide and are cascadable to any number of bits ( $16,32,48,64$ ). Key elements which make up these sixteen-bit slice microprocessors are the (1) register file ( $16 \times 16$ dual-port RAM) with shifter, (2) ALU, and (3) Q Register and shifter.
REGISTER FILE-A 16-bit data word from one of the 16 RAM registers can be read from the A-port as selected by the 4-bit A address field. Simultaneously, the same data word or any other word from the 16 RAM registers can be read from the B-port as selected by the 4 -bit $B$ address field. New data is written into the RAM register location selected by the $B$ address field during the clock (CP) LOW time. Two sixteen-bit latches hold the RAM Aport and B-port data during the clock (CP) LOW time, eliminating any data races. During clock HIGH these latches are transparent, reading the data selected by the $A$ and $B$ addresses. The RAM data input field is driven from a four-input multiplexer that selects the ALU output or the D inputs. The ALU output can be shifted up one position, down one position or not shifted. Shifting data operations involve the $\mathrm{RAM}_{15}$ and $\mathrm{RAM}_{0} \mathrm{I} / \mathrm{O}$ pins. For a shift up operation, the RAM shifter MSB is connected to an enabled RAM ${ }_{15}$ I/O output while the RAM ${ }_{0}$ I/O input is selected as the input to the LSB. During a shift down operation, the RAM shifter LSB is connected to an enabled RAM $_{0}$ I/O output while the RAM ${ }_{15}$ I/O input is selected as the input to the MSB.
ALU-The ALU can perform three binary arithmetic and five logic operations on the two 16 -bit input words S and R. The S input field is driven from a 3 -input multiplexer and the $R$ input field is driven from a 2-input multiplexer, with both having a zero source operand. Both multiplexers are controlled by the $I_{(0,1,2)}$ inputs. This multiplexer configuration enables the user to select various pairs of the A, B, D, Q and " 0 " inputs as source operands to the ALU. Microinstruction inputs $\mathrm{I}_{(3,4,5)}$ are used to select the ALU function. This high-speed ALU cascades to any word length, providing carry-in ( $C_{n}$ ), carry-out ( $C_{n+16}$ ) and an open-drain ( $F=0$ ) output. When all bits of the ALU are zero, the pull-down device of $\mathrm{F}=0$ is off, allowing a wire-OR of this pin over all cascaded devices. Multipurpose pins $\bar{G} / F_{15}$ and $\bar{P} / O V R$ are aimed at accelerating
arithmetic operations. For intermediate and least-significant slices, the MSS pin is programmed LOW selecting the carry-generate ( $\overline{\mathrm{G}}$ ) and carry-propagate ( $\overline{\mathrm{P}}$ ) output functions to be used by carrylookahead logic. For the most-significant slice, MSS is programmed high, selecting the sign-bit ( $F_{15}$ ) and the two's complement overflow (OVR) output functions. The sign-bit ( $\mathrm{F}_{15}$ ) allows the ALU sign-bit to be monitored without enabling the three-state ALU outputs. The overflow (OVR) output is high when the two's complement arithmetic operation has overflowed into the signbit, as logically determined from the Exclusive-OR of the carry-in and carry-out of the most-significant bit of the ALU. For all 16-bit applications, the MSS pin on the IDT49C401s is tied high or not connected since only one device is needed. With MSS open or tied high, internal circuitry will direct pins 33 and 34 to function as $F_{15}$ and OVR, respectively. It is in this 16 -bit operating mode that the IDT49C401s function identically to the IMI4X2901B. The ALU data outputs are available at the three-state outputs $Y_{(0-15)}$, or as inputs to the RAM register file and $Q$ Register under control of the $I_{(6,7,8,9)}$ instruction inputs.

Q REGISTER-The Q Register is a separate 16-bit register intended for multiplication and division routines, and can also be used as an accumulator or holding register for other types of applications. It is driven from a 4-input multiplexer. In the no-shift mode, the multiplexer enters the ALU F output or Direct Data into the $Q$ Register. In either the shift-up or shift-down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The Q shifter has two ports, $\mathrm{Q}_{0}$ and $\mathrm{Q}_{15}$, which operate comparably to the RAM shifter. They are controlled by the $I_{(6,7,8,9)}$ inputs.

The clock input of the IDT49C401 controls the RAM, Q Register and $A$ and $B$ data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH , the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and $I_{(6,7,8,9)}$ define the RAM as the destination, new data will be written into the RAM file defined by the $B$ address field.

## PIN DESCRIPTIONS

| PIN NAME | 1/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{3}$ | 1 | Four address inputs to the register file which selects one register and displays its contents through the A-port. |
| $\mathrm{B}_{0}-\mathrm{B}_{3}$ | 1 | Four address inputs to the register file which selects one of the registers in the file, the contents of which are displayed through the B port. It also selects the location into which new data can be written when the clock goes LOW. |
| $\mathrm{I}_{0} \mathrm{I}_{9}$ | 1 | Ten instruction control lines which determine what data source will be applied to the $A L U I_{(0,1,2)}$, what function the ALU will perform $I_{(3,4,5)}$, and what data is to be deposited in the $Q$ Register or the register file $I_{(6,7,8,9)}$. Original 2901 destinations are selected if $\mathrm{I}_{9}$ is disconnected. In this mode, proper $\mathrm{I}_{9}$ bias is controlled by an internal pullup resistor to $V_{C C}$. |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ | 1 | Sixteen-bit direct data inputs which are the data source for entering external data into the device ALU, Q Register or RAM. $D_{0}$ is the LSB. |
| $Y_{0}-Y_{15}$ | O | Sixteen three-state output lines which, when enabled, display either the sixteen outputs of the ALU or the data on the A-port of the register stack. This is determined by the destination code $I_{(6,7,8,9)}$. |
| $\overline{\mathrm{G}} / \mathrm{F}_{15}$ | 0 | A multipurpose pin which indicates the carry generate, $\bar{G}$, function at the least significant and intermediate slices, or as $F_{15}$, the most significant ALU output (sign bit). $\bar{G} / F_{15}$ selection is controlled by MSS pin. If MSS $=H I G H, F_{15}$ is enabled. If MSS = LOW, $\bar{G}$ is enabled. |
| $F=0$ | 0 | Open drain output which goes HIGH if the $\mathrm{F}_{0}-\mathrm{F}_{15}$ ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic). |
| $\mathrm{C}_{\mathrm{n}}$ | 1 | Carry-in to the internal ALU. |
| $\mathrm{C}_{\mathrm{n}+16}$ | 0 | Carry-out of the internal ALU. |
| $Q_{15}$ RAM $_{15}$ | 1/O | Bidirectional lines controlled by ${ }_{(6,7,8,9)}$. Both are three-state output drivers connected to the TTL-compatible inputs. When the destination code on $I_{(6,7,8,9)}$ indicates an up shift, the three-state outputs are enabled and the MSB of the Q Register is available on the $Q_{15}$ pin and the MSB of the ALU output is available on the RAM ${ }_{15}$ pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM. |
| $Q_{0}$ RAM $_{0}$ | 1/O | Both bidirectional lines function identically to $Q_{15}$ and RAM $_{15}$ lines except they are the LSB of the Q Register and RAM. |
| $\overline{O E}$ | 1 | Output enable. When pulled HIGH, the $Y$ outputs are OFF (high impedance). When pulled LOW, the $Y$ outputs are enabled. |
| $\overline{\mathrm{P}} / \mathrm{OVR}$ | 0 | A multipurpose pin which indicates the carry propagate $(\bar{P})$ output for performing a carry-lookahead operation or overflow (OVR) the Exclusive-OR of the carry-in and carry-out of the ALU MSB. OVR, at the most significant end of the word, indicates that the result of an arithmetic two's complement operation has overflowed into the sign bit. $\bar{P} /$ OVR selection is controlled by the MSS pin. If MSS $=$ HIGH, OVR is enabled. If MSS $=L O W, \bar{P}$ is enabled. |
| CP | 1 | The clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the $64 \times 16$ RAM which compromises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this. |
| MSS | 1 | When HIGH, enables OVR and $F_{15}$ on the $\bar{P} / O V R$ and $\bar{G} / F_{15}$ pins. When LOW, enables $\bar{G}$ and $\bar{P}$ on these pins. If left open, internal pullup resistor to $\mathrm{V}_{\mathrm{CC}}$ provides declaration that the device is the most significant slice and will define pins as OVR and $F_{15}$. |

## ALU SOURCE OPERAND CONTROL

| MNEMONIC | MICROCODE |  |  | ALU SOURCE <br> OPERANDS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{0}}$ | OCTAL <br> CODE | R | s |
|  | L | L | L | 0 | A | Q |
| AB | L | L | H | 1 | A | B |
| ZQ | L | H | L | 2 | 0 | Q |
| ZB | L | H | H | 3 | 0 | B |
| ZA | H | L | L | 4 | 0 | A |
| DA | H | L | H | 5 | D | A |
| DQ | H | H | L | 6 | D | Q |
| DZ | H | H | H | 7 | D | 0 |

## ALU FUNCTION CONTROL

| MNEMONIC | MICROCODE |  |  |  | ALU FUNCTION | SYMBOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $I_{5}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | OCTAL CODE |  |  |
| ADD | L | L | L | 0 | R Plus S | R + S |
| SUBR | L | L | H | 1 | S Minus R | S-R |
| SUBS | L | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | R OR S | $R \vee S$ |
| AND | H | L | L | 4 | R AND S | $R \wedge S$ |
| NOTRS | H | L | H | 5 | R AND S | $R \wedge S$ |
| EXOR | H | H | L | 6 | R EX-OR S | $\overline{R \nabla S}$ |
| EXNOR | H | H | H | 7 | R EX-NOR S | $\overline{R \nabla S}$ |

## ALU ARITHMETIC MODE FUNCTIONS

| $\begin{gathered} \text { OCTAL } \\ \mathbf{I}_{5,4,3} \boldsymbol{I}_{2,1,0} \end{gathered}$ | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ |  | $\mathrm{C}_{\mathrm{n}}=\mathrm{H}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | GROUP | FUNCTION | GROUP | FUNCTION |
| $\begin{array}{ll} \hline 0 & 0 \\ 0 & 1 \\ 0 & 5 \\ 0 & 6 \\ \hline \end{array}$ | ADD | $\begin{aligned} & A+Q \\ & A+B \\ & D+A \\ & D+Q \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { Plus One } \end{aligned}$ |  |
| $\begin{array}{ll} \hline 0 & 2 \\ 0 & 3 \\ 0 & 4 \\ 0 & 7 \\ \hline \end{array}$ | PASS | $\begin{aligned} & \hline \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ | Increment | $\begin{aligned} & \hline Q+1 \\ & B+1 \\ & A+1 \\ & D+1 \\ & \hline \end{aligned}$ |
| $\begin{array}{ll} \hline 1 & 2 \\ 1 & 3 \\ 1 & 4 \\ 2 & 7 \\ \hline \end{array}$ | Decrement | $\begin{aligned} & \text { Q-1 } \\ & \text { B-1 } \\ & \text { A }-1 \\ & D-1 \\ & \hline \end{aligned}$ | PASS | $\begin{aligned} & \hline \text { Q } \\ & \text { B } \\ & \text { A } \\ & \text { D } \end{aligned}$ |
| $\begin{array}{ll} 2 & 2 \\ 2 & 3 \\ 2 & 4 \\ 1 & 7 \\ \hline \end{array}$ | 1's Comp. | $\begin{aligned} & -Q-1 \\ & -B-1 \\ & -A-1 \\ & -D-1 \end{aligned}$ | 2's Comp. (Negate) | $\begin{aligned} & -Q \\ & -B \\ & -A \\ & -D \end{aligned}$ |
| $\begin{array}{ll} \hline 1 & 0 \\ 1 & 1 \\ 1 & 5 \\ 1 & 6 \\ 2 & 0 \\ 2 & 1 \\ 2 & 5 \\ 2 & 6 \end{array}$ | Subtract (1's Comp.) | $\begin{aligned} & \hline Q-A-1 \\ & B-A-1 \\ & A-D-1 \\ & Q-D-1 \\ & A-Q-1 \\ & A-B-1 \\ & D-A-1 \\ & D-Q-1 \end{aligned}$ | Subtract (2's Comp.) | $\begin{aligned} & \text { Q-A } \\ & B-A \\ & A-D \\ & Q-D \\ & A-Q \\ & A-B \\ & D-A \\ & D-Q \\ & \hline \end{aligned}$ |

ALU LOGIC MODE FUNCTIONS

| $\begin{aligned} & \text { OCTAL } \\ & \mathrm{I}_{5,4,3} \mathrm{I}_{2,1,0} \end{aligned}$ | GROUP | FUNCTION |
| :---: | :---: | :---: |
| $\begin{array}{ll} 4 & 0 \\ 4 & 1 \\ 4 & 5 \\ 4 & 6 \end{array}$ | AND | $\begin{aligned} & A \wedge Q \\ & A \wedge B \\ & D \wedge A \\ & D \wedge Q \end{aligned}$ |
| $\begin{array}{ll} 3 & 0 \\ 3 & 1 \\ 3 & 5 \\ 3 & 6 \end{array}$ | OR | $A \vee Q$ <br> $A \vee B$ <br> D V $A$ <br> D V Q |
| $\begin{array}{ll} \hline 6 & 0 \\ 6 & 1 \\ 6 & 5 \\ 6 & 6 \end{array}$ | EX-OR | $\begin{aligned} & A \nabla Q \\ & A \nabla B \\ & D \nabla A \\ & D \nabla Q \end{aligned}$ |
| $\begin{array}{ll} \hline 7 & 0 \\ 7 & 1 \\ 7 & 5 \\ 7 & 6 \end{array}$ | EX-NOR | $\begin{aligned} & \overline{\overline{A \nabla Q}} \\ & \overline{A \nabla B} \\ & \overline{D \nabla A} \\ & \overline{D \nabla Q} \end{aligned}$ |
| $\begin{array}{ll} 7 & 2 \\ 7 & 3 \\ 7 & 4 \\ 7 & 7 \end{array}$ | INVERT | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll} 6 & 2 \\ 6 & 3 \\ 6 & 4 \\ 6 & 7 \end{array}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll} 3 & 2 \\ 3 & 3 \\ 3 & 4 \\ 3 & 7 \end{array}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll} 4 & 2 \\ 4 & 3 \\ 4 & 4 \\ 4 & 7 \end{array}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| $\begin{array}{ll} 5 & 0 \\ 5 & 1 \\ 5 & 5 \\ 5 & 6 \end{array}$ | MASK | $\begin{aligned} & \bar{A} \wedge Q \\ & \bar{A} \wedge B \\ & \bar{D} \wedge A \\ & \bar{D} \wedge Q \end{aligned}$ |

## SOURCE OPERAND AND ALU FUNCTION MATRIX

| $\begin{gathered} \text { OCTAL } \\ \mathbf{I}_{5,4,3} \end{gathered}$ | ALU FUNCTION | $\mathrm{I}_{2,1,0}$ OCTAL |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | ALU SOURCE |  |  |  |  |  |  |  |
|  |  | A, Q | A,B | 0,Q | 0,B | 0,A | D,A | D, Q | D, 0 |
| 0 | $\begin{gathered} C_{n}=L \\ \text { R Plus } S \\ C_{n}=H \end{gathered}$ | $\begin{gathered} A+Q \\ A+Q+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} \mathrm{Q} \\ \mathrm{Q}+1 \\ \hline \end{gathered}$ | $\begin{gathered} B \\ B+1 \\ \hline \end{gathered}$ | $\begin{gathered} A \\ A+1 \end{gathered}$ | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | $\begin{gathered} D \\ D+1 \end{gathered}$ |
| 1 | $\begin{gathered} C_{n}=L \\ \text { S Minus } R \\ C_{n}=H \end{gathered}$ | $\begin{gathered} Q-A-1 \\ Q-A \end{gathered}$ | $\begin{gathered} B-A-1 \\ B-A \end{gathered}$ | $\begin{gathered} Q-1 \\ Q \\ \hline \end{gathered}$ | $\begin{gathered} B-1 \\ B \end{gathered}$ | $A-1$ <br> A | $\begin{gathered} A-D-1 \\ A-D \end{gathered}$ | $\begin{gathered} Q-D-1 \\ Q-D \end{gathered}$ | $\begin{gathered} -D-1 \\ -D \end{gathered}$ |
| 2 | $C_{n}=L$ <br> R Minus $\mathbf{S}$ $C_{n}=H$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \end{gathered}$ | $\begin{gathered} -B-1 \\ -B \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{gathered} D-A-1 \\ D-A \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} D-1 \\ D \end{gathered}$ |
| 3 | R OR S | $A \vee Q$ | $A \vee B$ | Q | B | A | D $\vee$ A | $D \vee Q$ | D |
| 4 | R AND S | $A \wedge Q$ | $A \wedge B$ | 0 | 0 | 0 | $D \wedge A$ | $D \wedge Q$ | 0 |
| 5 | $\overline{\mathrm{R}}$ AND S | $\bar{A} \wedge Q$ | $\bar{A} \wedge B$ | Q | B | A | $\bar{D} \wedge \mathrm{~A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX-OR S | $A \nabla Q$ | $A \nabla B$ | Q | B | A | $D \nabla A$ | $D \nabla Q$ | D |
| 7 | R EX-NOR S | $\overline{\mathrm{A} \nabla \mathrm{Q}}$ | $\overline{\mathrm{A} \nabla \mathrm{B}}$ | $\bar{Q}$ | $\bar{B}$ | $\overline{\mathrm{A}}$ | $\overline{\overline{D V A}}$ | $\overline{\overline{\nabla V Q}}$ | $\overline{\mathrm{D}}$ |

$+=$ Plus; $-=$ Minus; $\wedge=A N D ; \nabla=E X-O R ; V=O R$

## ALU DESTINATION CONTROL

| MNEMONIC | MICROCODE |  |  |  |  | RAM FUNCTION |  | Q REGISTER FUNCTION |  |  | RAM SHIFTER |  | $\mathbf{Q}$ <br> SHIFTER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{9}$ | $\mathrm{I}_{8}$ | $\mathrm{I}_{7}$ | $I_{6}$ | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ | SHIFT | LOAD | SHIFT | LOAD |  | $\mathrm{RAM}_{0}$ | RAM ${ }_{15}$ | $\mathbf{Q}_{0}$ | $\mathbf{Q}_{15}$ |  |
| OREG | H | L | L | L | 8 | X | NONE | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | $x$ | X | $x$ | X | Existing 2901 Functions |
| NOP | H | L | L | H | 9 | X | NONE | X | NONE | F | X | X | X | X |  |
| RAMA | H | L | H | L | A | NONE | $F \rightarrow B$ | X | NONE | A | X | X | X | X |  |
| RAMF | H | L | H | H | B | NONE | $F \rightarrow B$ | X | NONE | F | X | X | X | X |  |
| RAMQD | H | H | L | L | C | DOWN | $F / 2 \rightarrow B$ | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $Q_{0}$ | $\mathrm{IN}_{15}$ |  |
| RAMD | H | H | L | H | D | DOWN | $F / 2 \rightarrow B$ | X | NONE | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $Q_{0}$ | X |  |
| RAMQU | H | H | H | L | E | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $2 \mathrm{Q}-\mathrm{Q}$ | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{15}$ | $\mathrm{IN}_{0}$ | $Q_{15}$ |  |
| RAMU | H | H | H | H | F | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | NONE | F | $\mathrm{IN}_{0}$ | $F_{15}$ | X | $Q_{15}$ |  |
| DFF | L | L | L | L | 0 | NONE | $D \rightarrow B$ | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | X | X | X | X | New Added IDT49C401 Functions |
| DFA | L | L | L | H | 1 | NONE | $D \rightarrow B$ | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | A | X | X | $x$ | X |  |
| FDF | L | L | H | L | 2 | NONE | $F \rightarrow B$ | NONE | $D \rightarrow Q$ | F | X | X | X | X |  |
| FDA | L | L | H | H | 3 | NONE | $F \rightarrow B$ | NONE | $D \rightarrow Q$ | A | X | X | x | X |  |
| XQDF | L | H | L | L | 4 | X | NONE | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | X | X | $Q_{0}$ | $\mathrm{IN}_{15}$ |  |
| DXF | L | H | L | H | 5 | NONE | D $\rightarrow$ B | X | NONE | F | X | X | $\mathrm{Q}_{0}$ | X |  |
| XQUF | L | H | H | L | 6 | X | NONE | UP | 2Q $\rightarrow$ Q | F | X | X | $1 \mathrm{~N}_{0}$ | $Q_{15}$ |  |
| XDF | L | H | H | H | 7 | X | NONE | NONE | $D \rightarrow Q$ | F | X | X | X | $Q_{15}$ |  |

$\mathrm{X}=$ Don't Care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
$B=$ Register Addressed by B inputs.
UP is toward MSB; DOWN is toward LSB.

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5^{(3)}$ to +7.0 | V |
| $\mathrm{~T}_{1}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $P_{\mathrm{T}}$ maximum can only be achieved by excessive ${ }^{\mathrm{I}} \mathrm{OL}$ or ${ }^{\mathrm{I}} \mathrm{OH}$
3. $V_{I L}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than $20 n \mathrm{~s}$.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | V $_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level(4) |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level(4) |  | - | - | 0.8 | V |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | 1.0 | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -1.0 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | V LC | v |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{I}_{\mathrm{oz}}$ | Off State (High Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 40 |  |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}^{(3)}$ |  | -30 | - | -135 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

DC ELECTRICAL CHARACTERISTICS (Cont'd)
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\text {LC }}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS(1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CCOH}}$ | Quiescent Power Supply Current $C P=H$ | $\begin{aligned} & V_{C C}=M_{a x} \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & f_{C P}=0, C P=H \end{aligned}$ |  | - | - | - | mA |
| $\mathrm{I}_{\text {CCQL }}$ | Quiescent Power Supply Current $C P=L$ | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & V_{\mathrm{HC}} \leq V_{\text {IN }}, V_{\text {IN }} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=0, C P=L \end{aligned}$ |  | - | - | - | mA |
| ICCT | Quiescent Input Power Supply ${ }^{(5)}$ Current (per Input @ TTL High) | $V_{C C}=$ Max. $V_{1 N}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{CP}}=0$ |  | - | - | - | $\mathrm{mA} /$ <br> Input |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ <br> Outputs Open, $\mathrm{OE}=\mathrm{L}$ | MIL. | - | - | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | - | - |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ <br> CP $=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | - | - | mA |
|  |  |  | COM'L. | - | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\text { Max. }, \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> Outputs Open, $\mathrm{OE}=\mathrm{L}$ <br> $C P=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | MIL. | - | 70 | 150 |  |
|  |  |  | COM'L. | - | 70 | 125 |  |

NOTES:
5. $\mathrm{I}_{\mathrm{CCT}}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $\mathrm{I}_{\mathrm{CCOH}}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{C C}=I_{C C Q H}\left(C D_{H}\right)+I_{C C Q L}\left(1-C_{H}\right)+I_{C C T}\left(N_{T} \times D_{H}\right)+I_{C C D}\left(f_{C P}\right)$
$\mathrm{CD}_{\mathrm{H}}=$ Clock duty cycle high period.
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle $T \mathrm{TL}$ high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
$f_{C P}=$ Clock Input frequency.

## IDT49C401A

## AC ELECTRICAL CHARACTERISTICS

## (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C401A over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNITS |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 28 | 24 | ns |
| Maximum Clock Frequency to shift <br> Q (50\% duty cycle, I=C32 or E32) | 35 | 41 | MHz |
| Minimum Clock LOW Time | 13 | 11 | ns |
| Minimum Clock HIGH Time | 13 | 11 | ns |
| Minimum Clock Period | 36 | 31 | ns |

COMBINATIONAL PROPAGATION DELAYS(1) ${ }_{\left(C_{L}=50 p F\right)}$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\begin{gathered} \text { (MSS }=L \text { ) } \\ G, P \end{gathered}$ |  | $F_{15}$ |  |  |  | $C_{n+16}$ |  | $F=0$ |  | RAM $_{0}$ RAM $_{15}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Address | 41 | 37 | 39 | 35 | 41 | 37 | 41 | 37 | 37 | 34 | 41 | 37 | 40 | 36 | - | - | ns |
| D | 32 | 29 | 29 | 26 | 29 | 26 | 31 | 28 | 27 | 25 | 32 | 29 | 28 | 26 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 29 | 26 | - | - | 26 | 24 | 25 | 23 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| $\mathrm{I}_{0,1,2}$ | 35 | 32 | 30 | 27 | 35 | 32 | 34 | 31 | 29 | 26 | 35 | 32 | 30 | 27 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 35 | 32 | 28 | 26 | 34 | 31 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| $\mathrm{I}_{6,7,8,9}$ | 25 | 23 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| A Bypass ALU ( 1 = AXX, 1XX, 3XX) | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock - | 34 | 31 | 31 | 28 | 33 | 30 | 34 | 31 | 30 | 27 | 34 | 31 | 34 | 31 | 25 | 23 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

| INPUT | CP: |  | $1$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SET-UP TIME BEFORE H $\rightarrow$ L |  | HOLD TIME AFTER H $\rightarrow$ L |  | SET-UP TIME BEFOREL $\rightarrow$ H |  | HOLD TIME AFTER L $\rightarrow$ H |  |  |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Source Address | 11 | 10 | $0^{(3)}$ | $0^{(3)}$ | $24^{(4)}$ | $21^{(4)}$ | 0 | 0 | ns |
| B Destination Address | 11 | 10 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| D | $-^{(1)}$ | - | - | - | 12/22(5) | 10/20(5) | 0 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 17 | 15 | 0 | 0 | ns |
| $\mathrm{I}_{0,1,2}$ | - | - | - | - | 28 | 25 | 0 | 0 | ns |
| $\mathrm{I}_{3,4,5}$ | - | - | - | - | 28 | 25 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8,9}$ | 11 | 10 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| RAM ${ }_{0,15}, Q_{0,15}$ | - | - | - | - | 12 | 11 | 0 | 0 | ns |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H-L$ transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L-H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.
5. First value is direct path (DATA ${ }_{I N} \rightarrow$ RAM/Q Register). Second value is indirect path (DATA ${ }_{I N} \rightarrow A L U \rightarrow$ RAM/Q Register).

## IDT49C401

AC ELECTRICAL CHARACTERISTICS
(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT49C401 over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNITS |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 50 | 48 | ns |
| Maximum Clock Frequency to shift <br> Q (50\% duty cycle, I=C32 or E32) | 20 | 21 | MHz |
| Minimum Clock LOW Time | 30 | 30 | ns |
| Minimum Clock HIGH Time | 20 | 20 | ns |
| Minimum Clock Period | 50 | 48 | ns |

COMBINATIONAL PROPAGATION DELAYS(1) $\left(C_{L}=50 \mathrm{pF}\right)$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{Y}$ |  | $\begin{gathered} (\text { MSS }=L) \\ G, P \end{gathered}$ |  | $\left.F_{\text {i5 }}{ }^{(\text {MSS }}=\mathrm{H}\right)$ |  |  |  | $C_{n+16}$ |  | $F=0$ |  | RAM ${ }_{0}$ RAM $_{15}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Address | 52 | 47 | 47 | 42 | 52 | 47 | 47 | 42 | 38 | 34 | 52 | 47 | 44 | 40 | - | - | ns |
| D | 35 | 32 | 34 | 31 | 35 | 32 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| $\mathrm{C}_{n}$ | 29 | 26 | - | - | 29 | 26 | 27 | 25 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| $\mathrm{I}_{0,1,2}$ | 41 | 37 | 30 | 27 | 41 | 37 | 38 | 35 | 29 | 26 | 41 | 37 | 30 | 27 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 40 | 36 | 28 | 26 | 40 | 36 | 37 | 34 | 27 | 25 | 40 | 36 | 28 | 26 | - | - | ns |
| $\mathrm{I}_{6,7,8,9}$ | 26 | 24 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| A Bypass ALU (I = AXX, 1XX, 3XX) | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock - | 42 | 38 | 41 | 37 | 42 | 38 | 41 | 37 | 30 | 27 | 42 | 38 | 41 | 37 | 25 | 23 | ns |

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

| INPUT | CP |  | $1$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SET-UP TIME BEFORE H $\rightarrow$ L |  | HOLD TIME AFTER H $\rightarrow$ L |  | SET-UP TIME BEFOREL L H |  | HOLD TIME AFTER L $\rightarrow$ H |  |  |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A,B Source Address | 20 | 18 | $0^{(3)}$ | $0^{(3)}$ | $50^{(4)}$ | $48^{(4)}$ | 0 | 0 | ns |
| B Destination Address | 20 | 18 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| D | - ${ }^{(1)}$ | - | - | - | 30/40(5) | 26/36(5) | 0 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 35 | 32 | 0 | 0 | ns |
| $\mathrm{l}_{0,1,2}$ | - | - | - | - | 45 | 41 | 0 | 0 | ns |
| $I_{3,4,5}$ | - | - | - | - | 45 | 41 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8,9}$ | 12 | 11 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| $\mathrm{RAM}_{0,15}, \mathrm{Q}_{0,15}$ | - | - | - | - | 12 | 11 | 0 | 0 | ns |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $\mathrm{H} \rightarrow \mathrm{L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $\mathrm{L} \rightarrow \mathrm{H}$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L-H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.
5. First value is direct path (DATA ${ }_{I N} \rightarrow$ RAM/Q REGISTER). Second value is indirect path (DATA ${ }_{I N} \rightarrow$ ALU $\rightarrow$ RAM/Q REGISTER).

## IDT49C401

## OUTPUT ENABLE/DISABLE TIMES

( $C_{L}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\mathrm{OUT}}$ in nanoseconds)

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L. |
| $\overline{\mathrm{OE}}$ | Y | 25 | 23 | 25 | 23 |

## IDT49C401A

## OUTPUT ENABLE/DISABLE TIMES

( $C_{L}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\text {OUT }}$ in nanoseconds)

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L. |
| $\overline{\mathrm{OE}}$ | Y | 22 | 20 | 20 | 18 |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Fig. 1 |

## TEST LOAD CIRCUITS



Figure 1. Switching Test Circuit (all outputs)

## INPUT/OUTPUT INTERFACE CIRCUITRY



Figure 2. Input Structure (All Inputs)


Figure 3. Output Structure (All Outputs Except $F=0$ )


Figure 4. Output Structure ( $F=$ Only) SLICE

## IDT49C402 IDT49C402A

## MICROSLICETM PRODUCT

## FEATURES:

- Functionally equivalent to four 2901s and one 2902
- IDT49C402A 45\% faster than four 2901Cs and one 2902A
- Expanded two-address architecture with independent, simultaneous access to two $64 \times 16$ register files
- Expanded destination functions with 8 new operations allowing Direct Data to be loaded directly into the dual-port RAM and Q Register
- High-performance, low-power CEMOS ${ }^{\text {m }}$ II
- Fully cascadable
- 68-pin PGA, DIP ( 600 mil, 70 mil centers), LCC ( 25 and 50 mil centers)
- Military product $100 \%$ screened to MIL-STD-833, Class B


## DESCRIPTION:

The IDT49C402s are high-speed, fully cascadable 16-bit CMOS microprocessor slice units which combine the standard functions of four 2901s and a 2902, with additional control features aimed at enhancing the performance of bit-slice microprocessor designs.

The IDT49C402s include all of the normal functions associated with standard 2901 bit-slice operation: (a) a 3-bit instruction field ( $I_{0}, I_{1}, I_{2}$ ) which controls the source operand selection for the ALU; (b) a 3-bit microinstruction field $\left(\mathrm{I}_{3}, \mathrm{I}_{4}, \mathrm{I}_{5}\right)$ used to control the eight possible functions of the ALU; (c) eight destination control functions which are selected by the microcode inputs ( $\mathrm{I}_{6}, \mathrm{I}_{7}, \mathrm{I}_{8}$ ); and (d) a tenth microinstruction input, $I_{g}$, offering eight additional destination control functions. This $I_{9}$ input, in conjunction with $I_{6}, I_{7}$, and $\mathrm{I}_{8}$, allows for shifting the Q Register up and down, loading the RAM or $Q$ Register directly from the $D$ inputs without going through the ALU, and new combinations of destination functions with the RAM A-port output available at the Y output pins of the device.
Also featured is an on-chip dual-port RAM that contains 64 words by 16 bits, which is four times the number of working registers in a 2901.
The IDT49C402s are fabricated using CEMOS II, a single poly, double metal CMOS technology designed for high-performance and high-reliability. These performance enhanced devices feature both bipolar speed and bipolar output drive capabilities while maintaining exceptional microinstruction speeds at greatly reduced CMOS power levels.

FUNCTIONAL BLOCK DIAGRAM


CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS

| $\mathrm{Y}_{6} \square_{1}$ | 68 | $\square \mathrm{Y}_{7}$ |  |
| :---: | :---: | :---: | :---: |
| $Y_{5}-2$ | 67 | $\square \mathrm{Y}_{8}$ |  |
| $Y_{4} \square^{3}$ | 66 | $\square \mathbf{C P}$ |  |
| $\mathrm{Y}_{3} \square^{4}$ | 65 | $\square C_{n}$ |  |
| $\mathrm{Y}_{2} \mathrm{Y}^{5}$ | 64 | $\square \mathrm{Q}_{0}$ |  |
| $Y_{1} \square^{6}$ | 63 | $\square \mathrm{RAM}_{0}$ |  |
| $\mathrm{Y}_{0} \square^{7}$ | 62 | $\square \mathrm{A}_{5}$ |  |
| Do 8 | 61 | $\square A_{4}$ |  |
| $\mathrm{D}_{1} \square^{9}$ | 60 | $\square \mathrm{A}_{3}$ |  |
| $\mathrm{D}_{2} \square 10$ | 59 | $\square A_{2}$ |  |
| $\mathrm{D}_{3} \square_{11}$ | 58 | $\boxminus A_{1}$ |  |
| $\mathrm{D}_{4} \square 12$ | 57 | $\square A_{0}$ |  |
| $\mathrm{D}_{5} \square 13$ | 56 | $\square \mathrm{I}_{3}$ |  |
| $\mathrm{D}_{6} \square_{14}$ | 55 | $\square 14$ |  |
| D7 $\square^{15}$ | 54 | $\square 15$ |  |
| GND 16 | 53 | $\mathrm{p}_{0}$ |  |
| $\mathrm{D}_{8}-17$ | 52 | $\square \mathrm{l}_{1}$ |  |
| D9 $\square_{18}$ | 51 | $\square \mathrm{I}_{2}$ |  |
| D10 $\square^{19}$ | 50 | $\square \mathrm{Vcc}$ |  |
| $\mathrm{D}_{11} \square^{20}$ | 49 | $\square \overline{\mathrm{OE}}$ |  |
| $\mathrm{D}_{12} \square^{21}$ | 48 | $\square \mathrm{BO}_{0}$ |  |
| $\mathrm{D}_{13} \square^{22}$ | 47 | $\square \mathrm{B}_{1}$ |  |
| $\mathrm{D}_{14} \square^{23}$ | 46 | $ص \mathrm{~B}_{2}$ |  |
| $\mathrm{D}_{15} \square^{24}$ | 45 | $\square \mathrm{B}_{3}$ |  |
| Y15 $\square^{25}$ | 44 | $\square \mathrm{B}_{4}$ |  |
| $\mathrm{Y}_{14} \square^{26}$ | 43 | $\square \mathrm{B}_{5}$ |  |
| $\mathrm{Y}_{13} \square_{27}$ | 42 | $\square \mathrm{I}_{6}$ |  |
| $\mathrm{Y}_{12} \square^{28}$ | 41 | ص17 |  |
| $Y_{11} \square^{29}$ | 40 | ص18 |  |
| $\mathrm{Y}_{10} \square_{30}$ | 39 | $\square \mathrm{I} 9$ |  |
| $\mathrm{Y}_{9} \square^{31}$ | 38 | $\square$ MSS |  |
| $\mathrm{F}=0 \square^{32}$ | 37 | $\square \mathrm{RAM}_{15}$ |  |
| G/F15 $\square^{33}$ | 36 | $\square \mathrm{Q}_{15}$ |  |
| 戸/OVR 34 | 35 | $\square \mathrm{C}_{\mathrm{n}+16}$ | MSD49C402-002 |




## PIN DESCRIPTIONS

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{5}$ | 1 | Six address inputs to the register file which selects one register and displays its contents through the A-port. |
| $\mathrm{B}_{0}-\mathrm{B}_{5}$ | 1 | Six address inputs to the register file which selects one of the registers in the file, the contents of which are displayed through the B port. It also selects the location into which new data can be written when the clock goes LOW. |
| $\mathrm{I}_{0} \mathrm{I}_{9}$ | I | Ten instruction control lines which determine what data source will be applied to the ALU ${ }_{(0,1,2)}$; what function the ALU will perform $I_{(3,4,5)}$; and what data is to be deposited in the $Q$ Register or the register file $\mathcal{I}_{(6,7,8,9)}$. Original 2901 destinations are selected if $\mathrm{I}_{9}$ is disconnected. In this mode, proper $\mathrm{I}_{9}$ bias is controlled by an internal pullup resistor to $V_{C C}$. |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ | 1 | Sixteen-bit direct data inputs which are the data source for entering external data into the device ALU, Q Register or RAM. $D_{0}$ is the LSB. |
| $\mathrm{Y}_{0}-\mathrm{Y}_{15}$ | 0 | Sixteen three-state output lines which, when enabled, display either the sixteen outputs of the ALU or the data on the A-port of the register stack. This is determined by the destination code $I_{(6,7,8,9)}$. |
| $\overline{\mathrm{G}} / \mathrm{F}_{15}$ | 0 | A multipurpose pin which indicates the carry generate, $\overline{\mathrm{G}}$, function at the least significant and intermediate slices, or as $F_{15}$, the most significant ALU output (sign bit). $\bar{G} / F_{15}$ selection is controlled by MSS pin. If MSS $=H I G H, F_{15}$ is enabled. If MSS = LOW, $\overline{\mathrm{G}}$ is enabled. |
| $F=0$ | 0 | Open drain output which goes HIGH if the $F_{0}-F_{15}$ ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic). |
| $\mathrm{C}_{n}$ | 1 | Carry-in to the internal ALU. |
| $\mathrm{C}_{\mathrm{n}+16}$ | 0 | Carry-out of the internal ALU. |
| $Q_{15}$ RAM $_{15}$ | 1/0 | Bidirectional lines controlled by ${ }_{(6,7,8,9)}$. Both are three-state output drivers connected to the TTL-compatible inputs. When the destination code on $\left.\right\|_{(6,7,8,9)}$ indicates an up shift, the three-state outputs are enabled and the MSB of the Q Register is available on the $Q_{15}$ pin and the MSB of the ALU output is available on the RAM ${ }_{15}$ pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM. |
| $Q_{0}$ RAM $_{0}$ | 1/0 | Both bidirectional lines function identically to $Q_{15}$ and RAM $_{15}$ lines except they are the LSB of the $Q$ Register and RAM. |
| $\overline{\mathrm{OE}}$ | 1 | Output enable. When pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled. |
| $\bar{P} /$ OVR | 0 | A multipurpose pin which indicates the carry propagate $(\bar{P})$ output for performing a carry-lookahead operation or overflow (OVR) the Exclusive-OR of the carry-in and carry-out of the ALU MSB. OVR, at the most significant end of the word, indicates that the result of an arithmetic two's complement operation has overflowed into the sign bit. $\bar{P} /$ OVR selection is controlled by the MSS pin. If MSS $=H I G H, O V R$ is enabled. If MSS $=L O W, \bar{P}$ is enabled. |
| CP | 1 | The clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the $64 \times 16$ RAM which compromises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this. |
| MSS | 1 | When HIGH, enables OVR and $F_{15}$ on the $\overline{\mathrm{P}} /$ OVR and $\overline{\mathrm{G}} / \mathrm{F}_{15}$ pins. When LOW, enables $\overline{\mathrm{G}}$ and $\overline{\mathrm{P}}$ on these pins. If left open, internal pullup resistor to $V_{C C}$ provides declaration that the device is the most significant slice. |

## DEVICE ARCHITECTURE

The IDT49C402 CMOS bit-slice microprocessor is configured sixteen bits wide and is cascadable to any number of bits ( 16,32 , 48, 64). Key elements which make up this sixteen-bit-slice microprocessor are the (1) register file ( $64 \times 16$ dual-port RAM) with shifter; (2) ALU; and (3) Q Register and shifter.

REGISTER FILE-A 16-bit data word from one of the 64 RAM registers can be read from the A-port as selected by the 6-bit A address field. Simultaneously, the same data word or any other word from the 64 RAM registers can be read from the B-port as selected by the 6 -bit $B$ address field. New data is written into the RAM register location selected by the $B$ address field during the clock (CP) LOW time. Two sixteen-bit latches hold the RAM Aport and B-port data during the clock (CP) LOW time, eliminating any data races. During clock HIGH these latches are transparent, reading the data selected by the $A$ and $B$ addresses. The RAM data input field is driven from a four-input multiplexer that selects the ALU output or the D inputs. The ALU output can be shifted up one position, down one position or not shifted. Shifting data operations involve the RAM $_{15}$ and RAM $_{0}$ I/O pins. For a shift up operation, the RAM shifter MSB is connected to an enabled

RAM $_{15} \mathrm{I} / \mathrm{O}$ output while the RAM ${ }_{0} \mathrm{I} / \mathrm{O}$ input is selected as the input to the LSB. During a shift down operation, the RAM shifter LSB is connected to an enabled RAM $_{0}$ I/O output while the RAM ${ }_{15}$ I/O input is selected as the input to the MSB.
ALU-The ALU can perform three binary arithmetic and five logic operations on the two 16 -bit input words $S$ and $R$. The $S$ input field is driven from a 3-input multiplexer and the $R$ input field is driven from a 2 -input multiplexer, with both having a zero source operand. Both multiplexers are controlled by the $I_{(0,1,2)}$ inputs. This multiplexer configuration enables the user to select various pairs of the A, B, D, Q and " 0 " inputs as source operands to the ALU. Microinstruction inputs $I_{(3,4,5)}$ are used to select the ALU function. This high-speed ALU cascades to any word length, providing carry-in $\left(C_{n}\right)$, carry-out $\left(C_{n+16}\right)$ and an open-drain ( $F=0$ ) output. When all bits of the ALU are zero, the pull-down device of $\mathrm{F}=0$ is off, allowing a wire-OR of this pin over all cascaded devices. Multipurpose pins $\overline{\mathrm{G}} / \mathrm{F}_{15}$ and $\overline{\mathrm{P}} /$ OVR are aimed at accelerating arithmetic operations. For intermediate and least-significant slices, the MSS pin is programmed LOW selecting the carry-generate $(\overline{\mathrm{G}})$ and carry-propagate $(\overline{\mathrm{P}})$ output functions to be used by carry-

## DEVICE ARCHITECTURE (CONT'D)

lookahead logic. For the most-significant slice, MSS is programmed high, selecting the sign-bit ( $\mathrm{F}_{15}$ ) and the two's complement overflow (OVR) output functions. The sign-bit ( $F_{15}$ ) allows the ALU sign-bit to be monitored without enabling the three-state ALU outputs. The overflow (OVR) output is high when the two's complement arithmetic operation has overflowed into the signbit, as logically determined from the Exclusive-OR of the carry-in and carry-out of the most-significant bit of the ALU. The ALU data outputs are available at the three-state outputs $\mathrm{Y}_{(0-15)}$, or as inputs to the RAM register file and $Q$ Register under control of the $I_{(6,7,8,9)}$ instruction inputs.

Q REGISTER-The Q Register is a separate 16-bit file intended for multiplication and division routines, and can also be used as an accumulator or holding register for other types of applications. It is driven from a 4-input multiplexer. In the no-shift mode, the multiplexer enters the ALU F output or Direct Data into the Q Register. In either the shift-up or shift-down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The $Q$ shifter has two ports, $Q_{0}$ and $Q_{15}$, which operate comparably to the RAM shifter. They are controlled by the $I_{(6,7,8,9)}$ inputs.

The clock input of the IDT49C402 controls the RAM, Q Register and $A$ and $B$ data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and $I_{(6,7,8,9)}$ define the RAM as the destination, new data will be written into the RAM file defined by the $B$ address field.

## ALU ARITHMETIC MODE FUNCTIONS

| $\underset{\mathbf{I}_{5,4,3}, \mathbf{I}_{\mathbf{2}, 1,0}}{\text { OCTAL }}$ | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ |  | $\mathrm{C}_{\mathrm{n}}=\mathrm{H}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | GROUP | FUNCTION | GROUP | FUNCTION |
| $\begin{array}{ll} \hline 0 & 0 \\ 0 & 1 \\ 0 & 5 \\ 0 & 6 \\ \hline \end{array}$ | ADD | $\begin{aligned} & \hline A+Q \\ & A+B \\ & D+A \\ & D+Q \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { Plus One } \end{aligned}$ |  |
| $\begin{array}{ll} 0 & 2 \\ 0 & 3 \\ 0 & 4 \\ 0 & 7 \end{array}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ | Increment | $\begin{aligned} & \hline Q+1 \\ & B+1 \\ & A+1 \\ & D+1 \\ & \hline \end{aligned}$ |
| $\begin{array}{ll}1 & 2 \\ 1 & 3 \\ 1 & 4 \\ 2 & 7\end{array}$ | Decrement | $\begin{aligned} & \text { Q-1 } \\ & \text { B-1 } \\ & \text { A }-1 \\ & D-1 \end{aligned}$ | PASS | $\begin{aligned} & \hline \text { Q } \\ & \text { B } \\ & \text { A } \\ & \text { D } \end{aligned}$ |
| $\begin{array}{ll}2 & 2 \\ 2 & 3 \\ 2 & 4 \\ 1 & 7\end{array}$ | 1's Comp. | $\begin{aligned} & -Q-1 \\ & -B-1 \\ & -A-1 \\ & -D-1 \end{aligned}$ | 2's Comp. (Negate) | $\begin{aligned} & \hline-Q \\ & -B \\ & -A \\ & -D \\ & \hline \end{aligned}$ |
| $\begin{array}{ll}1 & 0 \\ 1 & 1 \\ 1 & 5 \\ 1 & 6 \\ 2 & 0 \\ 2 & 1 \\ 2 & 5 \\ 2 & 6\end{array}$ | Subtract (1's Comp.) | $\begin{aligned} & \text { Q-A - } 1 \\ & B-A-1 \\ & A-D-1 \\ & \text { Q-D-1 } \\ & A-Q-1 \\ & A-B-1 \\ & D-A-1 \\ & D-Q-1 \end{aligned}$ | Subtract (2's Comp.) | $\begin{aligned} & \text { Q-A } \\ & B-A \\ & A-D \\ & Q-D \\ & A-Q \\ & A-B \\ & D-A \\ & D-Q \\ & \hline \end{aligned}$ |

## ALU SOURCE OPERAND CONTROL

| MNEMONIC | MICROCODE |  |  | ALU SOURCE <br> OPERANDS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{0}}$ | OCTAL <br> CODE | R | S |
|  | L | L | L | 0 | A | Q |
| AB | L | L | H | 1 | A | B |
| ZQ | L | H | L | 2 | 0 | Q |
| ZB | L | H | H | 3 | 0 | B |
| ZA | H | L | L | 4 | 0 | A |
| DA | H | L | H | 5 | D | A |
| DQ | H | H | L | 6 | D | Q |
| DZ | H | H | H | 7 | D | 0 |

## ALU FUNCTION CONTROL

| MNEMONIC | MICROCODE |  |  |  | ALU FUNCTION | SYMBOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{5}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | $\begin{aligned} & \text { OCTAL } \\ & \text { CODE } \end{aligned}$ |  |  |
| ADD | L | L | L | 0 | R Plus S | R + S |
| SUBR | L | L | H | 1 | S Minus R | S-R |
| SUBS | $L$ | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | R OR S | $R \vee S$ |
| AND | H | L | L | 4 | R AND S | $R \wedge S$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\bar{R} \wedge S$ |
| EXOR | H | H | L | 6 | R EX-OR S | $R \nabla S$ |
| EXNOR | H | H | H | 7 | R EX-NOR S | $\overline{R \nabla S}$ |

## ALU LOGIC MODE FUNCTIONS

| $\begin{aligned} & \text { OCTAL } \\ & \mathrm{I}_{5,4,3}, \mathrm{I}_{2,1,0} \end{aligned}$ | GROUP | FUNCTION |
| :---: | :---: | :---: |
| $\begin{array}{ll} 4 & 0 \\ 4 & 1 \\ 4 & 5 \\ 4 & 6 \end{array}$ | AND | $\begin{aligned} & A \wedge Q \\ & A \wedge B \\ & D \wedge A \\ & D \wedge Q \end{aligned}$ |
| $\begin{array}{ll} 3 & 0 \\ 3 & 1 \\ 3 & 5 \\ 3 & 6 \end{array}$ | OR | $\begin{aligned} & A \vee Q \\ & A \vee B \\ & D \vee A \\ & D \vee Q \end{aligned}$ |
| $\begin{array}{ll} 6 & 0 \\ 6 & 1 \\ 6 & 5 \\ 6 & 6 \end{array}$ | EX-OR | $\begin{aligned} & A \nabla Q \\ & A \nabla B \\ & D \nabla A \\ & D \nabla Q \end{aligned}$ |
| $\begin{array}{ll} \hline 7 & 0 \\ 7 & 1 \\ 7 & 5 \\ 7 & 6 \end{array}$ | EX-NOR | $\begin{aligned} & \overline{\overline{A \nabla Q}} \\ & \overline{A \nabla B} \\ & \overline{D \nabla A} \\ & \overline{D \nabla Q} \end{aligned}$ |
| $\begin{array}{ll} 7 & 2 \\ 7 & 3 \\ 7 & 4 \\ 7 & 7 \end{array}$ | INVERT | $\begin{aligned} & \overline{\bar{Q}} \\ & \bar{B} \\ & \bar{A} \\ & \bar{D} \end{aligned}$ |
| $\begin{array}{ll} 6 & 2 \\ 6 & 3 \\ 6 & 4 \\ 6 & 7 \end{array}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll} 3 & 2 \\ 3 & 3 \\ 3 & 4 \\ 3 & 7 \end{array}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{array}{ll} 4 & 2 \\ 4 & 3 \\ 4 & 4 \\ 4 & 7 \end{array}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| $\begin{array}{ll} 5 & 0 \\ 5 & 1 \\ 5 & 5 \\ 5 & 6 \end{array}$ | MASK | $\begin{aligned} & \bar{A} \wedge Q \\ & \bar{A} \wedge B \\ & \bar{D} \wedge A \\ & \bar{D} \wedge Q \end{aligned}$ |

## SOURCE OPERAND AND ALU FUNCTION MATRIX

| $\begin{aligned} & \text { OCTAL } \\ & \mathbf{I}_{5,4,3} \end{aligned}$ | ALU FUNCTION | $\mathrm{I}_{2,1,0}$ OCTAL |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | ALU SOURCE |  |  |  |  |  |  |  |
|  |  | A, Q | A,B | 0,Q | 0,B | 0,A | D, A | D, Q | D,0 |
| 0 | $C_{n}=L$ <br> R Plus $S$ $C_{n}=H$ | $\begin{gathered} A+Q \\ A+Q+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} Q \\ Q+1 \end{gathered}$ | $\begin{gathered} B \\ B+1 \end{gathered}$ | A $A+1$ | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | $D+1$ |
| 1 | $\begin{gathered} C_{n}=L \\ \mathbf{s} \text { Minus } \mathbf{R} \\ C_{n}=H \\ \hline \end{gathered}$ | $\begin{gathered} Q-A-1 \\ Q-A \end{gathered}$ | $\begin{gathered} B-A-1 \\ B-A \end{gathered}$ | $\begin{gathered} Q-1 \\ Q \end{gathered}$ | $B-1$ <br> B | $A-1$ <br> A | $\begin{gathered} A-D-1 \\ A-D \end{gathered}$ | $\begin{gathered} Q-D-1 \\ Q-D \end{gathered}$ | $\begin{gathered} -D-1 \\ -D \end{gathered}$ |
| 2 | $C_{n}=L$ <br> R Minus S $C_{n}=H$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \end{gathered}$ | $\begin{gathered} -B-1 \\ -B \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{gathered} D-A-1 \\ D-A \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} D-1 \\ D \end{gathered}$ |
| 3 | R OR S | $A \vee Q$ | $A \vee B$ | Q | B | A | D $\vee \mathrm{A}$ | $D \vee Q$ | D |
| 4 | R AND S | $A \wedge Q$ | $A \wedge B$ | 0 | 0 | 0 | $D \wedge A$ | $D \wedge Q$ | 0 |
| 5 | $\overline{\mathrm{R}}$ AND S | $\bar{A} \wedge Q$ | $\bar{A} \wedge B$ | Q | B | A | $\bar{D} \wedge \mathrm{~A}$ | $\bar{D} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX-OR S | $A \nabla Q$ | $A \nabla B$ | Q | B | A | $D \nabla A$ | $D \nabla Q$ | D |
| 7 | R EX-NOR S | $\overline{\overline{A \nabla Q}}$ | $\overline{\mathrm{A}} \mathrm{\nabla B}$ | $\bar{Q}$ | $\bar{B}$ | $\overline{\mathrm{A}}$ | $\overline{\mathrm{D} \nabla \mathrm{A}}$ | $\overline{\mathrm{DVQ}}$ | $\overline{\mathrm{D}}$ |

$+=$ Plus; - = Minus; $\wedge=$ AND; $\nabla=$ EX-OR; $V=O R$

## ALU DESTINATION CONTROL

| MNEMONIC | MICROCODE |  |  |  |  | RAM FUNCTION |  | Q REGISTER FUNCTION |  | $\begin{gathered} \mathbf{Y} \\ \text { OUT- } \\ \text { PUT } \end{gathered}$ | RAM SHIFTER |  | Q SHIFTER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{9}$ | $I_{8}$ | $\mathrm{I}_{7}$ | $I_{6}$ | $\begin{aligned} & \text { HEX } \\ & \text { CODE } \end{aligned}$ | SHIFT | LOAD | SHIFT | LOAD |  | RAM ${ }_{0}$ | RAM ${ }_{15}$ | $\mathbf{Q}_{0}$ | $\mathbf{Q}_{15}$ |  |
| OREG | H | L | L | L | 8 | X | NONE | NONE | $F \rightarrow \mathrm{Q}$ | F | X | X | X | X | Existing 2901 Functions |
| NOP | H | L | L | H | 9 | X | NONE | X | NONE | F | X | X | X | $x$ |  |
| RAMA | H | L | H | L | A | NONE | $F \rightarrow B$ | X | NONE | A | X | X | X | X |  |
| RAMF | H | L | H | H | B | NONE | $F-B$ | X | NONE | F | X | X | X | X |  |
| RAMQD | H | H | L | L | C | DOWN | $F / 2 \rightarrow B$ | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $Q_{0}$ | $\mathrm{IN}_{15}$ |  |
| RAMD | H | H | L | H | D | DOWN | $F / 2 \rightarrow B$ | X | NONE | F | $\mathrm{F}_{0}$ | $\mathrm{IN}_{15}$ | $Q_{0}$ | X |  |
| RAMQU | H | H | H | L | E | UP | $2 \mathrm{~F}-\mathrm{B}$ | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | $1 \mathrm{~N}_{0}$ | $\mathrm{F}_{15}$ | $\mathrm{IN}_{0}$ | $Q_{15}$ |  |
| RAMU | H | H | H | H | F | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | NONE | F | $\mathrm{IN}_{0}$ | $\mathrm{F}_{15}$ | X | $Q_{15}$ |  |
| DFF | L | L | L | L | 0 | NONE | $D \rightarrow B$ | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | X | X | $x$ | X | New Added IDT49C402 Functions |
| DFA | L | L | L | H | 1 | NONE | $D \rightarrow B$ | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | A | X | $x$ | $x$ | X |  |
| FDF | L | L | H | L | 2 | NONE | $F \rightarrow B$ | NONE | $D \rightarrow Q$ | F | X | X | $x$ | $x$ |  |
| FDA | L | L | H | H | 3 | NONE | $F \rightarrow B$ | NONE | $D \rightarrow Q$ | A | X | X | X | $X$ |  |
| XQDF | L | H | L | L | 4 | X | NONE | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | X | X | $\mathrm{Q}_{0}$ | $\mathrm{IN}_{15}$ |  |
| DXF | L | H | L | H | 5 | NONE | D $\rightarrow$ B | X | NONE | F | $x$ | X | $\mathrm{Q}_{0}$ | X |  |
| XQUF | L | H | H | L | 6 | X | NONE | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | X | $x$ | $\mathrm{IN}_{0}$ | $\mathrm{Q}_{15}$ |  |
| XDF | L | H | H | H | 7 | $X$ | NONE | NONE | $D \rightarrow Q$ | F | X | X | X | $\mathrm{Q}_{15}$ |  |

$X=$ Don't Care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
$\mathrm{B}=$ Register Addressed by B inputs.
UP is toward MSB; DOWN is toward LSB.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5^{(3)}$ to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $\mathrm{P}_{\mathrm{T}}$ maximum can only be achieved by excessive $\mathrm{I}_{\mathrm{OL}}$ or $\mathrm{I}_{\mathrm{OH}}$.
3. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C C}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS(1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level(4) |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level(4) |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| IL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\mathrm{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| Ioz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 40 |  |
| los | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ (3) |  | - | -30 | -130 | mA |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

DC ELECTRICAL CHARACTERISTICS (Cont'd)


## NOTES:

5. $I_{C C T}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $I_{\text {CCOH }}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{\mathrm{CC}}=I_{\mathrm{CCOH}}\left(\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCQL}}\left(1-\mathrm{CD}_{\mathrm{H}}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+I_{\mathrm{CCD}}(\mathrm{P})$
$\mathrm{CD}_{\mathrm{H}}=$ Clock duty cycle high period.
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle TTL high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
${ }^{f_{C P}}=$ Clock Input frequency.

## IDT49C402A

## AC ELECTRICAL CHARACTERISTICS

(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT 49 C 402 A over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNITS |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 28 | 24 | ns |
| Maximum Clock Frequency to shift <br> Q (50\% duty cycle, $=$ C32 or E32) | 35 | 41 | MHz |
| Minimum Clock LOW Time | 13 | 11 | ns |
| Minimum Clock HIGH Time | 13 | 11 | ns |
| Minimum Clock Period | 36 | 31 | ns |

COMBINATIONAL PROPAGATION DELAYS(1) ${ }_{\left(C_{L}=50 p F\right)}$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\begin{gathered} \text { (MSS }=\mathrm{L}) \\ \overline{\mathbf{G}, \bar{P}} \end{gathered}$ |  | $\mathrm{F}_{15}(\mathrm{MSS}=\mathrm{H})$ |  |  |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | $F=0$ |  | RAM ${ }_{0}$ RAM $_{15}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Address | 41 | 37 | 39 | 35 | 41 | 37 | 41 | 37 | 37 | 34 | 41 | 37 | 40 | 36 | - | - | ns |
| D | 32 | 29 | 29 | 26 | 29 | 26 | 31 | 28 | 27 | 25 | 32 | 29 | 28 | 26 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 29 | 26 | - | - | 26 | 24 | 25 | 23 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| $\mathrm{I}_{0,1,2}$ | 35 | 32 | 30 | 27 | 35 | 32 | 34 | 31 | 29 | 26 | 35 | 32 | 30 | 27 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 35 | 32 | 28 | 26 | 34 | 31 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| $\mathrm{I}_{6,7,8,9}$ | 25 | 23 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| A Bypass ALU (I = AXX, 1XX, 3XX) | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock _- | 34 | 31 | 31 | 28 | 33 | 30 | 34 | 31 | 30 | 27 | 34 | 31 | 34 | 31 | 25 | 23 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

|  | CP |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT | SET-UP TIME BEFORE H-L |  | HOLD TIME AFTER H $\rightarrow$ L |  | SET-UP TIME BEFOREL $\rightarrow$ H |  | HOLD TIME AFTER L $\rightarrow$ H |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A,B Source Address | 11 | 10 | $0^{(3)}$ | $0^{(3)}$ | 21, 10 | WL (4) | 0 | 0 | ns |
| B Destination Address | 11 | 10 |  | Do not | ange ${ }^{(2)}$ |  | 0 | 0 | ns |
| D | - ${ }^{(1)}$ | - | - | - | 12/22 ${ }^{(5)}$ | 10/20(5) | 0 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 17 | 15 | 0 | 0 | ns |
| $\mathrm{I}_{0,1,2}$ | - | - | - | - | 28 | 25 | 0 | 0 | ns |
| $\mathrm{I}_{3,4,5}$ | - | - | - | - | 28 | 25 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8,9}$ | 11 | 10 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| $\mathrm{RAM}_{0,15}, \mathrm{Q}_{0,15}$ | - | - | - | - | 12 | 11 | 0 | 0 | ns |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H-L$ transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.
5. First value is direct path (DATA $I_{I N} \rightarrow$ RAM/Q Register). Second value is indirect path (DATA ${ }_{I N} \rightarrow$ ALU $\rightarrow$ RAM/Q Register).

## IDT49C402 <br> AC ELECTRICAL CHARACTERISTICS <br> (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C402 over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | MIL. | COM'L. | UNITS |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 50 | 48 | ns |
| Maximum Clock Frequency to shift <br> Q (50\% duty cycle, I=C32 or E32) | 20 | 21 | MHz |
| Minimum Clock LOW Time | 30 | 30 | ns |
| Minimum Clock HIGH Time | 20 | 20 | ns |
| Minimum Clock Period | 50 | 48 | ns |

COMBINATIONAL PROPAGATION DELAYS(1) ${ }_{\left(C_{L}=50 p F\right)}$

| FROM INPUT | TO OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\left(\begin{array}{c} \text { MSS }=\mathbf{L}, \mathbf{P} \end{array}\right.$ |  | $F_{15}(M S S=H)$ |  |  |  | $C_{n+16}$ |  | $F=0$ |  | RAM $_{0}$ RAM $_{15}$ |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A, B Address | 52 | 47 | 47 | 42 | 52 | 47 | 47 | 42 | 38 | 34 | 52 | 47 | 44 | 40 | - | - | ns |
| D | 35 | 32 | 34 | 31 | 35 | 32 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| $\mathrm{C}_{\mathrm{n}}$ | 29 | 26 | - | - | 29 | 26 | 27 | 25 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| $\mathrm{I}_{0,1,2}$ | 41 | 37 | 30 | 27 | 41 | 37 | 38 | 35 | 29 | 26 | 41 | 37 | 30 | 27 | - | - | ns |
| $\mathrm{I}_{3,4,5}$ | 40 | 36 | 28 | 26 | 40 | 36 | 37 | 34 | 27 | 25 | 40 | 36 | 28 | 26 | - | - | ns |
| $\mathrm{I}_{6,7,8,9}$ | 26 | 24 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| A Bypass ALU (I = AXX, 1XX, 3XX) | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock__r | 42 | 38 | 41 | 37 | 42 | 38 | 41 | 37 | 30 | 27 | 42 | 38 | 41 | 37 | 25 | 23 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT | SET-UP TIME BEFORE H $\rightarrow$ L |  | HOLD TIME AFTER H $\rightarrow$ L |  | SET-UP TIME BEFORE L $\rightarrow$ H |  | HOLD TIME AFTER L $\rightarrow$ H |  | UNIT |
|  | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |
| A,B Source Address | 20 | 18 | O(3) | $0{ }^{(3)}$ | 50,20 + TPWL (4) |  | 0 | 0 | ns |
| B Destination Address | 20 | 18 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| D | -(1) | - | - | - | 30/40 ${ }^{(5)}$ | 26/36 ${ }^{(5)}$ | 0 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 35 | 32 | 0 | 0 | ns |
| $\mathrm{I}_{0,1,2}$ | - | - | - | - | 45 | 41 | 0 | 0 | ns |
| $\mathrm{I}_{3,4,5}$ | - | - | - | - | 45 | 41 | 0 | 0 | ns |
| $\mathrm{I}_{6,7,8,9}$ | 12 | 11 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| $\mathrm{RAM}_{0,15}, \mathrm{Q}_{0,15}$ | - | - | - | - | 12 | 11 | 0 | 0 | ns |

## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The $A$ address may then be char, The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the $A L U$, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $H \rightarrow L$ transition occurs.
5. First value is direct path (DATA ${ }_{I N} \rightarrow$ RAM/Q Register). Second value is indirect path (DATA ${ }_{I N} \rightarrow$ ALU $\rightarrow$ RAM/Q REGISTER).

## IDT49C402A

OUTPUT ENABLE/DISABLE TIMES
( $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, measured to 0.5 V change of $\mathrm{V}_{\text {OUT }}$ in nanoseconds)

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIL. | COM'L. | MIL. | COM'L. |
| OE | $Y$ | 22 | 20 | 20 | 18 |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Fig. 1 |

## TEST LOAD CIRCUITS



Figure 1. Switching Test Circuit (all outputs)

## INPUT/OUTPUT INTERFACE CIRCUITRY



Figure 2. Input Structure (All Inputs)


MSD39C01C-008
Figure 3. Output Structure (All Outputs Except $F=0$ )


MSD39C01C-009
Figure 4. Output Structure
( $F=$ Only)

## CRITICAL SPEED PATH ANALYSIS

Critical speed paths for the IDT49C402A vs the equivalent bipolar circuit implementation using four 2901Cs and one 2902A is shown below.

The IDT49C402A operates faster than the theoretically achievable values of the discrete bipolar implementation. Actual speed values for the discrete bipolar circuit will increase due to on-chip/off-chip circuit board delays.

TIMING COMPARISON IDT49C402A vs 2901C w/2902A

| 16-BIT <br> $\mu$ P SYSTEM | DATA PATH <br> (COM'L.) |  | DATA PATH <br> (MIL.) |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | AB ADDR $\rightarrow \mathrm{F}=0$ | AB ADDR $\rightarrow$ RAM $_{0,15}$ | AB ADDR $\rightarrow \mathrm{F}=\mathbf{0}$ | AB ADDR $\rightarrow$ RAM $_{0,15}$ |  |
| Four 2901Cs + <br> 2902A | $\geq 71$ | $\geq 71$ | $\geq 83.5$ | $\geq 83.5$ | ns |
| IDT49C402A | 37 | 36 | 41 | 40 | ns |
| Speed Savings | 34 | 35 | 42.5 | 43.5 | ns |

TIMING COMPARISON IDT49C402 vs 2901C w/2902A

| 16-BIT <br> $\mu$ P SYSTEM | DATA PATH <br> (COM'L.) |  | DATA PATH <br> (MIL.) |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | AB ADDR $\rightarrow F=0$ | AB ADDR $\rightarrow$ RAM $_{0,15}$ | AB ADDR $\rightarrow F=0$ | AB ADDR $\rightarrow$ RAM $_{0,15}$ |  |
| Four 2901Cs + <br> 2902A | $\geq 71$ | $\geq 71$ | $\geq 83.5$ | $\geq 83.5$ | $n \mathrm{~ns}$ |
| IDT49C402 | 47 | 40 | 52 | 44 | $n \mathrm{~ns}$ |
| Speed Savings | 24 | 31 | 31.5 | 39.5 | ns |

16-BIT CMOS MICROPROCESSOR SLICE

## FEATURES:

- Monolithic 16-bit CMOS $\mu \mathrm{P}$ slice
- Replaces four 2903As/29203s and a 2902A
- Fast
-20\% faster than four 2903As/29203s and a 2902A
- Low-power CMOS
-Commercial - 150mA (max.)
-Military - 200mA (max.)
- Performs binary and BCD arithmetic
- Expandable two-address architecture with independent, simultaneous access to internal $64 \times 16$ register file
- Word/BYTE control
- Expanded 4 word $\times 16$-bit Q Register
- Performs BYTE swap operation
- Fully cascadable without the need for additional carry-lookahead
- Incorporates three 16-bit bidirectional buses
- High output drive
- Commercial - 24mA (max.)
-Military - 20mA (max.)
- Available in 108-pin grid array and 144-pin leaded chip carrier
- Military product $100 \%$ screened to MIL-STD-883, Class B


## MICROSLICE ${ }^{\text {TM }}$ PRODUCT <br> DESCRIPTION:

The IDT49C403/A are high-speed, fully cascadable 16-bit CEMOS ${ }^{\text {TM }}$ microprocessor slices. They combine the standard functions of four 2903s/29203s and one 2902, with additional control features aimed at enhancing the performance of all bitslice microprocessor designs.
Included in these extremely low-power, yet fast, IDT49C403 devices are: 3 bidirectional data buses, 64 word $\times 16$-bit dual-port expandable RAM, 4 word $\times 16$-bit Q Register file, parity generation, sign extension, multiplication/division and normalization logic. Additionally, the IDT49C403s offer the special feature of enhanced byte support through both Word/BYTE control and BYTE swap control.

The IDT49C403s easily support fast 100ns microcycles and will enhance the speed of all existing quad 2903A/29203 systems by $20 \%$. Being specified at an extremely low 150 mA maximum (commercial), the IDT devices offer an immediate system power savings and improved reliability.
The devices are packaged in either 108-pin PGAs or 144-pin leaded chip carriers. Military product is $100 \%$ screened to MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM


MSD49C403-001

32-BIT CMOS
MICROPROCESSOR SYSTEM-SLICE ${ }^{\text {™ }}$

## ADVANCE INFORMATION <br> IDT49C404

## FEATURES:

- High-speed
-Supports 80-100ns microcycles
- Low-power CMOS
-700 mA typ. (dynamic)
-450 mA typ. (quiescent)
- 32-bit ALU cascadable to 64 bits
- 64-word x 32 -bit RAM
-Easily expandable
- Three bidirectional 32-bit data I/O ports -DA, DB, Y
- Powerful, yet simple, instruction set
- Cascadable funnel shifter
- Powerful mask generator
- Versatile merge logic
- Built-In multiplication/division
- Counter function
- Priority encoder
- Single 5V supply
- Available in 196-pin PGA and surface mount package


## MICROSLICE ${ }^{\text {™ }}$ PRODUCT

## DESCRIPTION

The IDT49C404 "SYSTEM-SLICE" is an expandable, microprogrammable, high-speed microprocessor slice. This monolithic three-port device consists of a powerful 32-bit ALU, 64-word $x 82$-bit RAM, cascadable funnel shifter, priority encoder, merge logic and mask generator.

This monolithic device has been optimized, both architecturally and instruction set-wise, for use in ultra-high-speed controllers, high-speed graphic engines, as well as high-speed communication disk controllers and special purpose mini-computers.

The IDT49C404 is fabricated using CEMOS ${ }^{\text {™ }}$, IDT's advanced CMOS technology designed for high-performance and highreliability. It will be packaged in a 196-pin PGA and a 1XX-pin surface mount package.

> 16-BIT CMOS MICROPROGRAM SEQUENCER

## MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## FEATURES:

- 16-bit wide address path
-Address up to 65,536 words of microprogram memory
- 16-bit loop counter
-Pre-settable down-counter for counting loop iterations and repeating instructions
- Low-power CEMOS ${ }^{\text {™ }}$
-Icc (max.)
Military -90 mA
Commercial - 75mA
- Fast
-IDT49C410 meets 2910A speeds
-IDT49C410A 30\% speed upgrade
- 33-deep stack
-Accomodates highly nested microcode
- 16 powerful microinstructions
-Executes 16 sequence control instructions
- Available in 48 -pin DIP ( 600 mil ),
( 400 mil x 70 mil centers), 48 -pin LCC and 52 -pin PLCC
- Three enables control branch address sources
- Four address sources
- 2910A instruction compatiblity
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49C410s are architecture and function code compatible to the 2910A with an expanded 16 -bit address path, thus allowing for programs up to 65,536 words in length. They are microprogram address sequencers intended for controlling the sequence of execution of microinstructions stored in microprogram memory. Besides the capability of sequential access, they provide conditional branching to any microinstruction within their 65,536 microword range.

The 33-deep stack provides microsubroutine return linkage and looping capability. The deep stack can be used for highly nested microcode applications. Microinstruction loop count control is provided with a count capacity of 65,536 .

During each microinstruction, the microprogram controller provides a 16-bit address from one of four sources: 1) the microprogram address register ( $\mu \mathrm{PC}$ ), which usually contains an address one greater than the previous address; 2) an external (direct) input (D); 3) a register/counter (R) retaining data loaded during a previous microinstruction; or 4) a last-in, first-out stack (F).

The IDT49C410s are fabricated using CEMOS, a single-poly double-metal CMOS technology designed for high-performance and high-reliability.

The IDT49C410s are pin-compatible, performance-enhanced, easily upgradable versions of the 2910A.

The IDT49C410s are available in 48 -pin DIPs ( 600 mil $\times 100 \mathrm{mil}$ centers or space-saving $400 \mathrm{mil} \times 70$ mil centers), 48 -pin LCCs and 52-pin PLCCs.

FUNCTIONAL BLOCK DIAGRAM


MSD49C410-001
MICROSLICE and CEMOS are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS


( $600 \mathrm{mil} \times 100 \mathrm{mil}$ centers)
( $400 \mathrm{mil} \times 70 \mathrm{mil}$ centers)

## IDT49C410 PIN FUNCTIONS

| PIN NAME | DESCRIPTION | FUNCTION |
| :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{i}}$ | Direct Input Bit i | Direct input to register/counter and multiplexer, $\mathrm{D}_{0}$ is LSB. |
| $\mathrm{I}_{\mathrm{i}}$ | Instruction Bit i | Selects one-of-sixteen instructions. |
| $\overline{\mathrm{CC}}$ | Condition Code | Used as test criterion. Pass test is a LOW on CC. |
| $\overline{\text { CCEN }}$ | Condition Code Enable | Whenever the signal is HIGH, CC is ignored and the part operates as though CC were true (LOW). |
| Cl | Carry-In | Low order carry input to incrementer for microprogram counter. |
| $\overline{\mathrm{RLD}}$ | Register Load | When LOW forces loading of register/counter regardless of instruction or condition. |
| $\overline{O E}$ | Output Enable | Three-state control of $Y_{i}$ outputs. |
| CP | Clock Pulse | Triggers all internal state changes at LOW-to-HIGH edge. |
| $V_{C C}$ | 5 Volts |  |
| GND | Ground |  |
| $Y_{i}$ | Microprogram Address Bit i | Address to microprogram memory. $Y_{0}$ is LSB, $Y_{15}$ is MSB. |
| $\overline{\text { FULL }}$ | Full | Indicates that 33 items are on the stack. |
| PL | Pipeline Address Enable | Can select \#1 source (usually Pipeline Register) as direct input source. |
| $\overline{\text { MAP }}$ | Map Address Enable | Can select \#2 source (usually Mapping PROM or PLA) as direct input source. |
| $\overline{\text { VECT }}$ | Vector Address Enable | Can select \#3 source (for example, Interrupt Starting <br> Address) as direct input source. |

## PRODUCT DESCRIPTION

The IDT49C410s are high-performance CMOS microprogram sequencers that are intended for use in very high-speed microprogrammable microprocessor applications. The sequencers allow for direct control of up to 64 K -words of microprogram.

The heart of the microprogram sequencer is a 4-input multiplexer that is used to select one of four address sources to select the next microprogram address. These address sources include the register/counter, the direct input, the microprogram counter, or the stack as the source for the address of the next microinstruction.

The register/counter consists of sixteen D-type flip-flops which can contain either an address or a count. These edge-triggered flip-flops are under the control of a common clock enable as well as the four microinstruction control inputs. When the load control ( $\overline{R L D}$ ) is LOW, the data at the D-inputs is loaded into this register on the LOW-to-HIGH transition of the clock. The output of the register/counter is available at the multiplexer as a possible next address source for the microcode. Also, the terminal count output associated with the register/counter is available at the internal instruction PLA to be used as a condition code input for some of the microinstructions. The IDT49C410s contain a microprogram counter that usually contains the address of the next microinstruction compared to that currently being executed. The microprogram counter actually consists of a 16-bit incrementer followed by a 16 -bit register. The microprogram counter will increment the address coming out of the sequencer going to the microprogram memory if the carry-in input to this counter is HIGH; otherwise, this address will be loaded into the microprogram counter. Normally, this carry-in input is set to the logic HIGH state so that the incrementer will be active. Should the carry input be set LOW, the same address is loaded into the microprogram counter. This is a technique that can be used to allow execution of the same microinstruction several times.

There are sixteen D-inputs on the IDT49C410s that go directly to the address multiplexer. These inputs are used to provide a branch address that can come directly from the microcode or some other external source. The fourth input available to the multiplexer for next address control is the 33-deep, 16-bit wide LIFO stack. The LIFO stack provides return address linkage for subroutines and loops. The IDT49C410s contain a built-in stack pointer that always points to the last stack location written. This allows for stack reference operations, usually called loops, to be performed without popping the stack.

The stack pointer internal to the IDT49C410s is actually an up/down counter. During the execution of microinstructions one, four and five, the PUSH operation may occur depending on the state of the condition code input. This causes the stack pointer to be incremented by one and the stack to be written with the
required return linkage (the value contained in the microprogram counter). On the microprogram cycle following the PUSH, this new return linkage data that was in the microprogram counter is now at the new location pointed to by the stack pointer. Thus, any time the multiplexer looks at the stack, it will see this data on the top of the stack.
During five different microinstructions, a pop operation associated with the stack may occur. If the pop occurs, the stack pointer is decremented at the next LOW-to-HIGH transition of the clock. A pop decrements the stack pointer which is the equivalent of removing the old information from the top of the stack.

The IDT49C410s are designed so that the stack pointer linkage allows any sequence of pushes, pops or stack references to be used. The depth of the stack can grow to a full 33 locations. After a depth of 33 is reached, the FULL output goes LOW. If further PUSHes are attempted when the stack is full, the stack information at the top of the stack will be destroyed but the stack pointer will not end around. It is necessary to initialize the stack pointer when power is first turned on. This is performed by executing a RESET instruction (instruction 0 ). This sets the stack pointer to the stack empty position-the equivalent depth of 0. Similarly, a pop from an empty stack may place unknown data on the $Y$ outputs, but the stack pointer is designed so as not to end around. Thus, the stack pointer will remain at the 0 or stack empty location if a pop is executed while the stack is already empty.

The IDT49C410s' internal 16-bit register/counter is used during microinstructions eight, nine, and fifteen. During these instructions, the 16-bit counter acts as a down counter and the terminal count (count $=0$ ) is used by the internal instruction PLA as an input to control the microinstruction branch test capability. The design of the internal counter is such that, if it is preloaded with a number N and then this counter is used in a microprogram loop, the actual sequence in the loop will be executed $N+1$ times. Thus, it is possible to load the counter with a count of 0 and this will result in the microcode being executed one time. The 3-way branch microinstruction, instruction 15, uses both the loop counter and the external condition code input to control the final source address from the $Y$ outputs of the microprogram sequencer. This 3-way branch may result in the next adresss coming from the D inputs, the stack or the microprogram counter.

The IDT49C410s provide a 16-bit address at the Y outputs that are under control of the $\overline{\mathrm{OE}}$ input. Thus, the outputs can be put in the three-state mode, allowing the writeable control store to be loaded or certain types of external diagnostics to be executed.

In summary, the IDT49C410s are the most powerful microprogram sequencers currently available. They provides the deepest stack, the highest performance, and the lowest power dissipation for today's microprogrammed machine design.

FIGURE 1. IDT49C410 FLOW DIAGRAMS


## IDT49C410 OPERATION

The IDT49C410s are CMOS pin-compatible implementations of the Am2910 \& 2910A microprogram sequencers. The IDT49C410 sequencers are functionally identical except that they are 16 bits wide and provide a 33-deep stack to give the microprogrammer more capability in terms of microprogram subroutines and microprogram loops. The definition of each microprogram instruction is shown in the table of instructions. This table shows the results of each instruction in terms of controlling the multiplexer which determines the Y outputs, and in controlling the signals that can be used to enable various branch address sources ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}$, $\overline{V E C T}$ ). The operation of the register/counter and the 33-deep stack after the next LOW-to-HIGH transition of the clock are also shown. The internal multiplexer is used to select which of the internal sources is used to drive the $Y$ outputs. The actual value loaded into the microprogram counter is either identical to the $Y$ output or the Y output value is incremented by 1 and placed in the microprogram counter. This function is under the control of the carry input. For each of the microinstruction inputs, only one of the three outputs ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}$ or $\overline{\mathrm{VECT}}$ ) will be LOW. Note that this function is not determined by any of the possible condition code inputs. These outputs can be used to control the three-state selection of one of the sources for the microprogram branches.

Two inputs, $\overline{\mathrm{CC}}$ and $\overline{\mathrm{CCEN}}$, can be used to control the conditional instructions. These are fully defined in the table of instructions. The $\overline{R L D}$ input can be used to load the internal register/counter at any time. When this input is LOW, the data at the $D$ inputs will be loaded into this register/counter on the LOW-to-HIGH transition of the clock. Thus, the $\overline{R L D}$ input overrides the internal hold or decrement operations specified by the various microinstructions. The $\overline{\mathrm{OE}}$ input is normally LOW and is used as the three-state enable for the $Y$ outputs. The internal stack in the IDT49C410s is a last-in, first-out memory that is 16 bits in width and 33 words deep. It has a stack pointer that addresses the stack and always points to the value currently on the top of the stack. When instruction 0 (RESET) is executed, the stack pointer is initialized to the top of the stack which is, by definition, the stack empty condition. Thus, the contents of the top of the stack are undefined until the forced PUSH occurs. A pop performed while the stack is empty will not change the stack pointer in any way, however it will result in unknown data at the Y outputs.

By definition, the stack is full any time 33 more PUSHes than pops have occurred since the stack was last empty. When this happens, the $\overline{F U L L}$ flag will go LOW. This signal first goes LOW on the microcycle after the 33 pushes occur. When this signal is LOW, no additional pushes should be attempted or the information on the top of the stack will be lost.

## THE IDT49C410 INSTRUCTION SET

This data sheet contains a block diagram of the IDT49C410 microprogram sequencers. As can be seen, the devices are controlled by a 4-bit microinstruction word $\left(I_{3}-I_{0}\right)$. Normally, this word is supplied from one 4-bit field of the microinstruction word associated with the entire state machine system. These four bits provide for the selection of one of the sixteen powerful instructions associated with selecting the address of the next microinstruction. Unused $Y$ outputs can be left open; however, the corresponding most significant $D$ inputs should be tied to ground for smaller microwords. This is necessary to make sure the internal operation of the counter is proper should less than 64 K of microcode be implemented. As shown in the block diagram, the internal instruction PLA uses the four instruction inputs as well as the $\overline{C C}$, $\overline{\text { CCEN }}$ and the internal counter $=0$ line for controlling the sequencer. This internal instruction PLA provides all of the
necessary internal control signals to control each particular part of the microprogram sequencer. The next address at the $Y$ outputs of the IDT49C410s can be from one of four sources. These include the internal microprogram counter; the last-in, first-out stack; the register/counter and the direct inputs.

The following paragraphs will describe each instruction associated with the IDT49C410s. As a part of the discussion, an example of each instruction is shown in Figure 1. The purpose of the examples is to show microprogram flow. Thus, in each example the microinstruction currently being executed has a circle around it. That is, this microinstruction is assumed to be the contents of the pipeline register at the output of the microprogram memory. In these drawings, each of the dots refers to the time that the contents of the microprogram memory word would be in the pipeline register and currently being executed.

## INSTRUCTION 0JUMP 0 (JZ)

This instruction is used at power-up time or at any restart sequence when the need is to reset the stack pointer and jump to the very first address in microprogram memory. The jump 0 instruction does not change the contents of the register/counter.

## INSTRUCTION 1- <br> CONDITIONAL JUMP TO SUBROUTINE (CJS)

The conditional jump to subroutine instruction is the one used to call microprogram subroutines. The subroutine address will be contained in the pipeline register and presented at the $D$ inputs. If the condition code test is passed, a branch is taken to the subroutine. Referring to the flow diagram for the IDT49C410s shown in Figure 1, we see that the content of the microprogram counter is 68. This value is pushed onto the stack and the top of stack pointer is incremented. If the test is failed, then this conditional jump to subroutine instruction behaves as a simple continue. That is, the contents of microinstruction address 68 is executed next.

## INSTRUCTION 2JUMP MAP (JMAP)

This sequencer instruction can be used to start different microprogram routines based on the machine instruction opcode. This is typically accomplished by using a mapping PROM as an input to the $D$ inputs on the microprogram sequencer. The JMAP instruction branches to the address appearing on the $D$ inputs. In the flow diagram shown in Figure 1, we see that the branch actually will be to the contents of microinstruction 85 and this instruction will be executed next.

## INSTRUCTION 3-

## CONDITIONAL JUMP PIPELINE (CJP)

The simplest branching control available in the IDT49C410 microprogram sequencers is that of conditional jump to address. In this instruction, the jump address is usually contained in the microinstruction pipeline register and presented to the $D$ inputs. If the test is passed, the jump is taken while, if the test fails, this instruction executes as a simple continue. In the example shown in the flow diagrams of Figure 1, we see that if the test is passed the next microinstruction to be executed is the contents of address 25. If the test is failed, the microcode simply continues to the contents of the next instruction.

## INSTRUCTION 4-

## PUSH/CONDITIONAL LOAD COUNTER (PUSH)

With this instruction, the counter can be conditionally loaded during the same instruction that pushes the current value of the microprogram counter on to the stack. Under any condition independent of the conditional testing, the microprogram counter

IDT49C410 INSTRUCTION OPERATIONAL SUMMARY

| $I_{3}-I_{0}$ | MNEMONIC | CC | COUNTER TEST | STACK | ADDRESS SOURCE | REGISTER/ COUNTER | ENABLE SELECT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | JZ | X | X | CLEAR | 0 | NC | PL |
| 1 | CJS | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 2 | JMAP | X | X | NC | D | NC | MAP |
| 3 | CJP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 4 | PUSH | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | PUSH <br> PUSH | $\begin{aligned} & \mathrm{PC} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \text { LOAD } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 5 | JSRP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | PUSH <br> PUSH | $\begin{aligned} & \mathrm{D} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{PL} \\ & \mathrm{PL} \end{aligned}$ |
| 6 | CJV | PASS <br> FAIL | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | NC <br> NC | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { VECT } \\ & \text { VECT } \end{aligned}$ |
| 7 | JRP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{R} \end{aligned}$ | NC NC | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 8 | RFCT | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{gathered} \mathrm{NC} \\ \mathrm{DEC} \end{gathered}$ | $\begin{aligned} & \mathrm{PL} \\ & \mathrm{PL} \end{aligned}$ |
| 9 | RPCT | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \mathrm{PC} \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \mathrm{NC} \\ \mathrm{DEC} \end{gathered}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 10 | CRTN | PASS <br> FAIL | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | STACK PC | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{PL} \\ & \mathrm{PL} \end{aligned}$ |
| 11 | CJPP | PASS <br> FAIL | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 12 | LDCT | X | X | NC | PC | LOAD | PL |
| 13 | LOOP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \text { PL } \\ & \text { PL } \end{aligned}$ |
| 14 | CONT | X | X | NC | PC | NC | PL |
| 15 | TWB | $\begin{aligned} & \text { PASS } \\ & \text { PASS } \\ & \text { FAIL } \\ & \text { FAIL } \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \\ =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { POP } \\ & \text { POP } \\ & \text { NC } \end{aligned}$ | $P C$ $P C$ $D$ STACK | NC DEC NC DEC | $\begin{aligned} & \text { PL } \\ & \text { PL } \\ & \text { PL } \\ & \text { PL } \end{aligned}$ |

$N C=$ no change $; D E C=$ decrement
is pushed on to the stack. If the conditional test is passed, the counter will be loaded with the value on the $D$ inputs to the sequencer. If the test fails, the contents of the counter will not change. The PUSH/conditional load counter instruction is used in conjunction with the loop instruction (Instruction 13), the repeat file based on the counter instruction (Instruction 9) or the 3 -way branch instruction (Instruction 15).

## INSTRUCTION 5-

## CONDITIONAL JUMP TO SUBROUTINE R/PL (JSRP)

Subroutines may be called by a conditional jump subroutine from the internal register or from the external pipeline register. In this instruction, the contents of the microprogram counter are pushed on the stack and the branch adddress for the subroutine call will be taken from either the internal register/counter or the external pipeline register presented to the $D$ inputs. If the conditional test is passed, the subroutine address will be taken from the pipeline register. If the conditional test fails, the branch address is taken from the internal register/counter. An example of this is shown in the flow diagram of Figure 1.

## INSTRUCTION 6-

## CONDITIONAL JUMP VECTOR (CJV)

The conditional jump vector instruction is similar to the jump map instruction in that it allows a branch operation to a microinstruction as defined from some external source. This instruction is similar to the jump map instruction except that it is conditional. The jump map instruction is unconditional. If the
conditional test is passed, the branch is taken to the new address on the $D$ inputs. If the conditional test is failed, no branch is taken but rather the microcode simply continues to the next sequential microinstruction. When this instruction is executed, the VECT output is LOW unconditionally. Thus, an external 16-bit field can be enabled on to the $D$ inputs of the microprogram sequencer.

## INSTRUCTION 7-

## CONDITIONAL JUMP R/PL (JRP)

The conditional jump register/counter or external pipeline register always causes a branch in microcode. This jump will be to one of two different locations in the microcode address space. If the test is passed, the jump will be to the address presented on the $D$ inputs to the microprogram sequencer. If the conditional test fails, the branch will be to the address contained in the internal register/counter.

## INSTRUCTION 8 -

## REPEAT LOOP COUNTER NOT EQUAL TO 0 (RFCT)

This instruction utilizes the loop counter and the stack to implement microprogrammed loops. The start address for the loop would be initialized by using the PUSH/conditional load counter instruction. Then, when the repeat loop instruction is executed, if the counter is not equal to 0 , the next microword address will be taken from the stack. This will cause a loop to be executed as shown in the Figure 1 flow diagram. Each time the microcode sequence goes around the loop, the counter is decremented. When the counter reaches 0 , the stack will be popped and the microinstruction address will be taken from the
microprogram counter. This instruction performs a timed wait or allows a single sequence to be executed the desired number of times. Remember, the actual number of loops performed is equal to the value in the counter plus 1.

## INSTRUCTION 9-

REPEAT PIPELINE, COUNTER NOT EQUALTO 0 (RPCT)
This instruction is another technique for implementing a loop using the counter. Here, the branch address for the loop is contained in the pipeline register. This instruction does not use the stack in any way as a part of its implementation. As long as the counter is not equal to 0 , the next microword address will be taken from the $D$ inputs of the microprogram sequencer. When the counter reaches 0 , the internal multiplexer will select the address source from the microprogram counter, thus causing the microcode to continue on and leave the loop.

## INSTRUCTION 10- <br> CONDITIONAL RETURN (CRTN)

The conditional return instruction is used for terminating subroutines. The fact that it is conditional allows the subroutine either to be ended or to continue. If the conditional test is passed, the address of the next microinstruction will be taken from the stack and it will be popped. If the conditional test fails, the next microinstruction address will come from the internal microprogram counter. This is depicted in the flow diagram of Figure 1. It is important to remember that every subroutine call must somewhere be followed by a return from subroutine call in order to have an equal number of pushes and pops on the stack.

## INSTRUCTION 11- <br> CONDITIONAL JUMP PIPELINE AND POP (CJPP)

The conditional jump pipeline and pop instruction is a technique for exiting a loop from within the middle of the loop. This is depicted fully in the flow diagrams for the IDT49C410s as shown in Figure 1. The conditional test input for this instruction results in a branch being taken if the test is passed. The address selected will be that on the $D$ inputs to the microprogram sequencer and since the loop is being terminated, the stack will be popped. Should the test be failed on the conditional test inputs, the microprogram will simply continue to the next address as taken from the microprogram counter. The stack will not be affected if the conditional test input is failed.

## INSTRUCTION 12- <br> LOAD COUNTER AND CONTINUE (LDCT)

The load counter and continue instruction is used to place a value on the $D$ inputs in the register/counter and continue to the next microinstruction.

## INSTRUCTION 13TEST END OF LOOP (LOOP)

The test end of loop instruction is used as a last instruction in a loop associated with the stack. During this instruction, if the conditional test input is failed, the loop branch address will be
that on the stack. Since we may go around the loop a number of times, the stack is not popped. If the conditional test input is passed, then the loop is terminated and the stack is popped. Notice that the loop instruction requires a PUSH to be performed at the instruction immediately prior to the loop return address. This is necessary so as to have the correct address on the stack before the loop operation. It is for this reason that the stack pointer always points to the last thing written on the stack.

## INSTRUCTION 14- <br> CONTINUE (CONT)

The continue instruction is a simple instruction whereby the address for the microinstruction is taken from the microprogram counter. This instruction simply causes sequential program flow to the next microinstruction in microcode memory.

## INSTRUCTION 15- <br> THREE WAY BRANCH (TWB)

The three way branch instruction is used for looping while waiting for a conditional event to come true. If the event does not come true after some number of microinstructions, then a branch is taken to another microprogram sequence. This is depicted in Figure 1 showing the IDT49C410 flow diagrams and is also described in full detail in the IDT49C410s' instruction operational summary. Operation of the instruction is such that any time the external conditional test input is passed, the next microinstruction will be that associated with the program counter and the loop will be left. The stack is also popped. Thus, the external test input overrides the other possibilities. Should the external conditional test input not be true, then the rest of the operation is controlled by the internal counter. If the counter is not equal to 0 , the loop is taken by selecting the address on the top of the stack as the address out of the $Y$ outputs of the IDT49C410s. In addition, the counter is decremented. Should the external conditional test input be failed and the counter also have counted to 0 , then this instruction "times out." The result is that the stack is popped and a branch is taken to the address presented to the $D$ inputs of the IDT49C410 microprogram sequencers. This address is usually provided by the external pipeline register.

## CONDITIONAL TEST

Throughout this discussion we have talked about microcode passing the conditional test. There are actually two inputs associated with the conditional test input. These include the $\overline{C C E N}$ and the $\overline{\mathrm{CC}}$ inputs. The $\overline{\mathrm{CCEN}}$ input is a condition code enable. Whenever the $\overline{\mathrm{CCEN}}$ input is HIGH, the $\overline{\mathrm{CC}}$ input is ignored and the device operates as though the $\overline{\mathrm{CC}}$ input were true (LOW). Thus, a fail of the external test condition can be defined as $\overline{\mathrm{CCEN}}$ equals LOW and $\overline{\mathrm{CC}}$ equals HIGH. A pass condition is defined as a $\overline{\mathrm{CCEN}}$ equal to HIGH or a $\overline{\mathrm{CC}}$ equal to LOW. It is important to recognize the full function of the condition code enable and the condition code inputs in order to understand when the test is passed or failed.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5^{(3)}$ to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation |  |  |
| $\mathrm{I}_{\mathrm{OUT}}$ | DC Output Current <br> into Outputs | T | W |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $\mathrm{P}_{\mathrm{T}}$ maximum can only be achieved by excessive $\mathrm{I}_{\mathrm{OL}}$ or $\mathrm{I}_{\mathrm{OH}}$.
3. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V $\mathbf{C C}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

$$
V_{C C}=+5.0 \mathrm{~V} \pm 10 \%
$$

Min. $=+4.75 \mathrm{~V}$
Max. $=+5.25 \mathrm{~V}$ (Commercial)
$\mathrm{V}_{\mathrm{LC}}=+0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level(4) |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level(4) |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}^{\text {, }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\mathrm{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$ | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$ | - | 0.3 | 0.5 |  |
| loz | Off State (High Impedance) Output Current | $V_{\text {CC }}=$ Max . | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{cc}}$ | - | - | 40 |  |
| los | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 V^{(3)}$ |  | -30 | - | -130 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

## DC ELECTRICAL CHARACTERISTICS (Cont'd)

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=+4.75 \mathrm{~V}$
Max. $=+5.25 \mathrm{~V}$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=+5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=+4.50 \mathrm{~V}$
Max. $=+5.50 \mathrm{~V}$ (Military)
$V_{\mathrm{LC}}=+0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP.(2) | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CCOH}}$ | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ (CMOS Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\mathrm{HC}} \leq V_{\mathrm{IN},} V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & F_{\mathrm{C}}=0, C P=H \end{aligned}$ |  | - | - | - | mA |
| I ccal | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{L}$ (CMOS Inputs) | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max}_{1} \\ & V_{\mathrm{HC}} \leq V_{\text {IN }} V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & F_{\mathrm{C}}=0, \mathrm{CP}=\mathrm{L} \end{aligned}$ |  | - | - | - | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Input Power Supply Current (per Input @ TTL High) ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Max. $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{CP}}=0$ |  | - | - | - | $\underset{\substack{\mathrm{mA} / \\ \text { Input }}}{ }$ |
| ${ }^{\text {cco }}$ | Dynamic Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max} . \\ & \mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$$\text { Outputs Open, } \overline{O E}=\mathrm{L}$ | MIL. | - | - | - | $\begin{gathered} \mathrm{mA} / \\ \mathrm{MHz} \end{gathered}$ |
|  |  |  | COM'L. | - | - | - |  |
| ${ }^{\text {cc }}$ | Total Power Supply Current(6) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ Outputs Open, $\mathrm{OE}=\mathrm{L}$ CP $=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}^{\prime}}, \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | - | - | mA |
|  |  |  | COM'L. | - | - | - |  |
|  |  | $V_{C C}=$ Max. $^{\prime}, f_{C P}=10 \mathrm{MHz}$ Outputs Open, $\mathrm{OE}=\mathrm{L}$ $C P=50 \%$ Duty cycle $\mathrm{V}_{\mathrm{HH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | MIL. | - | 50 | 90 |  |
|  |  |  | COM'L. | - | 50 | 75 |  |

## NOTES:

5. $\mathrm{I}_{\mathrm{CCT}}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $\mathrm{I}_{\mathrm{CCOH}}$, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{\mathrm{CC}}=I_{\mathrm{CCOH}}\left(\mathrm{CD}_{H}\right)+I_{\mathrm{CCQL}}\left(1-\mathrm{CD}_{H}\right)+I_{\mathrm{CCT}}\left(\mathrm{N}_{\mathrm{T}} \times \mathrm{D}_{\mathrm{H}}\right)+I_{\mathrm{CCD}}\left({ }^{( }{ }_{\mathrm{CP}}\right)$
$C D_{H}=$ Clock duty cycle high period.
$D_{H}=$ Data duty cycle $T T L$ high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
${ }^{f_{C P}}=$ Clock Input frequency.

## IDT49C410 INPUT/OUTPUT

## INTERFACE CIRCUITRY



Figure 1. Input Structure (All Inputs)


IDT49C410-008
Figure 2. Output Structure (All Outputs)

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise and Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Fig. 3 |

## IDT49C410A

AC ELECTRICAL CHARACTERISTICS
Commercial: $5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Military: $5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

## I. SET-UP AND HOLD TIMES

| INPUTS | $\mathbf{t}_{(\mathbf{s})}$ |  | $\mathbf{t}_{(\mathbf{h})}$ |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. $^{2}$ | MIL. | COM'L. | MIL. |  |
| $\mathrm{D}_{\mathrm{i}} \rightarrow \mathrm{R}$ | 6 | 7 | 0 | 0 | ns |
| $\mathrm{D}_{\mathrm{i}} \rightarrow \mathrm{PC}$ | 13 | 15 | 0 | 0 | ns |
| $\mathrm{I}_{0-3}$ | 23 | 25 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 15 | 18 | 0 | 0 | ns |
| $\overline{\text { CCEN }}$ | 15 | 18 | 0 | 0 | ns |
| Cl | 6 | 7 | 0 | 0 | ns |
| $\overline{\text { RLD }}$ | 11 | 12 | 0 | 0 | ns |

## II. COMBINATIONAL DELAYS

| INPUTS | Y |  | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ |  | UNITS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |  |
| $\mathrm{D}_{0-11}$ | 12 | 15 | - | - | - | - | ns |
| $\mathrm{I}_{0-3}$ | 20 | 25 | 13 | 15 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 16 | 20 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 16 | 20 | - | - | - | - | ns |
| CP | 28 | 33 | - | - | 22 | 25 | ns |
| $\overline{\mathrm{OE}}{ }^{(1)}$ | $10 / 10$ | $13 / 13$ | - | - | - | - | ns |

NOTE:

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $C_{L}=5 p F$.

## III. CLOCK REQUIREMENTS

|  | COM'L. | MIL. | UNITS |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 18 | 20 | ns |
| Minimum Clock HIGH Time | 17 | 20 | ns |
| Minimum Clock Period | 35 | 40 | ns |

## TEST LOAD CIRCUITS



MSD49C410-004

## IDT49C410

AC ELECTRICAL CHARACTERISTICS
Commercial: $5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Military: $5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$C_{L}=50 \mathrm{pF}$

## I. SET-UP AND HOLD TIMES

| INPUTS | $\mathbf{t}_{(\mathbf{s})}$ |  | $\mathbf{t}_{(\mathbf{n})}$ |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. |  |
| $D_{i} \rightarrow R$ | 16 | 16 | 0 | 0 | $n s$ |
| $D_{i} \rightarrow P C$ | 30 | 30 | 0 | 0 | $n s$ |
| $\mathrm{I}_{0-3}$ | 35 | 38 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 24 | 35 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 24 | 35 | 0 | 0 | ns |
| Cl | 18 | 18 | 0 | 0 | ns |
| $\overline{R L D}$ | 19 | 20 | 0 | 0 | ns |

## II. COMBINATIONAL DELAYS

| INPUTS | Y |  | $\overline{\text { PL, }} \overline{\mathbf{V E C T}, \overline{\text { MAP }}}$ | $\overline{\text { FULL }}$ |  | UNITS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COM'L. | MIL. | COM'L. | MIL. | COM'L. |  |  |
| $\mathrm{D}_{0-11}$ | 20 | 25 | - | - | - | - | ns |
| $\mathrm{I}_{0-3}$ | 35 | 40 | 30 | 35 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 30 | 36 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 30 | 36 | - | - | - | - | ns |
| CP | 40 | 46 | - | - | 31 | 35 | ns |
| $\overline{\mathrm{OE}}(1)$ | $25 / 27$ | $25 / 30$ | - | - | - | - | ns |

NOTE:

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $C_{L}=5 p F$.

## III. CLOCK REQUIREMENTS

|  | COM'L. | MIL. | UNITS |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 20 | 25 | ns |
| Minimum Clock HIGH Time | 20 | 25 | ns |
| Minimum Clock Period | 50 | 51 | ns |

## SWITCHING WAVEFORMS



MSD49C4 10-005

Figure 3. Switching Test Circuit (all outputs)

Integrated Device Technology. Inc.

## PRELIMINARY IDT49C460 IDT49C460A

## FEATURES:

- Fast
- Error detect IDT49C460A - 30ns (max.), IDT49C460 - 40ns (max.)
- Error correct IDT49C460A - 36ns (max.), IDT49C460 - 49ns (max.)
- Low-Power CMOS
- Commercial -95mA (max.)
- Military - 125mA (max.)
- Improves system memory reliability
- Corrects all single bit errors, detects all double and some triple-bit errors
- Cascadable
- Data words up to 64-bits
- Built-in diagnostics
- Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables
- Functional replacement for 32- and 64-bit configurations of the 2960
- Available in $68-$ pin PGA, DIP ( $600 \mathrm{mil}, 70$ mil centers), LCC ( 25 and 50 mil centers)
- Military product available $100 \%$ screened to MIL-STD-883, Class B

MICROSLICE ${ }^{\text {TM }}$ PRODUCT

## DESCRIPTION:

The IDT49C460s are high-speed, low-power, 32-bit Error Detection and Correction Units which generate check bits on a 32-bit data field according to a modified Hamming Code and correct the data word when check bits are supplied. The IDT49C460s are performance-enhanced functional replacements for 32-bit versions of the 2960. When performing a read operation from memory, the IDT49C460s will correct $100 \%$ of all single bit errors, will detect all double bit errors and some triple bit errors.

The IDT49C460s are easily cascadable to 64-bits. Thirty-two-bit systems use 7 check bits and 64-bit systems use 8 check bits. For both configurations, the error syndrome is made available.

The IDT49C460s incorporate two built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostic functions.

They are fabricated using CEMOS ${ }^{\text {r"4 }}$, a single poly, double metal CMOS technology designed for high-performance and highreliability. The devices are packaged in a 68 -pin PGA, DIP ( 600 mil centers) and LCC ( 25 mil and 50 mil centers). Military product is $100 \%$ screened to MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN DESCRIPTIONS

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| DATA $_{0-31}$ | 1/0 | 32 bidirectional data lines. They provide input to the Data Input Latch and Diagnostic Latch and also receive output from the Data Output Latch. DATA ${ }_{0}$ is the LSB; DATA ${ }_{31}$ is the MSB. |
| $\mathrm{CB}_{0-7}$ | 1 | Eight check bit input lines. Used to input check bits for error detection and also used to input syndrome bits for error correction in 64-bit applications. |
| $L E_{1 N}$ | 1 | Latch Enable is for the Data Input Latch. Controls latching of the input data. Data Input Latch and Check Bit Input Latch are latched to their previous state when LOW. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. |
| LE ${ }_{\text {OUT }} /$ GENERATE | 1 | A multifunction pin which, when LOW, is in the Check Bit Generate mode. In this mode, the device generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated Check Bits are placed on the SC outputs. Also when LOW, the Data Out Latch is latched to its previous state. <br> When HIGH, the device is in the Detect or Correct Mode. In this mode, the device detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In the Correct Mode, single bit errors are also automatically corrected, with the corrected data placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the specific bit-in-error. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single bit errors are corrected by the network before being loaded into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The Data Output Latch is disabled, with its contents unchanged, if the EDC is in the Generate Mode. |
| $\mathrm{SC}_{0-7}$ | 0 | Syndrome Check Bit outputs. Eight outputs which hold the check and partial check bits when the EDC is in the Generate Mode and will hold the syndrome/partial syndrome bits when the device is in the Detect or Correct modes. All are 3-state outputs. |
| $\overline{\mathrm{OE}}_{\mathrm{SC}}$ | 1 | Output Enable - Syndrome Check Bits. In the HIGH condition, the SC outputs are in the high impedance state. When LOW, all SC output lines are enabled. |
| ERROR | 0 | In the Detect or Correct Mode, this output will go LOW if one or more data or check bits contain an error. When HIGH, no errors have been detected. This pin is forced HIGH in the Generate Mode. |
| $\overline{\text { MULT ERROR }}$ | 0 | In the Detect or Correct Mode, this output will go LOW if two or more bit errors have been detected. A HIGH level indicates that either one or no errors have been detected. This pin is forced HIGH in the Generate Mode. |
| CORRECT | I | The correct input which, when HIGH, allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the device will drive data directly from the Data Input Latch to the Data Output Latch without correction. |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0-3}$ | 1 | Output Enable - Bytes 0, 1, 2, 3. Data Output Latch. Control the three-state output buffers for each of the four bytes of the Data Output Latch. When LOW, they enable the output buffer of the Data Output Latch. When HIGH, they force the Data Output Latch buffer into the high impedance mode. One byte of the Data Output Latch is easily activated by separately selecting the four enable lines. |
| DIAG MODE ${ }_{0,1}$ | 1 | Selects the proper diagnostic mode. They control the initialization, diagnostic and normal operation of the EDC. |
| CODE $\mathrm{ID}_{0,1}$ | I | These two code identification inputs identify the size of the total data word to be processed. The two allowable data word sizes are 32- and 64-bits and their respective modified Hamming Codes are designated 32/39 and 64/72. Special CODE ID input 01 is also used to instruct the EDC that the signals CODE ID 0,1 , DIAG MODE ${ }_{0,1}$ and CORRECT are to be taken from the Diagnostic Latch rather than from the input control lines. |
| LE ${ }_{\text {DIAG }}$ | 1 | This is the Latch Enable for the Diagnostic Latch. When HIGH, the Diagnostic Latch follows the 32-bit data on the input lines. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE $\mathrm{ID}_{0,1}$, DIAG MODE ${ }_{0,1}$ and CORRECT. |

## EDC ARCHITECTURE SUMMARY

The IDT49C460A/460 are high-performance cascadable EDCs used for check bit generation, error detection, error correction and diagnostics. The function blocks for this 32-bit device consists of the following:

## - Data Input Latch

- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Data Output Latch
- Diagnostics Latch
- Control Logic


## DATA INPUT/OUTPUT LATCH:

The Latch Enable Input, LE ${ }_{I N}$, controls the loading of 32 bits of data to the Data In Latch. The 32 bits of data from the DATA lines can be loaded in the Diagnostic Latch under control of the Diagnostic Latch Enable, LE DIAG, giving check bit information in one byte and control information in the other byte. The Diagnostic Latch is used in the Internal Control mode or in one of the Diagnostic modes. The Data Output Latch has buffers that place data on the DATA lines. These buffers are split into four 8-bit buffers, each having their own output enable controls. This feature facilitates byte read and byte modify operations.

## CHECK BIT INPUT LATCH:

Eight check bits are loaded under control of $\mathrm{LE} \mathrm{E}_{\mathrm{IN}}$. Check bits are used in the Error Detection and Error Correction modes.

## CHECK BIT GENERATION LOGIC:

This generates the appropriate check bits for the 32 bits of data in the Data Input Latch. The modified Hamming Code is the basis for generating the proper check bits.

## SYNDROME GENERATION LOGIC:

In both the Detect and Correct modes, this logic does a comparison on the check bits read from memory against the newly generated set of check bits produced for the data read in from memory. Matching sets of check bits means no error was detected. If there is a mismatch, then one or more of the data or check bits is in error. Syndrome bits are produced by an exclusive-OR of the two sets of check bits. Identical sets of check bits means the syndrome bits will be all zeroes. If an error results, the syndrome bits can be decoded to determine the number of errors and the specific bit-in-error.

## ERROR DETECTION LOGIC:

This part of the device decodes the syndrome bits generated by the Syndrome Generation Logic. With no errors in either the input data or check bits, both the ERROR and MULT ERROR outputs are HIGH. $\overline{\text { ERROR }}$ will go low if one error is detected. $\overline{M U L T}$ ERROR and $\overline{E R R O R}$ will both go low if two or more errors are detected.

## ERROR CORRECTION LOGIC:

In single error cases, this logic complements (corrects) the single data bit-in-error. This corrected data is loaded into the Data Output Latch, which can then be read onto the bidirectional data lines. If the error is resulting from one of the check bits, the correction logic does not place corrected check bits on the syndrome/check bit outputs. If the corrected check bits are needed, the EDC must be switched to the Generate Mode.

## DATA OUTPUT LATCH AND OUTPUT BUFFERS:

The Data Output Latch is used for storing the result of an error correction operation. The latch is loaded from the correction logic under control of the Data Output Latch Enable, LE OUT. The Data Output Latch may also be directly loaded from the Data Input Latch under control of the PASS THRU control input. The Data Output Latch buffer is split into 4 individual buffers which can be enabled by $\overline{\mathrm{OE}}_{0-3}$ separately for reading onto the bidirectional data lines.

## DIAGNOSTIC LATCH:

A 32-bit latch is loadable, under control of the Diagnostic Latch Enable, LE DIAG, from the bidirectional data lines. Check bit information is contained in one byte while the other byte contains the control information. The Diagnostic Latch is used for driving the device when in the Internal Control Mode, or for supplying check bits when in one of the Diagnostic Modes.

## CONTROL LOGIC:

Specifies what mode the device will be operating in. Normal operation is when the control logic is driven by external control inputs. In the Internal Control Mode, the control signals are read from the Diagnostic Latch. Since the LE OUT and GENERATE are controlled by the same pin, the latching action, LE OUT from high to low, of the data output latch causes the EDC to go into the generate mode.

## DETAILED PRODUCT DESCRIPTION

The IDT49C460/A EDC unit contains the logic necessary to generate check bits on 32 bits of data input according to a modified Hamming Code. The EDC can compare internally generated check bits against those read with the 32-bit data to allow correction of any single bit data error and detection of all double and some triple bit errors. The IDT49C460/A can be used for 32-bit data words ( 7 check bits) and 64-bit ( 8 check bits) data words.

## CODE AND BYTE SELECTION

The 2 code identification pins, $1 \mathrm{D}_{0,1}$ are used to determine the data word size that is 32 - or 64 -bits. Table 4 defines all possible slice identification codes.

## CHECK AND SYNDROME BITS

The IDT49C460/A provides either check bits or syndrome bits on the three-state output pins, $\mathrm{SC}_{0-7}$. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an exclusive-OR of the check bits generated from read data with the read check bit sorted with the data. Syndrome bits can be decoded to determine the single bit in error, or that a double (some triple) error was detected. The check bits are labeled:

CX, C0, C1, C2, C4, C8, C16 for the 32-bit configuration CX, C0, C1, C2, C4, C8, C16, C32 for the 64-bit configuration Syndrome bits are similarly labeled SX through S32.

TABLE 2.
DIAGNOSTIC MODE CONTROL

| CORRECT | DIAG <br> MODE $_{\mathbf{1}}$ | DIAGE $_{\mathbf{0}}$ | DIAGNOSTIC MODE SELECTED |
| :---: | :---: | :---: | :--- |
| X | 0 | 0 | Non-diagnostic mode. Normal <br> EDC function in this mode. |
| X | 0 | 1 | Diagnostic Generate. The <br> contents of the Diagnostic Latch <br> are substituted for the normally <br> generated check bits when in the <br> Generate Mode. The EDC func- <br> tions normally in the Detect or <br> Correct Modes. |
| X | 1 | 0 | Diagnostic Detect/Correct. In <br> either mode, the contents of the <br> Diagnostic Latch are substituted <br> for the check bits normally read <br> from the Check Bit Input Latch. <br> The EDC functions normally in <br> the Generate Mode. |
| 1 | 1 | 1 | Initialize. The Data Input Latch <br> outputs are forced to zeroes (and <br> latched upon removal of Initialize <br> Mode) and the check bits gener- <br> ated corresponding to the all zero <br> data. |
| 0 | 1 | 1 | Pass Thru. |

## TABLE 3.

IDT49C460 OPERATING MODES

| OPERATING MODE | DM 1 | DM 0 | GENERATE | CORRECT | DATA OUT LATCH | $\left(\overline{O E}_{S C}^{S C_{0-7}}=\mathrm{LOW}\right)$ | $\frac{\overline{\text { ERROR }}}{\text { MULT ERROR }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generate | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | X | $\mathrm{LE}_{\text {OUT }}=\mathrm{LOW}^{(1)}$ | Check Bits Generated from Data In Latch | - |
| Detect | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 0 | Data In Latch | Syndrome Bits Data In/ Check Bit Latch | Error Dep ${ }^{(2)}$ |
| Correct | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 1 | Data In Latch w/ Single Bit Correction | Syndrome Bits Data In/ Check Bit Latch | Error Dep |
| Pass Thru | 1 | 1 | 1 | 0 | Data In Latch | Check Bit Latch | HIGH |
| Diagnostic Generate | 0 | 1 | 0 | X | - | Check Bits from Diagnostic Latch | - |
| Diagnostic Detect | 1 | 0 | 1 | 0 | Data In Latch | Syndrome Bits Data In/ Diagnostic Latch | Error Dep |
| Diagnostic Correct | 1 | 0 | 1 | 1 | Data In Latch w/ Single Bit Correction | Syndrome Bits Data In/ Diagnostic Latch | Error Dep |
| Initialization Mode | 1 | 1 | 1 | 1 | Data In Latch set to 0000 | Check Bit Data generated from Data In Latch | - |
| Internal Mode | CODE ID ${ }_{0,1}=01$ Control Signals $\mathrm{ID}_{0,1}$, DIAG MODE ${ }_{0,1}$, and CORRECT are taken from Diagnostic Latch. |  |  |  |  |  |  |

## NOTES:

1. In Generate Mode, data is read in to the EDC unit and the check bits are generated. The same data is written to memory along with the check bits. Since the Data Out Latch is not used in the Generate Mode, LE
2. Error Dep (Error Dependent): $\overline{E R R O R}$ will be low for single or multiple errors, with MULT ERROR low for double or multiple errors. Both signals are high for no errors.

## CONTROL MODE SELECTION

Tables 2 and 3 describe the 9 operating modes of the IDT49C460/A. The Diagnostic Mode pins, DIAG MODE $0_{0,1}$, define four basic areas of operation, with GENERATE and CORRECT further dividing operation into 8 functions with the $\mathrm{ID}_{0,1}$ defining the ninth mode as the Internal Mode.

Generate Mode is used to display the check bits on the outputs $\mathrm{SC}_{0-7}$. The Diagnostic Generate mode displays check bits as stored in the Diagnostic Latch.

Detect mode provides an indication of errors or multiple errors on the outputs ERROR and MULT ERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs $\mathrm{SC}_{0-7}$. For the Diagnostic Detect Mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with check bits stored in the


Figure 1. 32-Bit Configuration
diagnostic latch rather than with the check bit latch contents.
Correct Mode is similar to the Detect Mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latches. Again, the Diagnostic Correct Mode will correct single bit errors as determined by syndrome bits generated from the data input and contents of the diagnostic latches.

The Initialize Mode provides check bits for all zero bit data. Data Input Latches are set and latched to a logic zero, and made available as input to the Data Out Latches.

The Internal Mode disables the external control pins DIAG MODE $_{0,1}$ and CORRECT to be defined by the Diagnostic Latch. Even $\mathrm{ID}_{1,0}$ although externally set to the 01 code, can be redefined from the Diagnostic Latch data.


Figure 2. 64-Bit Configuration

Figure 3. 32-Bit Data Format


Figure 4. 64-Bit Data Format

## 32-BIT DATA WORD CONFIGURATION

A single IDT49C460/A EDC unit, connected as shown in Figure 1, provides all the logic needed for single bit error correction and double bit error detection of a 32-bit data field. The identification code indicates 7 check bits are required. The $\mathrm{CB}_{7}$ pin is therefore a "Don't Care" and $\mathrm{ID}_{1,0}=00$.
Figure 3 indicates the 39-bit data format for two bytes of data and 7 check bits. Table 3 describes the operating mode available. The output pin, $\mathrm{SC}_{7}$, is forced HIGH for either syndrome or check bits since only 7 check bits are used for the 32-bit mode.

Table 6 indicates the data bits participating in the check bit generation. For example, check bit C 0 is the exclusive-OR function of the 16 data input bits marked with an X . Check bits are generated and output in the Generate and Initialization Mode. Check bits from the respective latch are passed, unchanged, in the Pass Thru or Diagnostic Generate Mode.

Syndrome bits are generated by an exclusive-OR or the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 7 indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.
In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 4 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-7}$ outputs. The Internal mode substitutes the indicated bit position for the external control signals.

TABLE 5. SLICE IDENTIFICATION

| CODE ID | CODE ID | SLICE SELECTED |
| :---: | :---: | :--- |
| 0 | 0 | 32-Bit |
| 0 | 1 | Internal Control Mode |
| 1 | 0 | 64-Bit, Lower 32-Bit (0-31) |
| 1 | 1 | 64-Bit, Upper 32-Bit (32-63) |

TABLE 6. 32-BIT MODIFIDED HAMMING CODE-CHECK BIT ENCODE CHART

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) | X |  |  |  | X |  | X | X | X | X |  | X |  |  | X |  |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | $x$ |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | $x$ | X |  |  |  | X |  |  | X |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  | X | X |  |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| CX | Even (XOR) |  | X | x | X |  | X |  |  |  |  | X |  | X | X |  | X |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | x | X |  |  |  | X | x | X |  |  |  | X |  |  | x |  |
| C4 | Even (XOR) |  |  | x | X | X | X | X | X |  |  |  |  |  | X | X |  |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

## TABLE 7.

SYNDROME DECODE TO BIT-IN-ERROR

| SYNDROME BITS |  |  | S 16S 8S 4 | 000 | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | 111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SX | SO | S1 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | * | C16 | C8 | T | C4 | T | T | 30 |
| 0 | 0 | 0 | 1 | C2 | T | T | 27 | T | 5 | M | T |
| 0 | 0 | 1 | 0 | C1 | T | T | 25 | T | 3 | 15 | T |
| 0 | 0 | 1 | 1 | T | M | 13 | T | 23 | T | T | M |
| 0 | 1 | 0 | 0 | CO | T | T | 24 | T | 2 | M | T |
| 0 | 1 | 0 | 1 | T | 1 | 12 | T | 22 | T | T | M |
| 0 | 1 | 1 | 0 | T | M | 10 | T | 20 | T | T | M |
| 0 | 1 | 1 | 1 | 16 | T | T | M | T | M | M | T |
| 1 | 0 | 0 | 0 | CX | T | T | M | T | M | 14 | T |
| 1 | 0 | 0 | 1 | T | M | 11 | T | 21 | T | T | M |
| 1 | 0 | 1 | 0 | T | M | 9 | T | 19 | T | T | 31 |
| 1 | 0 | 1 | 1 | M | T | T | 29 | T | 7 | M | T |
| 1 | 1 | 0 | 0 | T | M | 8 | T | 18 | T | T | M |
| 1 | 1 | 0 | 1 | 17 | T | T | 28 | T | 6 | M | T |
| 1 | 1 | 1 | 0 | M | T | T | 26 | T | 4 | M | T |
| 1 | 1 | 1 | 1 | T | 0 | M | T | M | T | T | M |

NOTES:

*     - no errors detected

Number - number of the single bit-in-error
T - two errors detected
M - three or more errors detected

## TABLE 8.

## 64-BIT DIAGNOSTIC LATCH - CODING FORMAT

| BIT | INTERNAL FUNCTION |
| :--- | :--- |
| 0 | $\mathrm{CB}_{0}$ DIAGNOSTIC |
| 1 | $\mathrm{CB}_{1}$ DIAGNOSTIC |
| 2 | $\mathrm{CB}_{2}$ DIAGNOSTIC |
| 3 | $\mathrm{CB}_{3}$ DIAGNOSTIC |
| 4 | $\mathrm{CB}_{4}$ DIAGNOSTIC |
| 5 | $\mathrm{CB}_{5}$ DIAGNOSTIC |
| 6 | $\mathrm{CB}_{6}$ DIAGNOSTIC |
| 7 | $\mathrm{CB}_{7}$ DIAGNOSTIC |
| 8 | CODE $_{0}$ LOWER 32-BIT |
| 9 | CODE $_{1}$ LOWER 32-BIT |
| 10 | DIAG MODE $_{0}$ LOWER 32-BIT |
| 11 | DIAG MODE $_{1}$ LOWER 32-BIT |
| 12 | CORRECT LOWER 32-BIT $_{13-31 ~}^{\text {DON'T CARE }}$ |
| $32-39$ | DON'T CARE |
| 40 | CODE ID ${ }_{0}$ UPPER 32-BIT |
| 41 | CODE ID $1_{1}$ UPPER 32-BIT |
| 42 | DIAG MODE ${ }_{0}$ UPPER 32-BIT |
| 43 | DIAG MODE ${ }_{1}$ UPPER 32-BIT |
| 44 | CORRECT UPPER 32-BIT |
| $45-63$ | DON'T CARE |

## 64-BIT DATA WORD CONFIGURATION

Two IDT49C460/A EDC units, connected as shown in Figure 2, provide all the logic needed for single bit error correction and double bit error detection of a 64 -bit data field. Table 5 gives the $\mathrm{ID}_{1,0}$ values needed for distinguishing the upper 32 bits from the lower 32 bits. Valid syndrome, check bits and the ERROR and $\overline{M U L T}$ ERROR signals come from the IC with the CODE ID $=11$. Control signals not indicated are connected to both units in parallel. The EDC with the CODEID $=10$ has the $\overline{O E}_{S C}$ grounded. The $\overline{O E}_{\text {SC }}$ selects the syndrome bits from the EDC with CODE ID $=11$ and also controls the check bit buffers from memory.

Data In bits 0 through 31 are connected to the same numbered inputs of the EDC unit with CODE ID $=10$ while Data In bits 32 through 63 are connected to Data Inputs 0 to 31, respectively, for the EDC unit with CODE ID $=11$.

Figure 4 indicates the 72 -bit data format of 8 bytes of data and 8 check bits. Check bits are input to the EDC unit with CODE ID $=10$ through a three-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 64 -bit configuration requires a feedback of syndrome bits from the lower EDC unit to the upper EDC units. The MUX shown on the functional block diagram is used to select the $\mathrm{CB}_{0-7}$ pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating mode available for the 64/72 configuration.

Table 11 indicates the data bits participating in the check bit generation. For example, check bit CO is the exclusive-OR function or the 32 data input bits marked with an X . Check bits are generated and output in the Generate and Initialization Mode. Check bits are passed as stored in the Pass Thru or Diagnostic Generate Mode.

Syndrome bits are generated by an exclusive-OR of the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 9 indicates the decoding of the 7 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 8 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic Check Bits to determine syndrome bits or to pass as check bits to the $\mathrm{SC}_{0-7}$ outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Performance data is provided in Table 10 in relating a single IDT49C460/A EDC with the two cascaded units of Figure 2. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

TABLE 9. SYNDROME DECODE TO BIT-IN-ERROR

| SYNDROME BITS |  |  |  | $\begin{array}{r} \hline \mathbf{S 3 2} \\ \mathbf{S 1 6} \\ \mathbf{S 8} \\ \mathbf{S 4} \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 1 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | * | C32 | C16 | T | C8 | T | T | M | C4 | T | T | M | T | 46 | 62 | T |
| 0 | 0 | 0 | 1 |  | C2 | T | T | M | T | 43 | 59 | T | T | 53 | 37 | T | M | T | T | M |
| 0 | 0 | 1 | 0 |  | C1 | T | T | M | T | 41 | 57 | T | T | 51 | 35 | T | 15 | T | T | 31 |
| 0 | 0 | 1 | 1 |  | T | M | M | T | 13 | T | T | 29 | 23 | T | T | 7 | T | M | M | T |
| 0 | 1 | 0 | 0 |  | C0 | T | T | M | T | 40 | 56 | T | T | 50 | 34 | T | M | T | T | M |
| 0 | 1 | 0 | 1 |  | T | 49 | 33 | T | 12 | T | T | 28 | 22 | T | T | 6 | T | M | M | T |
| 0 | 1 | 1 | 0 |  | T | M | M | T | 10 | T | T | 26 | 20 | T | T | 4 | T | M | M | T |
| 0 | 1 | 1 | 1 |  | 16 | T | T | 0 | T | M | M | T | T | M | M | T | M | T | T | M |
| 1 | 0 | 0 | 0 |  | CX | T | T | M | T | M | M | T | T | M | M | T | 14 | T | T | 30 |
| 1 | 0 | 0 | 1 |  | T | M | M | T | 11 | T | T | 27 | 21 | T | T | 5 | T | M | M | T |
| 1 | 0 | 1 | 0 |  | T | M | M | T | 9 | T | T | 25 | 19 | T | T | 3 | T | 47 | 63 | T |
| 1 | 0 | 1 | 1 |  | M | T | T | M | T | 45 | 61 | T | T | 55 | 39 | T | M | T | T | M |
| 1 | 1 | 0 | 0 |  | T | M | M | T | 8 | T | T | 24 | 18 | T | T | 2 | T | M | M | T |
| 1 | 1 | 0 | 1 |  | 17 | T | T | 1 | T | 44 | 60 | T | T | 54 | 38 | T | M | T | T | M |
| 1 | 1 | 1 | 0 |  | M | T | T | M | T | 42 | 58 | T | T | 52 | 36 | T | M | T | T | M |
| 1 | 1 | 1 | 1 |  | T | 48 | 32 | T | M | T | T | M | M | T | T | M | T | M | M | T |

NOTES:

* $=$ No errors detected

Number $=$ The number of the single bit-in-error
$T=$ Two errors detected
$M=$ Three or more errors detected

TABLE 10.
KEY AC CALCULATIONS FOR THE 64-BIT CONFIGURATION

| 64-BITPROPAGATION DELAY |  | COMPONENT DELAY FOR IDT49C460/A AC SPECIFICATIONS |
| :---: | :---: | :---: |
| FROM | TO |  |
| DATA | Check Bits Out | (DATA TO SC) + (CB TO SC, CODE ID 11) |
| DATA | Corrected DATA Out | (DATA TO SC) + (CB TO SC, CODE ID 11) + (CB TO DATA, CODE ID 10) |
| DATA | Syndromes Out | (DATA TO SC) + (CB TO SC, CODE ID 11) |
| DATA | $\overline{\text { ERROR }}$ for 32-Bits | (DATA TO SC) + (CB TO $\overline{\text { ERROR}, ~ C O D E ~ I D ~ 11) ~}$ |
| DATA | $\overline{\text { MULT ERROR }}$ for 32-Bits | (DATA TO SC) + (CB TO MULT ERROR, CODE ID 11) |

TABLE 11. 64-BIT MODIFIED HAMMING CODE - CHECK BIT ENCODING

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| C0 | Even (XOR) | X | X | X |  | x |  | x |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | x | X |  |  | X |  | X | X |  |  | x |  | x |
| C2 | Odd (XNOR) | X | x |  |  |  | x | X | x |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | x | x | x | x | X | X |  |  |  |  |  |  | X | x |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) | X | x | x | x | X | x | x | x |  |  |  |  |  |  |  |  |
| C32 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| CX | Even (XOR) |  | X | X | x |  | X |  |  | X | X |  | X |  |  | X |  |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | x | X |  |  | x |  | X | X |  |  | x |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | x | X |  |  |  | X | X | x |  |  |
| C4 | Even (XOR) |  |  | X | x | x | X | X | X |  |  |  |  |  |  | X | X |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | x | X | X | X |
| C32 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | x | X | X | X |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| CX | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | x | X | X | X | X | X |  |  |  |  |  |  | x | x |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) | x | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| C32 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | x | X | X | X | X | X |


| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| CX | Even (XOR) | x |  |  |  | X |  | X | X |  |  | X |  | X | X |  | x |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | x |  |  | X | X |  |  | x |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | x | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | x | x |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C16 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C32 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

NOTE: The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an " $X$ " in the table.

## SC OUTPUTS

The tables below indicate how the $\mathrm{SC}_{0-7}$ outputs are generated in each control mode for various CODE IDs (internal control mode not applicable).

| GENERATE | CODE ID |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| $\mathrm{SC}_{0} \leftarrow$ | PHO | PH 1 | $\mathrm{PH} 2 \oplus \mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | PA | PA | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | PB | PB | $\mathrm{~PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | PC | PC | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | PD | PD | $\mathrm{PD} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | PE | PE | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | PF | PF | $\mathrm{PF} \oplus \mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | 1 | PF | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |


| CORRECT/ DETECT | CODE ID ${ }_{1-0}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
| $\mathrm{SC}_{0}$ - | $\mathrm{PHO} \oplus \mathrm{C} 0$ | $\mathrm{PH} 1 \oplus \mathrm{C} 0$ | $\mathrm{PH} 2 \oplus \mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | $\mathrm{PA} \oplus \mathrm{C} 1$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2}-$ | $\mathrm{PB} \oplus \mathrm{C} 2$ | $\mathrm{PB} \oplus \mathrm{C} 2$ | $\mathrm{PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3}-$ | $\mathrm{PC} \oplus \mathrm{C} 3$ | $\mathrm{PC} \oplus \mathrm{C} 3$ | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4}-$ | $\mathrm{PD} \oplus \mathrm{C} 4$ | $\mathrm{PD} \oplus \mathrm{C} 4$ | $\mathrm{PC} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5}-$ | $\mathrm{PE} \oplus \mathrm{C} 5$ | $\mathrm{PE} \oplus \mathrm{C} 5$ | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | $\mathrm{PF} \oplus \mathrm{C} 6$ | $\mathrm{PF} \oplus \mathrm{C} 6$ | $\mathrm{PF} \oplus \mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | 1 | $\mathrm{PF} \oplus \mathrm{C} 7$ | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |


| DIAGNOSTIC <br> READ | CODE ID $\mathbf{1 - 0}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| $\mathrm{SC}_{\mathbf{0}} \leftarrow$ | $\mathrm{PHO} \oplus \mathrm{DLO}$ | $\mathrm{PH} 1 \oplus \mathrm{DLO}$ | $\mathrm{PH} 2 \oplus \mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{DL} 1$ | $\mathrm{PA} \oplus \mathrm{DL} 1$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{~PB} \oplus \mathrm{DL2}$ | $\mathrm{~PB} \oplus \mathrm{DL} 2$ | $\mathrm{~PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{PC} \oplus \mathrm{DL} 3$ | $\mathrm{PC} \oplus \mathrm{DL} 3$ | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{PD} \oplus \mathrm{DL} 4$ | $\mathrm{PD} \oplus \mathrm{DL} 4$ | $\mathrm{PD} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{PE} \oplus \mathrm{DL} 5$ | $\mathrm{PE} \oplus \mathrm{DL5}$ | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | $\mathrm{PF} \oplus \mathrm{DL6}$ | $\mathrm{PF} \oplus \mathrm{DL6} 6$ | $\mathrm{PF} \oplus \mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | 1 | $\mathrm{PF} \oplus \mathrm{DL} 7$ | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |


| DIAGNOSTIC WRITE | CODE ID ${ }_{1-0}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
| $\mathrm{SC}_{0}-$ | DLO | DLO | $\mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | DL1 | DL1 | $\mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2}$ - | DL2 | DL2 | $\mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | DL3 | DL3 | $\mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4}{ }^{-}$ | DL4 | DL4 | $\mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5}-$ | DL5 | DL5 | $\mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | DL6 | DL6 | $\mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7}$ - | 1 | DL7 | $\mathrm{CB}_{7}$ |


| PASS <br> THRU | CODE ID $\mathbf{1 0}^{-0}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| $\mathrm{SC}_{0} \leftarrow$ | C 0 | C 0 | $\mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | C 1 | C 1 | $\mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | C 2 | C 2 | $\mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | C 3 | C 3 | $\mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | C 4 | C 4 | $\mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | C 5 | C 5 | $\mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | C 6 | C 6 | $\mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | 1 | C 7 | $\mathrm{CB}_{7}$ |

## DATA CORRECTION

The tables below indicate which data output bits are corrected depending upon the syndromes and the CODE ID position. The syndromes that determine data correction are, in some cases, syndromes input externally via the CB inputs and, in some cases, syndromes input externally by that EDC ( $\mathrm{S}_{\mathrm{i}}$ are the internal syndromes and are the same as the value of the $\mathrm{SC}_{\mathrm{i}}$ output of that EDC if enabled).

## 32-BIT CONFIGURATION CODE $\mathrm{ID}_{1,0}=00$

| SYNDROME BITS |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|l} \hline 0 \\ 1 \\ 0 \end{array}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} 1 \\ 0 \\ 1 \end{array}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | 111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sx | so | S1 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | 30 |
| 0 | 0 | 0 | 1 | - | - | - | 27 | - | 5 | - | - |
| 0 | 0 | 1 | 0 | - | - | - | 25 | - | 3 | 15 | - |
| 0 | 0 | 1 | 1 | - | - | 13 | - | 23 | - | - | - |
| 0 | 1 | 0 | 0 | - | - | - | 24 | - | 2 | - | - |
| 0 | 1 | 0 | 1 | - | 1 | 12 | - | 22 | - | - | - |
| 0 | 1 | 1 | 0 | - | - | 10 | - | 20 | - | - | - |
| 0 | 1 | 1 | 1 | 16 | - | - | - | - | - | - | - |
| 1 | 0 | 0 | 1 | - | - | - | - | - | - | 14 | - |
| 1 | 0 | 0 | 1 | - | - | 11 | - | 21 | - | - | - |
| 1 | 0 | 1 | 0 | - | - | 9 | - | 19 | - | - | 31 |
| 1 | 0 | 1 | 1 | - | - | - | 29 | - | 7 | - | - |
| 1 | 1 | 0 | 0 | - | - | 8 | - | 18 | - | - | - |
| 1 | 1 | 0 | 1 | 17 | - | - | 28 | - | 6 | - | - |
| 1 | 1 | 1 | 0 | - | - | 26 | - | 4 | - | - | - |
| 1 | 1 | 1 | 1 | - | 9 | - | - | - | - | - | - |

64-BIT (LOWER 32-BIT) CONFIGURATION
CODE ID CODE $\mathrm{ID}_{1-0}=10$

| SYNDROME BITS |  |  | CB32 CB16 CB8 CB4 CB2 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{array}{\|l} 1 \\ 0 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - |
| 0 | 0 | 0 | 1 | - | - | - | - | - | - | - |  |
| 0 | 0 | 1 | 0 | - | - | - | - | - | - | 15 | 31 |
| 0 | 0 | 1 | 1 | - | - | 13 | 29 | 23 | 7 | - | - |
| 0 | 1 | 0 | 0 | - | - | - | - | - | - | - | - |
| 0 | 1 | 0 | 1 | - | - | 12 | 28 | 22 | 6 | - | - |
| 0 | 1 | 1 | 0 | - | - | 10 | 26 | 20 | 4 | - | - |
| 0 | 1 | 1 | 1 | 16 | 0 | - | - | - | - | - | - |
| 1 | 0 | 0 | 0 | - | - | - | - | - | - | 14 | 30 |
| 1 | 0 | 0 | 1 | - | - | 11 | 27 | 21 | 5 | - | - |
| 1 | 0 | 1 | 0 | - | - | 9 | 25 | 19 | 3 | - | - |
| 1 | 0 | 1 | 1 | - | - | - | - | - | - | - | - |
| 1 | 1 | 0 | 0 | - | - | 8 | 24 | 18 | 2 | - | - |
| 1 | 1 | 0 | 1 | 17 | 1 | - | - | - | - | - | - |
| 1 | 1 | 1 | 1 | - | - | - | - | - | - | - | - |

## FUNCTIONAL EQUATIONS

The equations below describe the IDT49C460 output values as defined by the value of the inputs and internal states.

## DEFINITIONS ${ }^{(1)}$

$\mathrm{PA}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 8 \oplus \mathrm{D} 10 \oplus \mathrm{D} 12 \oplus \mathrm{D} 16 \oplus$ $\mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 24 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28$
$\mathrm{PB}=\mathrm{D} 0 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 7 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15 \oplus \mathrm{D} 16 \oplus$ $\mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 23 \oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
$\mathrm{PC}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus$ $\mathrm{D} 16 \oplus \mathrm{D} 17 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29$
$\mathrm{PD}=\mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15 \oplus$ $\mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$\mathrm{PE}=\mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 14 \oplus$ $\mathrm{D} 15 \oplus \mathrm{D} 24 \oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$ $\mathrm{PF}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus$ $\mathrm{D} 24 \oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$\mathrm{PG}=\mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 14 \oplus$ $\mathrm{D} 15 \oplus \mathrm{D} 16 \oplus \mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23$
$\mathrm{PH} 0=\mathrm{D} 0 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 11 \oplus \mathrm{D} 14 \oplus$ $\mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
$\mathrm{PH} 1=\mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 5 \oplus \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 11 \oplus \mathrm{D} 14 \oplus$ $\mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 24 \oplus \mathrm{D} 25 \oplus \mathrm{D} 27 \oplus \mathrm{D} 30$
$\mathrm{PH} 2=\mathrm{D} 0 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 10 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15 \oplus$ $\mathrm{D} 16 \oplus \mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
NOTE:

1. $S 32=1$ in $\operatorname{CODE}_{1,0}=00$

## 64-BIT (UPPER-BIT) CONFIGURATION CODE ID $1-0=11(1)$

| SYNDROME BITS |  |  | $\begin{array}{r} \text { S32 } \\ \text { S16 } \\ \text { S8 } \\ \text { S4 } \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 1 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sX | So | S1 | S2 |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | - | - | - | - | - | - | 46 | 62 |
| 0 | 0 | 0 | 1 | - | - | 43 | 59 | 53 | 37 | - | - |
| 0 | 0 | 1 | 0 | - | - | 41 | 57 | 51 | 35 | - | - |
| 0 | 0 | 1 | 1 | - | - | - | - | - | - | - | - |
| 0 | 1 | 0 | 0 | - | - | 40 | 56 | 50 | 34 | - | - |
| 0 | 1 | 0 | 1 | 49 | 33 | - | - | - | - | - | - |
| 0 | 1 | 1 | 0 | - | - | - | - | - | - | - | - |
| 0 | 1 | 1 | 1 | - | - | - | - | - | - | - | - |
| 1 | 0 | 0 | 1 | - | - | - | - | - | - | - | - |
| 1 | 0 | 0 | 1 | - | - | - | - | - | - | - | - |
| 1 | 0 | 1 | 0 | - | - | - | - | - | - | 47 | 63 |
| 1 | 0 | 1 | 1 | - | - | 45 | 61 | 55 | 39 |  |  |
| 1 | 1 | 0 | 0 | - | - | - | - | - | - | - | - |
| 1 | 1 | 0 | 1 | - | - | 44 | 60 | 54 | 38 | - | - |
| 1 | 1 | 1 | 0 | - | - | 42 | 58 | 52 | 36 | - | - |
| 1 | 1 | 1 | 1 | 48 | 32 | - | - | - | - | - | - |

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | $-0.5{ }^{(3)}$ to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation ${ }^{(2)}$ | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current <br> into Outputs | 30 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $P_{T}$ maximum can only be achieved by excessive $\mathrm{I}_{\mathrm{OL}}$ or $\mathrm{I}_{\mathrm{OH}}$.
3. $\mathrm{V}_{\mathrm{IL}}$ Min. $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | V ${ }_{\text {cc }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%$
$V_{C C}=5.0 V+10 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS(1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level (4) |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level(4) |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=M a x ., V_{\text {IN }}=V_{C C}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{l}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| $\mathrm{I}_{\text {Oz }}$ | Off State (High Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 40 |  |
| Ios | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}^{(3)}$ |  | $-30$ | - | -130 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

## DC ELECTRICAL CHARACTERISTICS (Cont'd)

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\begin{array}{ll}V_{C C}=5.0 \mathrm{~V} \pm 5 \% & \text { Min. }=4.75 \mathrm{~V} \\ V_{C C}=5.0 \mathrm{~V} \pm 10 \% & \text { Min. }=4.50 \mathrm{~V}\end{array}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS(1) |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ícos | Quiescent Power Supply Current (CMOS Inputs) | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{H C} \leq V_{I N}, V_{I N} \leq V_{L C} \\ & f_{O P}=0 \end{aligned}$ |  | - | - | - | mA |
| ${ }^{\text {CCCT }}$ | Quiescent Input Power Supply(5) Current (per Input @ TTL High) | $\mathrm{V}_{\mathrm{CC}}=$ Max. $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}, \mathrm{f}_{\mathrm{OP}}=0$ |  | - | - | - | mA <br> Input |
| $I_{C C D}$ | Dynamic Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { Outputs Open, } \mathrm{OE}=\mathrm{L} \end{aligned}$ | MIL. | - | - | - | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | - | - |  |
| $I_{\text {cc }}$ | Total Power Supply Current(6) | $V_{C C}=M a x ., f_{O P}=10 \mathrm{MHz}$ <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ <br> 50\% Duty cycle $\mathrm{V}_{\mathrm{HC}} \leq \mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}$ | MIL. | - | - | - | mA |
|  |  |  | COM'L. | - | - | - |  |
|  |  | $V_{C C}=\text { Max. }, \mathrm{f}_{\mathrm{OP}}=10 \mathrm{MHz}$ <br> Outputs Open, $\mathrm{OE}=\mathrm{L}$ <br> 50\% Duty cycle $\mathrm{V}_{\mathrm{IH}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | MIL. | - | 70 | 125 |  |
|  |  |  | COM'L. | - | 70 | 95 |  |

## NOTES:

5. $\mathrm{I}_{\mathrm{CCT}}$ is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out $\mathrm{I}_{\mathrm{CCO}}$ then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I_{C C}=I_{C C Q}+I_{C C T}\left(N_{T} \times D_{H}\right)+I_{C C D}\left(f_{O P}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Data duty cycle $T T L$ high period ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ).
$N_{T}=$ Number of dynamic inputs driven at TTL levels.
$f_{\mathrm{OP}}=$ Operating frequency.

## IDT49C460A AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT49C460A over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between OV and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC load. $V_{C C}$ equal to $+5.0 \mathrm{~V} \pm 5 \%$.

COMBINATIONAL PROPAGATION DELAYS
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | SC $_{0-7}$ | DATA $_{0-31}$ | ERROR | MULT ERROR |
| DATA $_{0-31}$ | 27 | 36 | 30 | 33 |
| CB $_{0-7}$ <br> (CODE ID 00, 11) | 16 | 34 | 19 | 23 |
| CB $_{0-7}$ <br> (CODE ID 10) | 16 | 20 | 19 | 21 |
| GENERATE $^{\text {GENE }}$ | 21 | 23 | 15 | 15 |
| CORRECT <br> (Not Internal <br> Control Mode) | - | 23 | - | - |
| DIAG MODE <br> (Not Internal <br> Control Mode) | 17 | 26 | 20 | 24 |
| CODE ID 0,1 |  |  |  |  |

## NOTE:

1. $\operatorname{DATA}_{I N}$ (or $\mathrm{LE}_{1 \mathrm{~N}}$ ) to Correct Data Out measurement requires timing as shown in Figure 5 below.

## SET-UP AND HOLD TIMES

RELATIVE TO LATCH ENABLES

| FROM INPUT | $\qquad$ | SET-UP <br> TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-31}$ | LE ${ }_{\text {IN }}$ | 5 | 4 |
| $\mathrm{CB}_{0-7}$ | LE ${ }_{\text {IN }}$ | 5 | 4 |
| DATA $_{0-31}$ | LE ${ }_{\text {OUT }}$ | 23 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \mathrm{ID}) \\ & 00,11) \end{aligned}$ | LE ${ }_{\text {OUT }}$ | 15 | 0 |
| $\mathrm{CB}_{0-7}$ <br> (CODE ID 10) | LE ${ }_{\text {OUT }}$ | 15 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 11 | 0 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 17 | 0 |
| CODE $\mathrm{ID}_{0,1}$ | LE ${ }_{\text {OUT }}$ | 17 | 0 |
| $L E_{\text {IN }}$ | LE ${ }_{\text {OUT }}$ | 25 | 0 |
| DATA $_{0-31}$ | LE ${ }_{\text {DIAG }}$ | 5 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 p F$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |
| $\overline{\mathrm{OE}}^{\text {BYTE }}$ | $0-3$ | DATA $_{0-31}$ | 10 | 23 | 10 |
| $\overline{\mathrm{OE}}_{\mathrm{SC}}$ | $\mathrm{SC}_{0-7}$ | 10 | 24 | 10 | 20 |

## MINIMUM PULSE WIDTHS

$$
\mathrm{LE}_{\mathrm{IN}}, \mathrm{LE}_{\mathrm{OUT}}, \mathrm{LE} \mathrm{E}_{\mathrm{DIAG}}
$$



Figure 5.

## IDT49C460A AC ELECTRICAL CHARACTERISTICS (Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT49C460A over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between OV and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC load. $V_{C C}$ equal to $+5.0 \mathrm{~V} \pm 10 \%$.

## COMBINATIONAL PROPAGATION DELAYS

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{SC}_{0-7}$ | DATA $_{0-31}$ | ERROR | MULT ERROR |
| DATA $_{0-31}$ | 30 | 39 | 33 | 36 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \text { ID 00, 11) } \end{aligned}$ | 19 | 37 | 22 | 26 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \text { ID 10) } \end{aligned}$ | 19 | 23 | 22 | 24 |
| GENERATE | 24 | 26 | 18 | 18 |
| CORRECT (Not Internal Control Mode) | - | 26 | - | - |
| DIAG MODE (Not Internal Control Mode) | 20 | 29 | 23 | 27 |
| CODE $\mathrm{ID}_{0,1}$ | 21 | 29 | 24 | 29 |
| $L E_{I N}$ <br> (From latched to transparent) | 30 | 41 | 33 | 36 |
| LE (From latched to transparent) | - | 15 | - | - |
| LE ${ }_{\text {DIAG }}$ <br> (From latched to transparent; Not Internal Control Mode) | 18 | 32 | 22 | 25 |
| Internal Control Mode: LE (From latched to transparent) | 19 | 35 | 22 | 27 |
| Internal Control Mode: DATA ${ }_{0-31}$ (Via Diagnostic Latch) | 19 | 35 | 23 | 28 |

## NOTE:

1. $\operatorname{DATA}_{I N}\left(\right.$ or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 6 below.

SET-UP AND HOLD TIMES
RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { UP DATA) } \end{gathered}$ | SET-UP <br> TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-31}$ | LE ${ }_{\text {in }}$ | 5 | 4 |
| $\mathrm{CB}_{0-7}$ | $\mathrm{LE}_{\text {IN }}$ | 5 | 4 |
| DATA $_{0-31}$ | LE ${ }_{\text {OUT }}$ | 27 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \mathrm{ID} \mathrm{00,11)} \end{aligned}$ | $L^{\text {EUT }}$ | 18 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \mathrm{ID} \mathrm{10)} \end{aligned}$ | $L^{\text {OUT }}$ | 18 | 0 |
| CORRECT | LE ${ }_{\text {Out }}$ | 14 | 0 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 20 | 0 |
| CODE ID ${ }_{0,1}$ | LE ${ }_{\text {OUT }}$ | 20 | 0 |
| $\mathrm{LE}_{\text {IN }}$ | LE ${ }_{\text {Out }}$ | 28 | 0 |
| DATA $_{0-31}$ | $L E_{\text {DIAG }}$ | 5 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 p F$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |
| $\overline{\mathrm{OE}}_{\mathrm{BYTE}}^{0-3}$ |  | DATA $_{0-31}$ | 10 | 25 | 10 |
| $\overline{\mathrm{OE}}_{\text {SC }}$ | $\mathrm{SC}_{0-7}$ | 10 | 27 | 10 | 22 |

## MINIMUM PULSE WIDTHS

| LE $_{\text {IN }}$, LE $_{\text {OUT }}$, LE | 12 |
| :--- | :--- |



Figure 6.

## IDT49C460 AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT49C460 over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial temperature range. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between OV and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC load. $V_{C C}$ equal to $+5.0 \mathrm{~V} \pm 5 \%$.

## COMBINATIONAL PROPAGATION DELAYS

$C_{L}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | SC $_{0-7}$ | DATA $_{\mathbf{0}-31}$ | ERROR | MULT ERROR |
| DATA $_{0-31}$ | 37 | 49 | 40 | 45 |
| CB $_{0-7}$ <br> (CODE ID 00, 11) $^{2}$ | 22 | 46 | 26 | 31 |
| CB $_{0-7}$ <br> (CODE ID 10) | 22 | 30 | 26 | 29 |
| GENERATE | 29 | 31 | 21 | 21 |
| CORRECT <br> (Not Internal <br> Control Mode) | - | 31 | - | - |
| DIAG MODE <br> (Not Internal <br> Control Mode) | 23 | 35 | 27 | 33 |
| CODE ID 0,1 |  |  |  |  |

## NOTE:

1. DATA $_{I N}$ (or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 7 below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { UP DATA) } \end{gathered}$ | SET-UP TIME | $\begin{aligned} & \text { HOLD } \\ & \text { TIME } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| DATA $_{0-31}$ | $L E_{\text {IN }}$ | 6 | 4 |
| $\mathrm{CB}_{0-7}$ | $L E_{\text {IN }}$ | 5 | 4 |
| DATA $_{0-31}$ | $L_{\text {LEUT }}$ | 30 | 0 |
| $\begin{aligned} & \hline \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \mathrm{ID}) \\ & 00,11) \\ & \hline \end{aligned}$ | $L_{\text {OUT }}$ | 20 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & \text { (CODE ID 10) } \end{aligned}$ | $L_{\text {LEUT }}$ | 20 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 16 | 0 |
| DIAG MODE | LE OUT | 23 | 0 |
| CODE $\mathrm{ID}_{0,1}$ | LE ${ }_{\text {OUT }}$ | 23 | 0 |
| LE IN | LE OUT | 31 | 0 |
| DATA $_{0-31}$ | LE ${ }_{\text {DIAG }}$ | 6 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0-3}$ | DATA $_{0-31}$ | 10 | 27 | 10 | 23 |
| $\overline{\mathrm{OE}}_{\mathrm{SC}}$ | $\mathrm{SC}_{0-7}$ | 10 | 28 | 10 | 24 |

MINIMUM PULSE WIDTHS

| LE $_{\text {IN }}$, LE $_{\text {OUT }}$, LE | 12 |
| :--- | :--- |



Figure 7.

## IDT49C460 AC ELECTRICAL CHARACTERISTICS

## (Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT49C460 over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ military temperature range. All times are in nanoseconds and are measured between the 1.5 V signal level. The inputs switch between OV and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC load. $V_{C C}$ equal to $+5.0 \mathrm{~V} \pm 10 \%$.

COMBINATIONAL PROPAGATION DELAYS
$C_{L}=50 \mathrm{pF}$

| FROM INPUT | TO OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{S C}_{0-7}$ | DATA ${ }_{0-31}$ | ERROR | MULT ERROR |
| DATA $_{0-31}$ | 40 | 52 | 44 | 48 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \operatorname{ID} 00,11) \end{aligned}$ | 25 | 49 | 29 | 34 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \text { ID 10) } \end{aligned}$ | 25 | 33 | 29 | 32 |
| GENERATE | 32 | 34 | 24 | 24 |
| CORRECT <br> (Not Internal Control Mode) | - | 34 | - | - |
| DIAG MODE (Not Internal Control Mode) | 26 | 38 | 30 | 36 |
| CODE $1 \mathrm{D}_{0,1}$ | 28 | 38 | 32 | 38 |
| $\mathrm{LE}_{\text {IN }}$ (From latched to transparent) | 40 | 54 | 44 | 48 |
| $\mathrm{LE}_{\text {OUT }}$ (From latched to transparent) | - | 20 | - | - |
| LE <br> (From latched to transparent; Not Internal Control Mode) | 24 | 42 | 29 | 33 |
| Internal Control Mode: LE ${ }_{\text {DIAG }}$ (From latched to transparent) | 25 | 47 | 29 | 36 |
| Internal Control <br> Mode: DATA ${ }_{0-31}$ <br> (Via Diagnostic Latch) | 25 | 47 | 30 | 37 |

NOTE:

1. DATA $_{I N}$ (or $L E_{I N}$ ) to Correct Data Out measurement requires timing as shown in Figure 8 below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| FROM INPUT | $\begin{gathered} \text { TO } \\ \text { (LATCHING } \\ \text { UP DATA) } \end{gathered}$ | SET-UP TIME | HOLD TIME |
| :---: | :---: | :---: | :---: |
| DATA $_{0-31}$ | $L E_{\text {IN }}$ | 6 | 4 |
| $\mathrm{CB}_{0-7}$ | $L E_{\text {IN }}$ | 5 | 4 |
| DATA $_{0-31}$ | LE ${ }_{\text {OUT }}$ | 36 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & (\mathrm{CODE} \text { ID) } \\ & 00,11) \\ & \hline \end{aligned}$ | $L_{\text {OUT }}$ | 24 | 0 |
| $\begin{aligned} & \mathrm{CB}_{0-7} \\ & \text { (CODE ID 10) } \end{aligned}$ | LE ${ }_{\text {OUT }}$ | 24 | 0 |
| CORRECT | LE ${ }_{\text {OUT }}$ | 20 | 0 |
| DIAG MODE | LE ${ }_{\text {OUT }}$ | 28 | 0 |
| CODE $\mathrm{ID}_{0,1}$ | LE ${ }_{\text {OUT }}$ | 28 | 0 |
| LE ${ }_{\text {IN }}$ | LE OUT | 37 | 0 |
| DATA $_{0-31}$ | LE DIAG | 6 | 3 |

## OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with $C_{L}=5 p F$ and measured to 0.5 V change of output voltage level.

| INPUT | OUTPUT | ENABLE |  | DISABLE |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |
| $\overline{\mathrm{OE}}_{\mathrm{BYTE}}^{0-3}$ |  |  |  |  |
|  | DATA $_{0-31}$ | 10 | 29 | 10 | 25 |
| $\overline{\mathrm{OE}}_{\mathrm{SC}}$ | $\mathrm{SC}_{0-7}$ | 10 | 30 | 10 | 26 |

## MINIMUM PULSE WIDTHS

| LE $_{\text {IN }}$, LE $_{\text {OUT }}$, LE $_{\text {DIAG }}$ | 15 |
| :--- | :--- |



Figure 8.

## INPUT/OUTPUT INTERFACE CIRCUIT



MSD39C60-011
Figure 9. Input Structure (All Inputs)

## TEST LOAD CIRCUITS



MSD39C60-013
Figure 11. Output Load Circuit

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER( ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.


Figure 10. Output Structure

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Fig. 11 |

## MICROSLICE ${ }^{\text {™ }}$ Ordering Information

| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. | ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT39C01CP | C | P40 | Com'l. | IDT39C09AP | A | P28 | Com'l. |
| IDT39C01CD |  | D40-2 |  | IDT39C09AD |  | D28-1 |  |
| IDT39C01CC |  | D40-1 |  | +DT39C09AL |  | L28-3 |  |
| IDT39C01CL |  | L44 |  | IDT39C09ADB |  | D28-1 | Mil. |
| IDT39C01CF |  | F42 |  | IDT39C09ALB |  | L28-3 |  |
| IDT39C01CDB |  | D40-2 | Mil. | IDT39C09BP | A | P28 | Com'l. |
| IDT39C01CCB |  | D40-1 |  | IDT39C09BD |  | D28-1 |  |
| IDT39C01CLB |  | L44 |  | IDT39C09BL |  | L28-3 |  |
| IDT39C01CFB |  | F42 |  | IDT39C09BDB |  | D28-1 | Mil. |
| IDT39C01DP | D | P40 | Com'l. | IDT39C09BLB |  | L28-3 |  |
| IDT39C01DD |  | D40-2 |  |  |  |  |  |
| IDT39C01DC |  | D40-1 |  | IDT39C10BP | B | P40 | Com'l. |
| IDT39C01DL |  | L44 |  | IDT39C10BD |  | D40-1 |  |
| IDT39C01DF |  | F42 |  | IDT39C10BC |  | D40-2 |  |
| IDT39C01DDB |  | D40-2 | Mil. | IDT39C10BL |  | L44 |  |
| IDT39C01DCB |  | D40-1 |  | IDT39C10BF |  | F42 |  |
| IDT39C01DLB |  | L44 |  | IDT39C10BDB |  | D40-1 | Mil. |
| IDT39C01DFB |  | F42 |  | IDT39C10BCB |  | D40-2 |  |
| IDT39C01EP | E | P40 | Com'l. | IDT39C10BLB |  | L44 |  |
| IDT39C01ED |  | D40-2 |  | IDT39C10BFB |  | F42 |  |
| IDT39C01EC |  | D40-1 |  | IDT39C10CP | B | P40 | Com'l. |
| IDT39C01EL |  | L44 |  | IDT39C10CD |  | D40-1 |  |
| IDT39C01EF |  | F42 |  | IDT39C10CC |  | D40-2 |  |
| IDT39C01EDB |  | D40-2 | Mil. | IDT39C10CL |  | L44 |  |
| IDT39C01ECB |  | D40-1 |  | IDT39C10CF |  | F42 |  |
| IDT39C01ELB |  | L44 |  | IDT39C10CDB |  | D40-1 | Mil. |
| IDT39C01EFB |  | F42 |  | IDT39C10CCB |  | D40-2 |  |
|  |  |  |  | IDT39C10CLB |  | L44 |  |
| IDT39C02AD | A | D16 | Com'l. | IDT39C10CFB |  | F42 |  |
| IDT39C02AL |  | L20-2 |  |  |  |  |  |
| IDT39C02ADB |  | D16 | Mil. | IDT39C11AP | A | P20 | Com'l. |
| IDT39C02ALB |  | L20-2 |  | IDT39C11AD |  | D20 |  |
|  |  |  |  | IDT39C11AL |  | L20-2 |  |
| IDT39C03AP | A | P48 | Com'l. | IDT39C11ADB |  | D20 | Mil. |
| IDT39C03AC |  | D48 |  | IDT39C11ALB |  | L20-2 |  |
| IDT39C03AL |  | L52 |  | IDT39C11BP | B | P20 | Com'l. |
| IDT39C03ACB |  | D48 | Mil. | IDT39C11BD |  | D20 |  |
| IDT39C03ALB |  | L52 |  | IDT39C11BL |  | L20-2 |  |
| IDT39C03BP | B | P48 | Com'l. | IDT39C11BDB |  | D20 | Mil. |
| IDT39C03BC |  | D48 |  | IDT39C11BLB |  | L20-2 |  |
| IDT39C03BL |  | L52 |  |  |  |  |  |
| IDT39C03BCB |  | D48 | Mil. | IDT39C203C | - | D48-1 | Com'l. |
| IDT39C03BLB |  | L52 |  | IDT39C203L |  | L52 |  |
|  |  |  |  | IDT39C203CB |  | D48-1 | Mil. |
|  |  |  |  | IDT39C203LB |  | L52 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT39C203AC | A | D48-1 | Com'l. |
| IDT39C203AL |  | L52 |  |
| IDT39C203ACB |  | D48-1 | Mil. |
| IDT39C203ALB |  | L52 |  |
| IDT39C60P | - | P48 | Com'l. |
| IDT39C60C |  | D48-1 |  |
| IDT39C60XC |  | D48-2 |  |
| IDT39C60L |  | L48, L52 |  |
| IDT39C60CB |  | D48-1 | Mil. |
| IDT39C60XCB |  | D48-2 |  |
| IDT39C60LB |  | L48, L52 |  |
| IDT39C60AP | A | P48 | Com'l. |
| IDT39C60AC |  | D48-1 |  |
| IDT39C60AXC |  | D48-2 |  |
| IDT39C60AL |  | L48, L52 |  |
| IDT39C60ACB |  | D48-1 | Mil. |
| IDT39C60AXCB |  | D48-2 |  |
| IDT39C60ALB |  | L48, L52 |  |
| IDT39C60-1P | -1 | P48 | Com'l. |
| IDT39C60-1C |  | D48-1 |  |
| IDT39C60-1XC |  | D48-2 |  |
| IDT39C60-1L |  | L48, L52 |  |
| IDT39C60-1CB |  | D48-1 | Mil. |
| IDT39C60-1XCB |  | D48-2 |  |
| IDT39C60-1LB |  | L48, L52 |  |
| IDT39C705AD | A | D28-1 | Com'l. |
| IDT39C705AC |  | D28-3 |  |
| IDT39C705AL |  | L28-1 |  |
| IDT39C705ADB |  | D28-1 | Mil. |
| IDT39C705ACB |  | D28-3 |  |
| IDT39C705ALB |  | L28-1 |  |
| IDT39C705BD | B | D28-1 | Com'l. |
| IDT39C705BC |  | D28-3 |  |
| IDT39C705BL |  | L28-1 |  |
| IDT39C705BDB |  | D28-1 | Mil. |
| IDT39C705BCB |  | D28-3 |  |
| IDT39C705BLB |  | L28-1 |  |
| IDT39C707D | - | D28-1 | Com'l. |
| IDT39C707C |  | D28-3 |  |
| IDT39C707L |  | L28-1 |  |
| IDT39C707DB |  | D28-1 | Mil. |
| IDT39C707CB |  | D28-3 |  |
| IDT39C707LB |  | L28-1 |  |
| IDT39C707AD | A | D28-1 | Com'l. |
| IDT39C707AC |  | D28-3 |  |
| IDT39C707AL |  | L28-1 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT39C707ADB | A | D28-1 | Mil. |
| IDT39C707ACB |  | D28-3 |  |
| IDT39C707ALB |  | L28-1 |  |
| IDT49C25 | Consult Factory |  |  |
| IDT49C401C | - | D64 | Com'l |
| IDT49C401CB |  |  | Mil. |
| IDT49C401AC | A |  | Com'l. |
| IDT49C401ACB |  |  | Mil. |
| IDT49C402XC | - | D68 | Com'l. |
| IDT49C402G |  | G68 |  |
| IDT49C402L |  | L68-1 |  |
| IDT49C402XL |  | L68-2 |  |
| IDT49C402XCB |  | D68 | Mil. |
| IDT49C402GB |  | G68 |  |
| IDT49C402LB |  | L68-1 |  |
| IDT49C402XLB |  | L68-2 |  |
| IDT49C402AXC | A | D68 | Com'l. |
| IDT49C402AG |  | G68 |  |
| IDT49C402AL |  | L68-1 |  |
| IDT49C402AXL |  | L68-2 |  |
| IDT49C402AXCB |  | D68 | Mil. |
| IDT49C402AGB |  | G68 |  |
| IDT49C402ALB |  | L68-1 |  |
| IDT49C402AXLB |  | L68-2 |  |
| IDT49C403/A | Consult Factory |  |  |
| IDT49C404 | Consult Factory |  |  |
| IDT49C410J | - | J52 | Com'l. |
| IDT49C410C |  | D48-1 |  |
| IDT49C410XC |  | D48-2 |  |
| IDT49C410L |  | L48 |  |
| IDT49C410CB |  | D48-1 | Mil. |
| IDT49C410XCB |  | D48-2 |  |
| IDT49C410LB |  | L48 |  |
| IDT49C410AJ | A | J52 | Com'l. |
| IDT49C410AC |  | D48-1 |  |
| IDT49C410AXC |  | D48-2 |  |
| IDT49C410AL |  | L48 |  |
| IDT49C410ACB |  | D48-1 | Mil. |
| IDT49C410AXCB |  | D48-2 |  |
| IDT49C410ALB |  | L48 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT49C460XC | - | D68 | Com'l. |
| IDT49C460G |  | G68 |  |
| IDT49C460L |  | L68-1 |  |
| IDT49C460XL |  | L68-2 |  |
| IDT49C460XCB |  | D68 | Mil. |
| IDT49C460GB |  | G68 |  |
| IDT49C460LB |  | L68-1 |  |
| IDT49C460XLB |  | L68-2 |  |
| IDT49C460AXC | A | D68 | Com'l. |
| IDT49C460AG |  | G68 |  |
| IDT49C460AL |  | L68-1 |  |
| IDT49C460AXL |  | L68-2 |  |
| IDT49C460AXCB |  | D68 | Mil. |
| IDT49C460AGB |  | G68 |  |
| IDT49C460ALB |  | L68-1 |  |
| IDT49C460AXLB |  | L68-2 |  |



Integrated<br>Device<br>Technology

## Digital Signal Processing (DSP)

## DIGITAL SIGNAL PROCESSING PRODUCTS TABLE OF CONTENTS

CONTENTS PAGE
Digital Signal Processing (DSP)
IDT7201A/02A $512 x 9$ \& 1024x9 Half-Full Flag FIFO ..... 4-1
IDT7201/02 512x9 \& 1024x9 Parallel In-Out FIFO ..... 4-11
IDT7203/04IDT72064/65IDT7209
IDT7210/43$2 \mathrm{Kx9}$ \& 4Kx9 Parallel In-Out FIFO4-21
64-Bit Floating Point ..... 4-31
12×12 Parallel Multiplier-Accumulator ..... 4-35
16x16 Parallel Multiplier-Accumulator ..... 4-42
IDT72103/04 2 Kx 9 \& 4Kx9 Half-Full Flag FIFO ..... 4-50
IDT7212/13 $12 \times 12$ Parallel Multiplier ..... 4-52IDT7216/17
$16 \times 16$ Parallel Multiplier ..... 4-61
IDT72264/65 64-Bit Floating Point ..... 4-71
IDT72401/02/03/04 $64 \times 4$ \& 64x5 Parallel In-Out FIFO ..... 4-75
IDT72413 Parallel 64x5 FIFO ..... 4-77
Ordering Information ..... 4-78


## FEATURES:

- First-In, First-Out dual port memory
- $512 \times 9$ organization (IDT7201A)
- $1024 \times 9$ organization (IDT7202A)
- Low power consumption
- Ultra high speed -45 ns cycle time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- IDT7201A pin and functionally compatible with Mostek MK4501 but with half-full flag capability
- IDT7202A allows for deep word structure (1024) without expansion
- Half-full flag capability in single device mode
- Master/slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and full warning flags
- Auto retransmit capability
- High-performance 1.2 micron CEMOS ${ }^{\text {w }}$ II technology
- Available in Plastic DIP, CERDIP and LCC
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7201A/7202A is a dual port memory that utilizes a special First-In, First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.
The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ $(\overline{\mathrm{R}})$ pins. The device has a read/write cycle time of $45 \mathrm{~ns}(22 \mathrm{MHz})$.

The device utilizes a 9 -bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also featues a RETRANSMIT ( $\overline{\mathrm{RT}}$ ) capability that allows for reset of the read pointer to its initial position when $\overline{\mathrm{RT}}$ is pulsed low to allow for retransmission from the beginning of data. A half-full flag is available in the single device mode and width expansion modes.
The IDT7201A/7202A is fabricated using the high speed CEMOS II, 1.2 micron technology and is available in DIPs and LCCs screened to MIL-STD-883, Method 5004. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $1024 \times 9$ organization of the IDT7202A allows a 1024 deep word structure without the need for expansion.

## PIN CONFIGURATIONS



PLCC \& LCC TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. TYP. MAX. | UNIT | NOTES |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{\mathrm{CC}}$ | Military <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V | - |
| $\mathrm{V}_{\mathrm{CC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V | - |
| GND | Supply Voltage | 0 | 0 | 0 | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High <br> Voltage <br> Commercial | 2.0 | - | - | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High <br> Voltage <br> Military | 2.2 | - | - | V | - |
|  | Input Low <br> Voltage <br> Commercial <br> \& Military | - | - | 0.8 | V | 1 |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7201SA/LA IDT7202SA/LA COMMERCIAL$T_{A}=35 \mathrm{~ns}$ |  |  | $\begin{aligned} & \text { IDT7201SA/LA } \\ & \text { IDT7202SA/LA } \\ & \text { MILITARY } \\ & \text { TA }_{\mathrm{A}}=40 \mathrm{~ns} \end{aligned}$ |  |  | IDT7201SA/LA IDT7202SA/LA COMMERCIAL$\begin{gathered} T_{A}=50,65, \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | IDT7201SA/LA IDT7202SA/LA MILITARY$\begin{gathered} \mathrm{T}_{\mathrm{A}}=50,65, \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |  |
| $I_{\text {LI }}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ | 1 |
| ILO | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ | 2 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V | - |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic " 0 " Voltage $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V | - |
| ${ }^{\text {CC1 }}$ | Average $\mathrm{V}_{\mathrm{Cc}}$ Power Supply Current | - | - | 100 | - | - | 120 | - | 50 | 80 | - | 70 | 100 | mA | 3 |
| $\mathrm{I}_{\text {CC2 }}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{RT}=\mathrm{V}_{\mathrm{IH}}\right)$ | - | - | 15 | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA | 3 |
| $\mathrm{ICC3}^{(L)}$ | Power Down Current <br> (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | - | - | 500 | - | - | 900 | - | - | 500 | - | - | 900 | $\mu \mathrm{A}$ | 3 |
| $\mathrm{I}_{\mathrm{Cc} 3}(\mathrm{~S})$ | Power Down Current <br> (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | - | - | 5 | - | - | 9 | - | - | 5 | - | - | 9 | mA | 3 |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$
2. $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{GC}}$.
3. $I_{C C}$ measurements are made with outputs open.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | COM'L <br> 7201A/2A-35 <br> MIN. MAX. |  | MILITARY <br> 7201A/2A-40 <br> MIN. MAX. |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { 7201A/2A-50 } \\ & \text { MIN. MAX. } \end{aligned}$ | 7201A/2A-65 MIN. MAX. |  | 7201A/2A-80 <br> MIN. MAX. |  | 7201A/2A-120 MIN. MAX. |  | UNITS |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 45 | - |  |  | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{A}$ | Access Time | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RPW }}$ | Read Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low $Z^{(3)}$ | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {wLZ }}$ | Write Pulse High to Data Bus at Low $Z^{(3,4)}$ | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {DV }}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {RHZ }}$ | Read Pulse High to Data Bus at High $Z^{(3)}$ | - | 20 | - | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| ${ }_{\text {twc }}$ | Write Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {WPW }}$ | Write Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {DS }}$ | Data Setup Time | 18 | - | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| $t_{\text {DH }}$ | Data Hold Time | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RS }}$ | Reset Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RSR }}$ | Reset Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RTC }}$ | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RT }}$ | Retransmit Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{EFL}}$ | Reset to Empty Flag Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\mathrm{HFH}, \mathrm{FFH}}$ | Reset to Half \& Full Flag High | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $t_{\text {REF }}$ | Read Low to Empty Flag Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {RFF }}$ | Read High to Full Flag High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WEF }}$ | Write High to Empty Flag High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| ${ }^{\text {W WFF }}$ | Write Low to Full Flag Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WHF }}$ | Write Low to Half-Full Flag Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {RHF }}$ | Read High to Half-Full Flag High | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |

## NOTES:

1. Timings referenced as in AC Test Conditions
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.


CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

4. Only applies to read data flow through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

1. This parameter is sampled and not $100 \%$ tested.

## NOTE:

Generating $\overline{\mathrm{R}} / \overline{\mathrm{W}}$ Signals - When using these high-speed FIFO devices, it is necessary to have clean inputs on the $\bar{R}$ and $\bar{W}$ signals. It is important to not have glitches, spikes or ringing on the $\bar{R}, \bar{W}$ (that violate the $V_{I L}, V_{I H}$ requirements); although the minimum pulse width low for the $\bar{R}$ and $\bar{W}$ are specified in tens of nanosecond, a glitch of 5 ns can affect the read or write pointer and cause it to increment.

## SIGNAL DESCRIPTIONS:

## INPUTS:

## DATA IN (DO-D8)

Data inputs for 9-bit wide data.

## CONTROLS:

## RESET ( $\overline{\text { RS }}$ )

Reset is accomplished whenever the RESET ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE $(\overline{\mathrm{R}})$ and WRITE ENABLE $(\overline{\mathrm{W}})$ inputs must be in the high state during the window shown in Figure 2; i.e., $t_{\text {RPW }}$ or $t_{\text {WPW }}$ before the rising edge of $\overline{\mathrm{RS}}$, and should not change until $t_{\text {RSR }}$ after the rising edge of $\overline{\text { RS }}$. HALF-FULL FLAG ( $\overline{\mathrm{HF}}$ ) will be reset to high after master RESET ( $\overline{\mathrm{RS}}$ ).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the FULL FLAG (FF) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the WRITE ENABLE $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
After half of the memory is filled, and at the falling edge of the next write operation, the HALF-FULL FLAG ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF-FULL FLAG $(\overline{\mathrm{HF}})$ is then reset by the rising edge of the read operation.
To prevent data overflow, the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG (FF) will go high after $t_{\text {RFF }}$, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of the READ ENABLE $(\overline{\mathrm{R}})$ provided the EMPTY FLAG $(\overline{\mathrm{EF}})$ is not set. The data is accessed on a First-In, First-Out basis independent of any ongoing write operations. After READ ENABLE ( $\overline{\mathrm{R}})$ goes high, the Data Outputs (Q0 through Q8) will return to a high impedance condition until the next READ operation. When all the data has been read from the FIFO, the EMPTY FLAG ( $\overline{E F}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG ( $\overline{E F}$ ) will go high after $t_{\text {WEF }}$, and a valid READ can
then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$, so external changes in $\overline{\mathrm{R}}$ will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT ( $\overline{\text { FL/ } / \overline{R T}}$ )

This is a dual purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded. (See Operating Modes.) In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the EXPANSION IN (XI).
The IDT7201A/2A can be made to retransmit data when the RETRANSMIT ENABLE CONTROL ( $\overline{\mathrm{RT}}$ ) input is pulsed Iow. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. READ ENABLE ( $\overline{\mathrm{R}})$ and WRITE ENABLE $(\bar{W})$ must be in the high state during retransmit. This feature is useful when less than $512 / 1024$ writes are performed between resets. The retransmit feature is not compatible with Depth Expansion Mode and will affect HALF-FULL FLAG ( $\overline{\mathrm{HF}}$ ) depending on the relative locations of the read and write pointers.

## EXPANSION IN ( $\overline{\mathbf{X I I}})$

This input is a dual purpose pin. EXPANSION IN $(\overline{X I})$ is grounded to indicate an operation in the single device mode. EXPANSION IN (XI) is connected to EXPANSION OUT ( $\overline{\mathrm{XO}}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS:

## FULL FLAG ( $\overline{\text { FF }}$ )

The FULL FLAT ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indicating that the device is full. if the read pointer is not moved after RESET ( $\overline{\mathrm{RS}}$ ), the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low after 512 writes for the IDT7201A and 1024 writes for the IDT7202A.

## EXPANSION OUT/HALF-FULL FLAG ( $\overline{\text { XO }} / \overline{\mathbf{H F}}$ )

This is a dual purpose output. In the single device mode, when EXPANSION IN $(\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the HALF-FULL FLAG (产) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF-FULL FLAG ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, EXPANSION IN ( $\overline{\mathrm{XI}})$ is connected to EXPANSION OUT ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.



Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read
DSP7201-007


Figure 5. Empty Flag From Last Read to First Write


NOTES:
DSP7201-009

1. $t_{R T C}=t_{R T}+t_{R T R}$.
2. $\overline{\mathrm{EF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at $\mathrm{t}_{\text {RTC }}$.

Figure 6. Retransmit


1. $\left(t_{\text {RPE }}=t_{\text {RPW }}\right)$.

Figure 7. Empty Flag Timing


NOTE:

1. ( $t_{\text {WPF }}=t_{\text {WPW }}$ ).

Figure 8. Full Flag Timing


Figure 9. Half-Full Flag Timing

## DATA OUTPUTS (Q0-Q8)

Data outputs for 9 -bit wide data. This output is in a high impedance condition whenever READ $\overline{(R)}$ is in a high state.

## OPERATING MODES:

## SINGLE DEVICE MODE

A single IDT7201A/2A may be used when the application requirements are for $512 / 1024$ words or less. The IDT7201A/2A is in a Single Device Configuration when the EXPANSION IN (XI) control input is grounded. (See Figure 10.) In this mode the HALF-FULL FLAG ( $\overline{\mathrm{HF}}$ ), which is an active low output, is shared with EXPANSION OUT (XO).


Figure 10. Block Diagram of Single $512 \times 9 / 1024 \times 9$ FIFO


NOTES:
Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}, \overline{\mathrm{EF}}$, and the $\overline{\mathrm{HF}}$ signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 11. Block Diagram of $512 \times 18 / 1024 \times 18$ FIFO Memory Used in Width Expansion Mode

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 11 demonstrates an 18-bit word width by using two IDT7201A/2As. Any word width can be attained by adding additional IDT7201A/2As.

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT7201A/2A can easily be adapted to applications when the requirements are for greater than 512/1024 words. Figure 12 demonstrates Depth Expansion using three IDT7201A/2As. Any depth can be attained by adding additional IDT7201A/2As. The IDT7201A/2A operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the FIRST LOAD ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The EXPANSION OUT $\overline{(X O)}$ pin of each device must be tied to the EXPANSION IN $(\overline{\mathrm{XI}})$ pin of the next device. See Figure 12.
4. External logic is needed to generate a composite FULL FLAG $(\overline{F F})$ and EMPTY FLAG $(\overline{\mathrm{EF}})$. This requires the ORing of all $\overline{\mathrm{EF}}$ and ORing of all FFs (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 12.
5. The RETRANSMIT ( $\overline{\mathrm{RT}}$ ) function and HALF-FULL FLAG ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays. (See Figure 13.)

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7201A/2As as is shown in Figure 14. Care must be taken to assure that the appropriate flag is monitored by each system; (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{\mathrm{EF}}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted, a read flowthrough and write flow-through mode. For the read flow-through mode (Figure 15), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $t_{\text {WEF }}+t_{A}$ )ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\bar{R}$ line is raised from low-to-high, after which the bus would go into a three-state mode after $\mathrm{t}_{\mathrm{RHZ}} \mathrm{ns}$. The $\overline{\mathrm{EF}}$ line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that $\bar{R}$ was low, more words can be written to the FIFO (the subsequent writes after the first write edge would de-assert the empty flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when $\bar{R}$ is low. On toggling $\overline{\mathrm{R}}$, the other words that were written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 16), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\bar{R}$ line causes the $\overline{\mathrm{FF}}$ to be de-asserted but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data in the FIFO and to increment the write pointer.

## TRUTH TABLES

TABLE I - RESET AND RETRANSMIT SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{R T}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathbf{E F}}$ | $\overline{\mathbf{F F}}$ | $\overline{\mathbf{H F}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

NOTE:

1. Pointer will increment if flag is high.

TABLE II - RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{F L}}$ | $\overline{\mathbf{X I}}$ | Read Pointer | Write Pointer | $\overline{\text { EF }}$ | $\overline{\mathbf{F F}}$ |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 |  |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | $X$ | $X$ | $X$ | $X$ |

## NOTES:

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
$\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output. $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output.


Figure 12. Block Diagram of 1536x9/3072x9 FIFO Memory (Depth Expansion)


NOTES:
DSP7201-016

1. For depth expansion block see DEPTH EXPANSION Section and Figure 12
2. For Flag detection see WIDTH EXPANSION Section and Figure 11.

Figure 13. Compound FIFO Expansion


Figure 14. Bidirectional FIFO Mode



CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO $512 \times 9$-BIT \& $1024 \times 9$-BIT

## FEATURES:

- First-In, First-Out dual port memory
- $512 \times 9$ organization (IDT7201)
- $1024 \times 9$ organization (IDT7202)
- Low power consumption
- Ultra high speed $-45 n$ s cycle time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- IDT7201 pin and functionally compatible with Mostek MK4501
- IDT7202 allows for deep word structure (1024) without expansion
- Master/slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and full warning flags
- Auto retransmit capability
- High-performance CEMOS ${ }^{\text {™ }}$ technology
- Available in Plastic DIP, CERDIP and LCC
- Military product available 100\% screened to MIL-STD-883, Class B

NOTE: No Half-Full Flag on these devices. For Half-Full Flag see IDT7201SA/LA and IDT7202SA/LA data sheet.

## DESCRIPTION:

The IDT7201/7202 is a dual port memory that utilizes a special First-In, First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\overline{\mathrm{W}})$ and READ $(\overline{\mathrm{R}})$ pins. The device has a read/write cycle time of $45 \mathrm{~ns}(22 \mathrm{MHz})$.

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also featues a RETRANSMIT ( $\overline{\mathrm{RT}}$ ) capability that allows for reset of the read pointer to its initial position when $\overline{\mathrm{RT}}$ is pulsed low to allow for retransmission from the beginning of data.

The IDT7201/7202 is fabricated using IDT's high-speed CEMOS technology and is available in DIPs and LCCs screened to MIL-STD-883, Method 5004. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $1024 \times 9$ organization of the IDT7202 allows a 1024 deep word structure without the need for expansion.

## PIN CONFIGURATIONS



DSP7201-001
DIP TOP VIEW



DSP7201.002

PLCC \& LCC TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{\mathrm{CC}}$ | Military <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V | - |
| $\mathrm{V}_{\mathrm{CC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V | - |
| GND | Supply Voltage | 0 | 0 | 0 | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High <br> Voltage <br> Commercial | 2.0 | - | - | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High <br> Voltage <br> Military | 2.2 | - | - | V | - |
|  | Input Low <br> Voltage <br> Commercial <br> \& Military | - | - | 0.8 | V | 1 |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7201S/L IDT7202S/L COMMERCIAL$T_{A}=35 \mathrm{~ns}$ |  |  | IDT7201S/L IDT7202S/L MILITARY $T_{A}=40 n s$ |  |  | IDT7201S/L IDT7202S/L COMMERCIAL$\begin{gathered} T_{A}=50,65, \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | IDT7201S/L IDT7202S/L MILITARY$\begin{gathered} T_{A}=50,65, \\ 80,120 \mathrm{~ns} \end{gathered}$ |  |  | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {LI }}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ | 1 |
| ILO | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ | 2 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V | - |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic " 0 " Voltage $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V | - |
| $\mathrm{I}_{\text {CC1 }}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current | - | - | 100 | - | - | 120 | - | 50 | 80 | - | 70 | 100 | mA | 3 |
| ${ }^{\text {C CC2 }}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{RT}=\mathrm{V}_{1 \mathrm{H}}\right)$ | - | - | 15 | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA | 3 |
| $\mathrm{ICC3}^{(L)}$ | Power Down Current (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | - | - | 500 | - | - | 900 | - | - | 500 | - | - | 900 | $\mu \mathrm{A}$ | 3 |
| $\mathrm{ICC3}^{(S)}$ | Power Down Current <br> (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | - | - | 5 | - | - | 9 | - | - | 5 | - | - | 9 | mA | 3 |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$.
2. $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$.
3. I CC measurements are made with outputs open.

AC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | COM'L. |  | MILITARY |  | MILITARY AND COMMERCIAL |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 7201/2-35 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | 7201/2-40 MIN. MAX. |  | 7201/2-50 MIN. MAX. |  | 7201/2-65 <br> MIN. MAX. |  | 7201/2-80MIN. MAX. |  | $\begin{aligned} & \text { 7201/2-120 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNITS |
| $t_{\text {RC }}$ | Read Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{A}$ | Access Time | - | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| $t_{\text {RR }}$ | Read Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RPW }}$ | Read Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low $\mathbf{Z}^{(3)}$ | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {WLZ }}$ | Write Pulse High to Data Bus at Low $Z^{(3,4)}$ | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| ${ }_{t}{ }_{\text {V }}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {RHZ }}$ | Read Pulse High to Data Bus at High $Z^{(3)}$ | - | 20 | - | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| $t_{\text {wc }}$ | Write Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| ${ }^{\text {W }}$ WW | Write Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| ${ }^{\text {t }}$ D | Data Setup Time | 18 | - | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| $t_{\text {DH }}$ | Data Hold Time | 0 | - | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {RSC }}$ | Reset Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $t_{\text {RS }}$ | Reset Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {RTC }}$ | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| $\mathrm{t}_{\text {RT }}$ | Retransmit Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {EFL }}$ | Reset to Empty Flag Low | - | 45 | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read Low to Empty Flag Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $\mathrm{t}_{\text {RFF }}$ | Read High to Full Flag High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WEF }}$ | Write High to Empty Flag High | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| $t_{\text {WFF }}$ | Write Low to Full Flag Low | - | 30 | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |

## NOTES:

1. Timings referenced as in $A C$ Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right.$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.


DSP7201-004
*Includes jig and scope capacitances.
Figure 1. Output Load.

## NOTE:

Generating $\overline{\mathrm{R}} / \overline{\mathrm{W}}$ signals - When using these high-speed FIFO devices, it is necessary to have clean inputs on the $\bar{R}$ and $\bar{W}$ signals. It is important to not have glitches, spikes or ringing on the $\bar{R} \bar{W}$ (that violate the $V_{I L}, V_{I H}$ requirements), although the minimum pulse width low for the $\bar{R}$ and $\bar{W}$ are specified in tens of nanosecond, a glitch of 5 ns can affect the read or write pointer and cause it to increment.

## SIGNAL DESCRIPTIONS: INPUTS:

## DATA IN (D0-D8)

Data inputs for 9 -bit wide data.

## CONTROLS

## RESET ( $\overline{\mathbf{R S}})$

Reset is accomplished whenever the RESET ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE $(\overline{\mathrm{R}})$ and WRITE ENABLE $(\overline{\mathrm{W}})$ inputs must be in the high state during the window shown in Figure 2; i.e., $\mathrm{t}_{\text {RPW }}$ or $\mathrm{t}_{\text {WPW }}$ before the rising edge of $\overline{\mathrm{RS}}$, and should not change until $\mathrm{t}_{\mathrm{RSR}}$ after the rising edge of $\overline{\mathrm{RS}}$.

## WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the FULL FLAG ( $\overline{\mathrm{FF}}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the WRITE ENABLE $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

To prevent data overflow, the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG (产) will go high after $t_{\text {RFF }}$, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of the READ ENABLE $(\overline{\mathrm{R}})$ provided the EMPTY FLAG ( $\overline{\mathrm{EF}})$ is not set. The data is accessed on a First-In, First-Out basis independent of any ongoing write operations. After READ ENABLE ( $\overline{\mathrm{R}})$ goes high, the Data Outputs (Q0 through Q8) will return to a high impedance condition until the next READ operation. When all the data has been read from the FIFO, the EMPTY FLAG ( $\overline{\mathrm{EF}}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG ( $\overline{E F}$ ) will go high after $t_{\text {WEF, }}$, and a valid READ can then begin. When the FIFO is empty, the internal read pointer is blocked from $\bar{R}$, so external changes in $\bar{R}$ will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT ( $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ )

This is a dual purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded. (See Operating Modes.) In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the EXPANSION IN ( $\overline{\mathrm{XI}})$.
The IDT7201/IDT7202 can be made to retransmit data when the RETRANSMIT ENABLE CONTROL ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. READ ENABLE ( $\overline{\mathrm{R}})$ and WRITE ENABLE $(\overline{\mathrm{W}})$ must be in the high state during retransmit. This feature is useful when less than 512/1024 writes are performed between resets.

## EXPANSION IN ( $\overline{\text { XI }})$

This input is a dual purpose pin. EXPANSION IN (位) is grounded to indicate an operation in the single device mode. EXPANSION IN $(\overline{\mathrm{XI}})$ is connected to EXPANSION OUT ( $\overline{\mathrm{XO}}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS:

FULL FLAG ( $\overline{F F}$ )
The FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indicating that the device is full. If the read pointer is not moved after RESET ( $\overline{\mathrm{RS}}$ ), the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low after 512 writes for the IDT7201 and 1024 writes for the IDT7202.

## EXPANSION OUT ( $\overline{\mathrm{XO}}$ )

In the Depth Expansion Mode, EXPANSION IN ( $\overline{\mathrm{XI}})$ is connected to EXPANSION OUT ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

## DATA OUTPUTS (Q0-Q8)

Data outputs for 9 -bit wide data. This output is in a high impedance condition whenever READ $(\overline{\mathrm{R}})$ is in a high state.

## NOTES:



[^5]

Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read
DSP7201-007


Figure 5. Empty Flag From Last Read to First Write


NOTES:

1. $t_{R T C}=t_{R T}+t_{R T R}$.
2. EF and FF may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at $\mathrm{t}_{\text {RTC }}$

Figure 6. Retransmit
$t_{\text {RPE }}$ : EFFECTIVE READ PULSE WIDTH AFTER EMPTY FLAG HIGH


Figure 7. Empty Flag Timing


NOTE:

1. ( $t_{\text {WPF }}=t_{\text {WPW }}$ ).

DSP7201-011

Figure 8. Full Flag Timing

## OPERATING MODES: SINGLE DEVICE MODE

A single IDT7201/IDT7202 may be used when the application requirements are for $512 / 1024$ words or less. The IDT7201/IDT7202 is in a Single Device Configuration when the EXPANSION IN ( $\overline{\mathrm{XI}}$ ) control input is grounded. (See Figure 9).


Figure 9. Block Diagram of Single 512x9/1024x9 FIFO

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$ ) can be detected from any one device. Figure 10 demonstrates an 18-bit word width by using two IDT7201/ IDT7202s. Any word width can be attained by adding additional IDT7201/IDT7202s.


## NOTES:

Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$, signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 10. Block Diagram of $512 \times 18 / 1024 \times 18$ FIFO Memory Used in Width Expansion Mode

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT7201/IDT7202 can easily be adapted to applications when the requirements are for greater than 512/1024 words. Figure 11 demonstrates Depth Expansion using three IDT7201/ IDT7202s. Any depth can be attained by adding additional IDT7201/IDT7202s. The IDT7201/IDT7202 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the FIRST LOAD ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the high state.
3. The EXPANSION OUT $(\overline{\mathrm{XO}})$ pin of each device must be tied to the EXPANSION IN ( $\overline{\mathrm{XI}})$ pin of the next device. See Figure 11.
4. External logic is needed to generate a composite FULL FLAG $(\overline{F F})$ and EMPTY FLAG ( $\overline{\mathrm{EF}}$ ). This requires the ORing of all $\overline{\mathrm{EF}}$ s and ORing of all $\overline{\mathrm{FF}}$ s (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 11.
5. The RETRANSMIT ( $\overline{\mathrm{RT}}$ ) function is not available in the Depth Expansion Mode.

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays. (See Figure 12.)

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7201/IDT7202s as is shown in Figure 13. Care must be taken to assure that the appropriate flag is monitored by each system; (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted - a read flow-through and a write flow-through mode. For the read flowthrough mode (Figure 14), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in $\left(\mathrm{t}_{\text {WEF }}+\mathrm{t}_{\mathrm{A}}\right) \mathrm{ns}$ after the rising edge of $\overline{\mathrm{W}}$, called the first write edge, and it remains on the bus until the $\bar{R}$ line is raised from low-to-high, after which the bus would go into a three-state mode after $\mathrm{t}_{\mathrm{RHZ}} \mathrm{ns}$. The EF line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that $\bar{R}$ was low, more words can be written to the FIFO (the subsequent writes after the first write edge would de-assert the empty flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when $\bar{R}$ is low. On toggling $\bar{R}$, the other words that were written to the FIFO will appear on the output bus as in the read cycle timings.
In a write flow-through mode (Figure 15), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\bar{R}$ line causes the $\overline{F F}$ to be de-asserted, but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, a new word is loaded into the FIFO. The $\bar{W}$ line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data into the FIFO and increment the write pointer.

## TRUTH TABLES

TABLE I - RESET AND RETRANSMIT -
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{R T}}$ | $\overline{\mathbf{X I}}$ | READ POINTER | WRITE POINTER | $\overline{\mathbf{E F}}$ | $\overline{\mathbf{F F}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X |
| Read/Write | $\mathbf{1}$ | $\mathbf{1}$ | 0 | Increment $^{(1)}$ | Increment $^{(1)}$ | X | X |

NOTE:

1. Pointer will increment if flag is high.

TABLE II - RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{F L}}$ | $\overline{\mathbf{X I}}$ | READ POINTER | WRITE POINTER | $\overline{\mathbf{E F}}$ | $\overline{\mathbf{F F}}$ |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTES:

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 11.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output. $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.


DSP7201-015
Figure 11. Block Diagram of 1536x9/3072x9 FIFO Memory (Depth Expansion)


NOTES:
DSP7201-016

1. For depth expansion block see DEPTH EXPANSION Section and Figure 11.
2. For detection see WIDTH EXPANSION Section and Figure 10.

Figure 12. Compound FIFO Expansion


Figure 13. Bidirectional FIFO Mode


Figure 14. Read Data Flow Through Mode


Figure 15. Write Data Flow Through Mode

CMOS PARALLEL

## DESCRIPTION:

The IDT7203/7204 is a dual port memory that utilizes a special First-In, First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ ( $\overline{\mathrm{R}})$ pins. The device has a read/write cycle time of $65 \mathrm{~ns}(15 \mathrm{MHz})$.

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a RETRANSMIT (RT) capability that allows for reset of the read pointer to its initial position when $\overline{\mathrm{RT}}$ is pulsed low to allow for retransmission from the beginning of data. A half-full flag is available in the single device mode and width expansion modes.

The IDT7203/7204 is fabricated using the high-speed CEMOS ${ }^{\text {TM }}$ II, 1.5 micron technology and is available in DIP and LCC screened to MIL-STD-883, Method 5004. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The $4096 \times 9$ organization for the IDT7204 allows a 4096 deep word structure without the need for expansion.

## PIN CONFIGURATIONS




## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.0 | 1.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V | - |
| $\mathrm{V}_{\mathrm{CCC}}$ | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V | - |
| GND | Supply Voltage | 0 | 0 | 0 | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High <br> Voltage <br> Commercial | 2.0 | - | - | V | - |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High <br> Voltage <br> Military | 2.2 | - | - | V | - |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low <br> Voltage <br> Commercial <br> \& Military | - | - | 0.8 | V | 1 |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS (Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7203S/L IDT7204S/L COMMERCIAL |  |  | IDT7203S/L IDT7204S/L MILITARY |  |  | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / 2$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ | 1 |
| IOL | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ | 2 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic " 1 " Voltage $\mathrm{I}_{\text {OUT }}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V | - |
| $\mathrm{V}_{\text {OI }}$ | Output Logic "0" Voltage $\mathrm{I}_{\text {OUT }}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V | - |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current | - | 75 | 120 | - | 100 | 150 | mA | 3 |
| ${ }^{\text {ccc2 }}$ | Average Standby Current $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RST}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)$ | - | 8 | 12 | - | 12 | 25 | mA | 3 |
| ${ }^{\text {cca }}$ (L) | Power Down Current (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | - | - | 2 | - | - | 4 | mA | 3 |
| ${ }^{\text {cca }}$ ( S ) | Power Down Current (All Input $=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ ) | - | - | 8 | - | - | 12 | mA | 3 |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {OUT }}$.
2. $\bar{R} \geq V_{I H}, 0.4 \leq V_{\text {OUT }} \leq V_{C C}$
3. I CC measurements are made with outputs open.

AC ELECTRICAL CHARACTERISTICS(1) (Commercial: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETERS | IDT7203/4-50 |  | IDT7203/4-65 |  | IDT7203/4-80 |  | IDT7203/4-120 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RC }}$ | Read Cycle Time | 65 | - | 80 | - | 100 | - | 140 | - | ns | - |
| $t_{A}$ | Access Time | - | 50 | - | 65 | - | 80 | - | 120 | ns | - |
| $\mathrm{t}_{\text {RR }}$ | Read Recovery Time | 15 | - | 15 | - | 20 | - | 20 | - | ns | - |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width | 50 | - | 65 | - | 80 | - | 120 | - | ns | 2 |
| $\mathrm{t}_{\mathrm{RLL}}$ | Read Pulse Low to Data Bus at Low $Z$ | 10 | - | 10 | - | 10 | - | 10 | - | ns | 3 |
| $t_{\text {wLz }}$ | Write Pulse High to Data Bus at Low Z | 15 | - | 15 | - | 20 | - | 20 | - | ns | 3 |
| $t_{\text {DV }}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | ns | - |
| $\mathrm{t}_{\mathrm{RHZ}}$ | Read Pulse High to Data Bus at High Z | - | 30 | - | 30 | - | 30 | - | 35 | ns | 3 |
| $t_{\text {wc }}$ | Write Cycle Time | 65 | - | 80 | - | 100 | - | 140 | - | ns | - |
| $t_{\text {WPW }}$ | Write Pulse Width | 50 | - | 65 | - | 80 | - | 120 | - | ns | 2 |
| $t_{\text {WR }}$ | Write Recovery Time | 15 | - | 15 | - | 20 | - | 20 | - | ns | - |
| $t_{\text {DS }}$ | Data Setup Time | 30 | - | 30 | - | 40 | - | 40 | - | ns | - |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time | 5 | - | 10 | - | 10 | - | 10 | - | ns | - |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 65 | - | 80 | - | 100 | - | 140 | - | ns | - |
| $t_{\text {RS }}$ | Reset Pulse Width | 50 | - | 65 | - | 80 | - | 120 | - | ns | 2 |
| $t_{\text {RSR }}$ | Reset Recovery Time | 15 | - | 15 | - | 20 | - | 20 | - | ns | - |
| $t_{\text {RTC }}$ | Retransmit Cycle Time | 65 | - | 80 | - | 100 | - | 140 | - | ns | - |
| $t_{\text {RT }}$ | Retransmit Pulse Width | 50 | - | 65 | - | 80 | - | 120 | - | ns | 2 |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 15 | - | 15 | - | 20 | - | 20 | - | ns | - |
| $\mathrm{t}_{\mathrm{EFL}}$ | Reset to Empty Flag Low | - | 65 | - | 80 | - | 100 | - | 140 | ns | - |
| $t_{\text {REF }}$ | Read Low to Empty Flag Low | - | 45 | - | 60 | - | 70 | - | 110 | ns | - |
| $t_{\text {RFF }}$ | Read High to Full Flag High | - | 45 | - | 60 | - | 70 | - | 110 | ns | - |
| $t_{\text {WEF }}$ | Write High to Empty Flag High | - | 45 | - | 60 | - | 70 | - | 110 | ns | - |
| $t_{\text {WFF }}$ | Write Low to Full Flag Low | - | 45 | - | 60 | - | 70 | - | 110 | ns | - |
| $t_{\text {WHF }}$ | Write Low to Half Full Flag Low | - | 65 | - | 80 | - | 100 | - | 140 | ns | - |
| $\mathrm{t}_{\text {RHF }}$ | Read High to Half Full Flag High | - | 65 | - | 80 | - | 100 | - | 140 | ns | - |

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)^{(1)}$

| SYMBOL | ITEM | CONDITIONS | MAX. | UNIT | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input <br> Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 7 | pF | 3 |
| $\mathrm{C}_{\text {OUT }}$ | Output <br> Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF | 2,3 |

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.
2. With output deselected.
3. Characterized values, not currently tested.

## SIGNAL DESCRIPTIONS: <br> INPUTS:

DATA IN (D0 - D8)
Data inputs for 9 -bit wide data.

## CONTROLS:

## RESET ( $\overline{\text { SS }}$ )

Reset is accomplished whenever the RESET ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE $(\overline{\mathrm{R}})$ and WRITE ENABLE $(\overline{\mathrm{W}})$ inputs must be in the high state during reset. HALF FULL FLAG ( $\overline{\mathrm{FF}})$ will be reset to high after master RESET ( $\overline{\mathrm{RS}}$ ).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the FULL FLAG ( $\overline{F F}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the WRITE ENABLE ( $\overline{\mathrm{W}}$ ). Data is stored in the RAM array sequentially and independently of any ongoing read operation.
After half of the memory is filled, and at the falling edge of the next write operation, the HALF FULL FLAG ( $\overline{\mathrm{HF}})$ will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF FULL FLAG ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.
To prevent data overflow, the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go high after $\mathrm{t}_{\text {RFF }}$, allowing a valid write to begin.

## READ ENABLE ( $\overline{\mathbf{R}})$

A read cycle is initiated on the falling edge of the READ ENABLE ( $\overline{\mathrm{R}}$ ) provided the EMPTY FLAG ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In, First-Out basis independent of any ongoing write operations. After READ ENABLE ( $\overline{\mathrm{R}})$ goes high, the Data Outputs (Q0 through Q8) will return to a high impedance condition until the next READ operation. When all the data has been read from the FIFO, the EMPTY FLAG ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG ( $\overline{E F}$ ) will go high after $t_{\text {WEF }}$, and a valid READ can then begin.

## FIRST LOAD/RETRANSMIT ( $\overline{\mathbf{F L} / \overline{R T})}$

This is a dual purpose output. In the Multiple Device Mode, this pin is grounded to indicate that it is the first device
loaded. (See Operating Modes.) In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the EXPANSION IN $\overline{(X I)}$.

The IDT7203/4 can be made to retransmit data when the RETRANSMIT ENABLE CONTROL (RT) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. READ ENABLE $(\overline{\mathrm{R})}$ and WRITE ENABLE $(\overline{\mathrm{W}})$ must be in the high state during retransmit. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not compatible with Depth Expansion Mode and will affect HALF FULL FLAG (HF) depending on the relative locations of the read and write pointers.

## EXPANSION IN ( $\overline{\text { XII }}$ )

This input is a dual purpose pin. EXPANSION IN ( $\overline{\mathrm{XI}}$ ) is grounded to indicate an operation in the single device mode. EXPANSION IN ( $\overline{\mathrm{XI}})$ is connected to EXPANSION OUT ( $\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS:

## FULL FLAG ( $\overline{\mathrm{FF}}$ )

The FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indicating that the device is full. If the read pointer is not moved after RESET (RS), the FULL FLAG (FF) will go low after 2048 writes for the IDT7203 and 4096 writes for the IDT7204.

## EXPANSION OUT/HALF FULL FLAG ( $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ )

This is a dual purpose output. In the single device mode, when EXPANSION IN (殴) is grounded, this output acts as an indication of a half full memory.
After half of the memory is filled, and at the falling edge of the next write operation, the HALF FULL FLAG ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF FULL FLAG ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.
In the Multiple Device Mode, EXPANSION IN ( $\overline{\mathrm{XI}}$ ) is connected to EXPANSION OUT ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

## DATA OUTPUTS ( $\mathbf{Q 0} \mathbf{- Q 8 )}$

Data outputs for 9 -bit wide data. This output is in a high impedance condition whenever READ $(\overline{\mathrm{R}})$ is in a high state.


1. $t_{R S C}=t_{R S}+t_{R S R}$.
2. $\overline{\mathrm{W}}$ and $\overline{\mathrm{R}}=\mathrm{V}_{I H}$ during RESET.


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write


NOTES:
DSP7201-009

1. $t_{R T C}=t_{R T}+t_{R T R}$.
2. $\mathrm{EF}, \mathrm{HF}$ and FF may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at $\mathrm{t}_{\text {RTC }}$.

Figure 6. Retransmit


NOTE:

1. $\left(t_{\text {RPE }}=t_{R P W}\right)$

Figure 7. Empty Flag Timing


NOTE:

1. ( $\mathrm{t}_{\mathrm{WPF}}=\mathrm{t}_{\mathrm{WPW}}$ ).

Figure 8. Full Flag Timing


Figure 9. Half Full Flag Timing

## OPERATING MODES: SINGLE DEVICE MODE

A single IDT7203/4 may be used when the application requirements are for 2048/4096 words or less. The IDT7203/4 is in a Single Device Configuration when the EXPANSION IN ( $\overline{\mathrm{XI}})$ control input is grounded. (See Figure 10.) In this mode the HALF FULL FLAG ( $\overline{\mathrm{HF}}$ ), which is an active low output, is shared with EXPANSION OUT ( $\overline{\mathrm{XO}}$ ).


Figure 10. Block Diagram of Single $2048 \times 9 / 4096 \times 9$ FIFO

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 11 demonstrates an 18 -bit word width by using two IDT7203/4s. Any word width can be attained by adding additional IDT7203/4s.


NOTES:
Flag detection is accomplished by monitoring the $\overline{F F}, \overline{E F}$, and the $\overline{H F}$ signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 11. Block Diagram of $2048 \times 18 / 4096 \times 18$ FIFO Memory Used in Width Expansion Mode

## DEṔTH EXPANSION (DAISY CHAIN) MODE

The IDT7203/4 can easily be adapted to applications when the requirements are for greater than 2048/4906 words. Figure 12 demonstrates Depth Expansion using three IDT7203/4s. Any depth can be attained by adding additional IDT7203/4s. The IDT7203/4 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the FIRST LOAD ( $\overline{\mathrm{FL}}$ ) control input.
2. All other device must have $\overline{F L}$ in the high state.
3. The EXPANSION OUT $(\overline{\mathrm{XO}})$ pin of each device must be tied to the EXPANSION IN (到) pin of the next device. See Figure 12.
4. External logic is needed to generate a composite FULL FLAG $(\overline{\mathrm{FF}})$ and EMPTY FLAG ( $\overline{\mathrm{EF}})$. This requires the ORing of all $\overline{\mathrm{EF}}$ and ORing of all $\overline{\mathrm{FF}}$ s. (I.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 12.
5. The RETRANSMIT ( $\overline{\mathrm{RT}}$ ) function and HALF FULL FLAG ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays. (See Figure 13.)

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7203/4s as is shown in Figure 14. Care must be taken to assure that the appropriate flag is monitored by each system. (I.e. $\overline{F F}$ is monitored on the device where $\bar{W}$ is used; $\overline{\mathrm{EF}}$ is monitored on the device where $\overline{\mathrm{R}}$ is used.) Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW THRU MODES

Two types of flow through modes are permitted with the IDT7203/7204. A read flow through and write flow through mode. For the read flow through mode (Figure 15), the FIFO permits a reading of a single word of data immediately after writing one word of data into the completely empty FIFO.

In the write flow through mode (Figure 16), the FIFO permits a writing of a single word of data immediately after reading one word of data from a completely full FIFO.

## TRUTH TABLES

TABLE I - RESET AND RETRANSMIT SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\text { RT }}$ | $\overline{\text { XI }}$ | Read Pointer | Write Pointer | EF | FF | $\overline{\text { HF }}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

## NOTE:

1. Pointer will increment if flag is high.

TABLE II - RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{F L}}$ | $\overline{\mathbf{X I}}$ | Read Pointer | Write Pointer | $\overline{\mathbf{E F}}$ | $\overline{\mathbf{F F}}$ |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTES:

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 12.
$\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half Full Flag Output.


Figure 12. Block Diagram of $6,144 \times 9 / 12,288 \times 9$ FIFO Memory (Depth Expansion)


NOTES:
DSP7203-006

1. For depth expansion block see DEPTH EXPANSION Section and Figure 12
2. For Flag detection see WIDTH EXPANSION Section and Figure 11.

Figure 13. Compound FIFO Expansion


Figure 14. Bidirectional FIFO Mode


Figure 15. Read Data Flow-Through Mode


Figure 16. Write Data Flow-Through Mode


## FEATURES:

- Pin and functionally compatible with Weitek $1064 / 1065$
- Low-power ( 750 mW typical per device) operation
- Single 5 volt supply - no need for two supplies
- Advanced CEMOS ${ }^{\text {TM }}$ II 1.5 micron technology
- Fully conforms to the requirements of IEEE Standard 754, version 10.0 for full 32 -bit and 64 -bit multiply and arithmetic operations.
- Very high-speed operation
- 10 megaflops ( 100 ns ) pipelined ALU operation (add/subtract/convert/compare)
-5 megaflops ( 200 ns ) pipelined 32 -bit (single precision) multiplications
-2.5 megaflops (400ns) pipelined 64-bit (double precision) multiplications
- Full floating point function arithmetic logic unit including:
- Add
-Subtract
- Absolute Value
- Compare
-Conversion to and from two's complement integer
- Flexible system design
-Three 32-bit ports allow two data inputs and one result output every 50ns
-One, two, or three port architectures supported
-Single phase, edge-triggered clock interface, with fully registered TTL or CMOS compatible inputs and outputs
- Standard 144-pin grid array package


## DESCRIPTION:

The IDT72064 floating-point multiplier and the IDT72065 floating-point ALU provide high-speed 32-bit and 64-bit floatingpoint processing capability.
The IDT72064/065 are fabricated using IDT's advanced CEMOS II 1.5 micron technology and are capable of a total multiply latency (time required from the input of the operand until
the result can be used by another device) of 500ns for single precision and 700 ns for double precision multiplications. This ultra-high speed performance is achieved by combining both state-of-the-art CEMOS technology and advanced circuit design techniques.

For signal processing applications, where higher throughput speeds are required, operations including the function specification can be pipelined. For single precision multiplications, new operands can be loaded and a product unloaded every 200ns while double precision multiplies can be accomplished at a 400ns rate. The IDT72065 ALU executes all operations at a 100 ns pipelined throughput. All operations including the function specification are pipelined so there is no penalty for interleaving various functions. The on-chip pipeline is automatically advanced using internal timers, so explicit pipeline flushing is not required.

This flexible two-chip set operates in full conformance with the requirements of IEEE standard 754 revision 10.0. It performs operations on single (32-bit) and double (64-bit) precision operands as well as conversion to 32-bit two's complement integers. The IDT72064/065 accommodates all rounding modes, infinity and reserved operand representations, and the treatment of exceptions, such as overflow, underflow, invalid and inexact operations. Exact conformance to the standards ensures complete software portability between prototype development and final application. A "FAST" mode eliminates the time penalty for denormalized numbers by substituting zero for a denormalized number.

The flexible input/output architecture of these devices allows them to be used in systems with one, two, or three 32-bit buses, or one 64 -bit bus. Fully registered inputs and outputs, separately controlled, are loaded on each positive-going transition of the clock.

A 6-bit function control determines the arithmetic function to be performed while a 4-bit status output flags arithmetic exceptions and conditions. Both the function inputs and status outputs propagate along with the data to ease system design timing.

## FUNCTIONAL BLOCK DIAGRAM IDT72065 FLOATING POINT ALU



DSP72265-001

FUNCTIONAL BLOCK DIAGRAM

## IDT72065 FLOATING POINT MULTIPLIER



$12 \times 12$ PARALLEL CMOS MULTIPLIER-

## FEATURES:

- $12 \times 12$ parallel multiplier/accumulator with selectable accumulation and subtraction
- High-speed - 30ns maximum multiply/accumulate time
- Selectable accumulation, subtraction, rounding and preloading with 27-bit result
- Pin and functionally compatible with the TRW TDC1009J
- Performs subtraction and double precision addition and multiplication
- Produced using advanced CEMOS'm high-performance technology
- Low-power consumption (less than 150 mW typical) - less than $1 / 10$ the power of compatible bipolar
- Inputs and outputs directly TTL-compatible
- Single 5V supply
- Available in DIP, SHRINK-DIP, plastic DIP or LCC
- Military product available $100 \%$ screened to MIL-STD-883, Class B



## DESCRIPTION:

The IDT7209 is a high-speed, low-power $12 \times 12$ parallel multiplier/accumulator that is ideally suited for real-time digital signal processing applications. Fabricated using IDT's CEMOS silicon gate technology, this device offers a very low-power alternative to existing bipolar and NMOS counterparts, with only $1 / 10$ the power dissipation and exceptional speed ( 30 ns maximum) performance.
A pin and functional replacement for TRW's TDC1009J, the IDT7209 operates from a single 5 volt supply and is compatible with standard TTL logic levels. The architecture of the IDT7209 is fairly straightforward, featuring individual input and output registers with clocked D-type flip-flops, a preload capability which enables input data to be preloaded into the output registers, individual three-state output ports for the extended product (XTP) and most significant product (MSP), and a least significant product (LSP) output.
The $X_{\text {IN }}$ and $Y_{\text {IN }}$ data input registers may be specified through the use of the two's complement input (TC) as either two's complement or an unsigned magnitude, yielding a full-precision 24 -bit result that may be accumulated to a full 27 -bit result. The three output registers-extended product (XTP), most significant product (MSP) and least significant product (LSP)-are controlled by the respective TSX, TSM and TSL input lines.
The accumulate input (ACC) enables the device to perform either a multiply or a multiply-accumulate function. In the multiply-accumulate mode, output data can be added to or subtracted from subsequent results. When the subtraction (SUB) input is active simultaneously with an active ACC, a subtraction can be performed. The double precision accumulated result is rounded down to either a single precision or single precision plus 3 -bit extended result. In the multiply mode, the extended product output (XTP) is sign extended in the two's complement mode or set to zero in the unsigned mode. The ROUND (RND) control rounds up the most significant product (MSP) and the 3-bit extended product (XTP) outputs. When preload input (PREL) is active, all the output buffers are forced into a high-impedance state (see PRELOAD truth table) and external data can be loaded into the output register by using the TSX, TSL and TSM signals as input controls.

## PIN CONFIGURATIONS





ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.6 | 1.6 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCM }}$ | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | - | - | 0.8 | V |

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) for Commercial clocked multiply times of $30,45,55,65$ ns or Military, $40,55,65,75 \mathrm{~ns}$

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP. ${ }^{(1)}$ MAX. |  |  | MILITARY |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|\mathrm{I}_{\mathrm{LI}}\right\|$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | Hi $Z, V_{C C}=$ Max., $V_{\text {OUT }}=0$ to $V_{C C}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}{ }^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}{ }^{(2)}$ | - | 40 | 80 | - | 40 | 100 | mA |
| $\mathrm{I}_{\text {CCQ1 }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 20 | 50 | - | 20 | 50 | mA |
| $\mathrm{I}_{\text {CCQ2 }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 4 | 20 | - | 4 | 25 | mA |
| $\mathrm{I}_{\mathrm{CC}} / \mathrm{f}(2,3)$ | Increase in Power Supply Current/MHz | $V_{C C}=$ Max., $f>10 \mathrm{MHz}$ | - | - | 6 | - | - | 8 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

NOTES:

1. Typical implies $\mathrm{V}_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $I_{C C}$ is measured at 10 MHz and $V_{I N}=T T L$ voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $I_{C C}=80+6(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $\mathrm{I}_{\mathrm{CC}}=100+8(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
for Commercial clocked multiply times of 100,135 ns or Military, 120,170ns

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP.(1) MAX. |  |  | MILITARY <br> MIN. TYP.(1) MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \| ${ }_{\text {LI }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {L }}$ L ${ }^{\text {l }}$ | Output Leakage Current | Hi $\mathrm{Z}, \mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0$ to $\mathrm{V}_{\text {CC }}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Icc}^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}{ }^{(2)}$ | - | 30 | 60 | - | 30 | 80 | mA |
| $\mathrm{I}_{\text {ccal }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 10 | 30 | - | 10 | 30 | mA |
| $\mathrm{I}_{\mathrm{CCQ2}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 0.1 | 1.0 | - | 0.1 | 2.0 | mA |
| $\mathrm{ICC}^{/ f(2,3)}$ | Increase in Power Supply Current/MHz | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{f}>10 \mathrm{MHz}$ | - | - | 5 | - | - | 7 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

## NOTES:

1. Typical implies $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{I}_{C C}$ is measured at 10 MHz and $\mathrm{V}_{\mathrm{IN}}=T \mathrm{TL}$ voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $\mathrm{I} C C=60+5(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $\mathrm{I}_{\mathrm{CC}}=80+7(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

## AC TEST CONDITIONS

| Input Pulse Levels <br> Input Rise/Fall Times <br> Input Timing Reference Levels <br> Output Reference Levels <br> Output Load |  | $\begin{aligned} & \text { GND to } 3.0 \mathrm{~V} \\ & 5 \mathrm{~ns} \\ & 1.5 \mathrm{~V} \\ & 1.5 \mathrm{~V} \\ & \text { e Figures } 1 \text { and } 2 \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| CAPACITANCE ( $T_{\text {A }}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ) |  |  |  |  |
| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.


Figure 1. AC Output Test Load

AC ELECTRICAL CHARACTERISTICS COMMERCIAL ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7209L-30 <br> MIN. MAX. | IDT7209L-45 MIN. MAX. | IDT7209L-65 MIN. MAX. | IDT7209L-100 MIN. MAX. | $\begin{aligned} & \text { IDT7209L-135 } \\ & \text { MIN. MAX. } \end{aligned}$ | UNITS | $\begin{aligned} & \text { TEST } \\ & \text { LOAD } \\ & \text { FIG. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {MA }}$ | Multiply-Accumulate Time | 30 | 45 | 65 | 100 | 135 | ns | 1 |
| $t_{D}$ | Output Delay | 25 | 25 | 35 | 35 | 40 | ns | 1 |
| $\mathrm{t}_{\text {ENA }}$ | 3-State Output Enable Delay ${ }^{(1)}$ | 25 | 25 | 30 | 35 | 40 | ns | 2 |
| $\mathrm{t}_{\text {DIS }}$ | 3-State Output Disable Delay ${ }^{(1)}$ | 25 | 25 | 30 | 35 | 40 | ns | 2 |
| $\mathrm{t}_{\text {S }}$ | Input Register Setup Time | 12 | 15 | 25 | 25 | 25 | ns | - |
| $t_{H}$ | Input Register Hold Time | $3 \quad-$ | $3 \quad-$ | $3 \quad-$ | 0 - | 0 - | ns | - |
| $t_{\text {PW }}$ | Clock Pulse Width | 10 | 15 | 25 - | 25 | 25 | ns | - |

## AC ELECTRICAL CHARACTERISTICS MILITARY ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7209L-40 <br> MIN. MAX. |  | IDT7209L-55 <br> MIN. MAX. |  | IDT7209L-75 MIN. MAX. |  | $\begin{aligned} & \text { IDT7209L-120 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | IDT7209L-170 <br> MIN. MAX. |  | UNITS | TEST LOAD FIG. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {MA }}$ | Multiply-Accumulate Time | - | 40 | - | 55 | - | 75 | - | 120 | - | 170 | ns | 1 |
| $t_{D}$ | Output Delay | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns | 1 |
| $\mathrm{t}_{\text {ENA }}$ | 3-State Output Enable Delay ${ }^{(1)}$ | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns | 2 |
| $\mathrm{t}_{\text {DIS }}$ | 3-State Output Disable Delay ${ }^{(1)}$ | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns | 2 |
| $t_{\text {S }}$ | Input Register Setup Time | 15 | - | 20 | - | 25 | - | 30 | - | 30 | - | ns | - |
| $t_{H}$ | Input Register Hold Time | 3 | - | 3 | - | 3 | - | 0 | - | 0 | - | ns | - |
| $\mathrm{t}_{\text {PW }}$ | Clock Pulse Width | 15 | - | 20 | - | 30 | - | 30 | - | 30 | - | ns | - |

NOTE:

1. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with loading specified in Fig. 2.


Figure 3. Set Up and Hold Time


Figure 4. Three State Control Timing Diagram


Figure 5. Timing Diagram

## SIGNAL DESCRIPTIONS:

## INPUTS:

$\mathrm{X}_{\mathrm{IN}}\left(\mathrm{X}_{11}-\mathrm{X}_{0}\right)$
Multiplicand Data Inputs
$\mathbf{Y}_{\text {IN }}\left(Y_{11}-Y_{0}\right)$
Multiplier Data Inputs

## INPUT CLOCKS:

CLKX, CLKY
Input data is loaded on the rising edge of these clocks.

## CONTROLS:

## ACC (Accumulate)

When ACC is high, the contents of the XTP, MSP and LSP registers are added to or subtracted from the multiplier output. When ACC is low, the device acts as a simple multiplier with no accumulation being performed and the next product generated will be stored directly into the output registers. The ACC signal is loaded on the rising edge of the CLKX or CLKY and must be valid for the duration of the data input.

## SUB (Subtract)

When the ACC and SUB signals are both high, the contents of the output register are subtracted from the next product generated and the difference is stored back into the output registers at the rising edge of the next CLKP. When ACC is
high and SUB is low, an addition instead of a subtraction is performed. Like the ACC signal, the SUB signal is loaded into the SUB register at the rising edge of either CLKX or CLKY and must be valid over the same period as the input data is valid. When the ACC is low, SUB acts as a "don't care" input.

## TC (Two's Complement)

When the TC Control is HIGH, it makes both the $X$ and $Y$ input, two's complement inputs. When the TC Control is LOW, it makes both inputs, $X$ and $Y$, unsigned magnitude inputs.

## RND (Round)

A high level at this input adds a "1" to the most significant bit of the LSP to round up the XTP and MSP data. RND, like $A C C$ and SUB, is loaded on the rising edge of either CLKX or CLKY and must be valid for the duration of the input data.

## PREL (Preload)

When the PREL input is high, the output is driven to a high impedance state. When the TSX, TSL and TSM inputs are also high, the contents of the output register can be preset to the preload data applied to the output pins at the rising of CLKP. The PREL, TSM TSL and TSX inputs must all be valid over the same period that the preload input is valid.

## TSX, TSL, TSM (Three State Output Controls)

The XTP, MSP and LSP registers are controlled by direct non-registered control signals. These output drivers are at high impedance (disabled) when control signals TSX, TSM and TSL are high and are enabled when TSX, TSM and TSL are low.

## OUTPUT CLOCK: <br> CLKP

Output data is loaded into the output register on the rising edge of this clock.

## OUTPUTS:

XTP ( $\mathrm{P}_{26}$ - $\mathrm{P}_{24}$ )
Extended Product Output (3-bits)
$\operatorname{MSP}\left(\mathbf{P}_{23} \mathbf{P}_{12}\right)$
Most Significant Product
LSP ( $\mathbf{P}_{11}-\mathbf{P}_{0}$ )
Least Significant Product

## NOTES ON TWO'S COMPLEMENT FORMATS:

1. In two's complement notation, the location of the binary point that signifies the separation of the fractional and integer fields is just after the sign, between the sign bit $\left(-2^{\circ}\right)$ and the next significant bit for the multiplier inputs. This same format is carried over to the output format, except that the extended significance of the integer field is provided to extend the utility of the accumulator. In the case of the output notation, the output binary point is located between the $2^{\circ}$ and $2^{-1}$ bit positions. The location of the binary point is arbitrary, as long as there is consistency with both the input and output formats. The number field can be considered entirely integer with the binary point just to the right of the least significant bit for the input, product and the accumulated sum.
2. When in the non-accumulating mode, the first four bits ( $\mathrm{P}_{26}$ through $\mathrm{P}_{23}$ ) will all indicate the sign of the product. Additionally, the $P_{22}$ term will also indicate the sign except for one exceptional
case when multiplying $-1 \times-1$. With the additional bits that are available in this multiplier, the $-1 \times-1$ is valid operation that yields a +1 product.
3. In operations that require the accumulation of single products or sum of products, there is no change in format. To allow for a valid summation beyond that available for a single multiplication product, three additional significant bits (guard bits) are provided. This is the same as if the product was accumulated off-chip in a separate 27 -bit wide adder. Taking the sign at the most significant bit position will guarantee that the largest number field will be used. When the accumulated sum only occupies the right hand portion of the accumulator, the sign will be extended into the lesser significant bit positions.

## PRELOAD TRUTH TABLE

| PREL | TSX | TSM | TSL | XTP | MSP | LSP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Q | Q | Q |
| 0 | 0 | 0 | 1 | Q | Q | Hiz |
| 0 | 0 | 1 | 0 | Q | Hi Z | Q |
| 0 | 0 | 1 | 1 | Q | Hi Z | Hiz |
| 0 | 1 | 0 | 0 | Hi Z | Q | Q |
| 0 | 1 | 0 | 1 | Hi Z | Q | Hiz |
| 0 | 1 | 1 | 0 | Hi Z | Hi Z | Q |
| 0 | 1 | 1 | 1 | Hi Z | Hi Z | Hiz |
| 1 | 0 | 0 | 0 | Hi Z | Hi Z | Hiz |
| 1 | 0 | 0 | 1 | Hi Z | Hi Z | PL |
| 1 | 0 | 1 | 0 | Hi Z | PL | Hiz |
| 1 | 0 | 1 | 1 | Hi Z | PL | PL |
| 1 | 1 | 0 | 0 | PL | Hi Z | Hiz |
| 1 | 1 | 0 | 1 | PL | Hi Z | PL |
| 1 | 1 | 1 | 0 | PL | PL | Hiz |
| 1 | 1 | 1 | 1 | PL | PL | PL |

NOTES:
Hi $\mathrm{Z}=$ Output buffers at high impedance (output disabled).
$Q=$ Output buffers at low impedance. Contents of output register will be transferred to output pins.
$\mathrm{PL}=$ Output buffers at high impedance, or output disabled. Preload data supplied externally at output pins will be loaded into the output register at the rising edge of CLKP.


Figure 6. Fractional Two's Complement Notation


Figure 7. Fractional Unsigned Magnitude Notation


Figure 8. Integer Two's Complement Notation


Figure 9. Integer Unsigned Magnitude Notation

## IDT7210L

 IDT7243L
## FEATURES:

- $16 \times 16$ parallel multiplier/accumulator with selectable accumulation and subtraction
- High-speed -35 ns multiply/accumulate time
- IDT7210 features selectable accumulation, subtraction and rounding and preloading with 35 -bit result
- IDT7243 features selectable accumulation, subtraction and rounding with 19-bit result
- IDT7210 is pin and functionally compatible with the TRW TDC1010J
- IDT7243 is pin and functionally compatible with the TRW TDC1043
- Both devices perform subtraction and double precision addition and multiplication
- Produced using advanced CEMOS™ high-performance technology
- Low-power consumption (less than 250 mW typical) - less than $1 / 10$ the power of compatible bipolar and $1 / 7$ the power of NMOS designs
- Input and output directly TTL-compatible
- Single 5V supply
- Available in topbraze DIP, SHRINK-DIP, plastic DIP, LCC, Fine-Pitch LCC, PLCC and Flatpack
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7210/IDT7243 are high-speed, low-power $16 \times 16$ parallel multiplier/accumulators that are ideally suited for realtime digital signal processing applications. Fabricated using CEMOS silicon gate technology, these devices offer a very lowpower alternative to existing bipolar and NMOS counterparts, with only $1 / 7$ to $1 / 10$ the power dissipation and exceptional speed ( 35 ns maximum) performance.

Pin and functional replacements for TRW's TDC1010J/TDC1043, the IDT7210/7243 operate from a single 5 volt supply and are compatible with standard TTL logic levels. The architecture of the IDT7210/7243 is farily straightforward, featuring individual input and output registers with clocked D-type flip-flops, a preload capability (IDT7210 only) which enables input data to be preloaded into the output registers, individual three-state output ports for the extended product (XTP) and most significant product (MSP), and a least significant product output (LSP) which is multiplexed with the Y input. Unlike the IDT7210, the IDT7243 does not have either a preload capability or a least significant product (LSP) output accessible externally.
The $X_{\text {IN }}$ and $Y_{\text {IN }}$ data input registers may be specified through the use of the two's complement input (TC) as either two's complement or an unsigned magnitude, yielding a full-precision 32 -bit result that may be accumulated to a full 35 -bit result. The

Continued on Page 2

FUNCTIONAL BLOCK DIAGRAMS


DSP7210-001
IDT7210


DSP7210-002

IDT7243

## DESCRIPTION (CONT'D)

three output registers-extended product (XTP), most significant product (MSP) and least significant product (LSP)-are controlled by the respective TSX, TSM and TSL input lines. The LSP output can be routed through $Y_{\text {IN }}$ ports in the IDT7210.
The accumulate input (ACC) enables the device to perform either a multiply or a multiply-accumulate function. In the mul-tiply-accumulate mode, output data can be added to or subtracted from subsequent results. When the subtraction (SUB) input is active simultaneously with an active ACC, a subtraction can be performed. The double precision accumulated result is
rounded down to either a single precision or single precision plus 3 -bit extended result. In the multiply mode, the extended product output (XTP) is sign extended in the two's complement mode, or set to zero in the unsigned mode. The ROUND (RND) control rounds up the most significant product (MSP) and the 3-bit extended product (XTP) outputs. When pre-load input (PREL) is active, all the output buffers are forced into a high-impedance state (see PRELOAD truth table) and external data can be loaded into the output register by using the TSX, TSL and TSM signals as input controls.

## PIN CONFIGURATIONS

IDT7210


IDT7243


LCC, PLCC \& FINE-PITCH LCC TOP VIEW
IDT7243

LCC, PLCC \& FINE-PITCH LCC TOP VIEW

## PIN CONFIGURATIONS (Cont'd)






## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.6 | 1.6 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause pern'anent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CCM }}$ | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | - | - | 0.8 | V |

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\forall_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
for Commercial clocked multiply times of $35,45,55,65 \mathrm{~ns}$ or Military $40,55,65,75 \mathrm{~ns}$

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP.(1) MAX. |  |  | MILITARY MIN. TYP.(1) MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mid I_{\text {LI }}$ | Input Leakage Current | $V_{C C}=M a x ., V_{\text {IN }}=0$ to $V_{C C}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| $\left\|\mathrm{l}_{\mathrm{LO}}\right\|$ | Output Leakage Current | Hi $Z, V_{C C}=$ Max., $V_{\text {OUT }}=0$ to $V_{C C}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}{ }^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}{ }^{(2)}$ | - | 45 | 90 | - | 45 | 110 | mA |
| I CCQ1 | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 20 | 50 | - | 20 | 50 | mA |
| $\mathrm{I}_{\text {CCQ2 }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {iN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 4 | 20 | - | 4 | 25 | mA |
| $I_{\text {CC }} /{ }^{(2,3)}$ | Increase in Power Supply Current/MHz | $V_{C C}=M a x ., f>10 \mathrm{MHz}$ | - | - | 6 | - | - | 8 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $1_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | -- | - | 0.4 | V |

1. Typical implies $V_{C C}=5 \mathrm{~V}$ and $T_{A}=+25^{\circ} \mathrm{C}$.
2. $I_{C C}$ is measurec at 10 MHz and $V_{I N}=T T L$ voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $\mathrm{I}_{\mathrm{CC}}=90 \div \hat{0}(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $\mathrm{I}_{\mathrm{CC}}=110+8(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V} \pm 10 \%, T_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for Commercial clocked multiply times of 100,165 ns or Military $120 / 200 \mathrm{~ns}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP.(1) MAX. |  |  | MILITARYMIN. TYP.(1) MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \| ${ }_{\text {LI }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{II}_{\text {Lol }}$ | Output Leakage Current | Hi $Z, V_{\text {CC }}=$ Max., $V_{\text {OUT }}=0$ to $V_{C C}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Icc}^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}{ }^{(2)}$ | - | 35 | 70 | - | 35 | 90 | mA |
| $\mathrm{I}_{\mathrm{CCO}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 10 | 30 | - | 10 | 30 | mA |
| $\mathrm{I}_{\mathrm{CCO2}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 0.1 | 1.0 | - | 0.1 | 2.0 | mA |
| ${ }^{1} \mathrm{CC}^{\text {/f }}$ (2,3) | Increase in Power Supply Current/MHz | $V_{C C}=$ Max., $f>10 \mathrm{MHz}$ | - | - | 5 | - | - | 7 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

## NOTES:

1. Typical implies $V_{C C}=5 \mathrm{~V}$ and $T_{A}=+25^{\circ} \mathrm{C}$.
2. $I_{C C}$ is measured at 10 MHz and $V_{i N}=T T L$ voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $I_{C C}=70+5(t-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $I_{C C}=90+7(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times
Input Timing Reference Levels Output Reference Levels Output Load

| GND to 3.0 V |
| :---: |
| 5 ns |
| 1.5 V |
| 1.5 V |
| See Figures 1 and 2 |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

AC ELECTRICAL CHARACTERISTICS COMMERCIAL ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | ) PARAMETER | $\begin{gathered} \text { 7210L35 } \\ \text { 7243L35 } \\ \text { MIN. MAX. } \end{gathered}$ |  | $\begin{aligned} & 7210 \mathrm{~L} 45 \\ & 7243 \mathrm{~L} 45 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 7210 \text { L55 } \\ & 7243 \text { L55 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { 7210L65 } \\ & 7243 \text { L65 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & 7210 L 75 \\ & 7243 L 75 \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{gathered} \text { 7210L100 } \\ \text { 7243L100 } \\ \text { MIN. MAX. } \end{gathered}$ |  | $\begin{gathered} \text { 7210L165 } \\ 7243 L 165 \\ \text { MIN. MAX. } \end{gathered}$ |  | UNITS | TEST LOAD FIG. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {MA }}$ | Multiply Accumulate Time | - | 35 | - | 45 | - | 55 | - | 65 | - | 75 | - | 100 | - | 165 | ns | 1 |
| $\mathrm{t}_{\mathrm{D}}$ | Output Delay | - | 25 | - | 25 | - | 30 | - | 35 | - | 35 | - | 35 | - | 40 | ns | 1 |
| $t_{\text {ENA }}$ | Three-State Output Enable Delay ${ }^{(1)}$ | - | 25 |  | 25 | - | 30 | - | 30 | - | 35 | - | 35 | - | 40 | ns | 2 |
| ${ }^{\text {DIS }}$ | Three-State Output Disable Delay ${ }^{(1)}$ | - | 25 | - | 25 | - | 30 | - | 30 | - | 35 | - | 35 | - | 40 | ns | 2 |
| $t_{s}$ | Input Register Setup Time | 12 | - | 15 | - | 20 | - | 25 | - | 25 | - | 25 | - | 30 | - | ns | - |
| $t_{H}$ | Input Register Hold Time | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 0 | - | 0 | - | ns | - |
| $t_{\text {PW }}$ | Clock Pulse Width | 10 | - | 15 | - | 20 | - | 25 | - | 25 | - | 25 | - | 25 | - | ns | - |

AC ELECTRICAL CHARACTERISTICS MILITARY ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{gathered} 7210 L 40 \\ 7243 L 40 \\ \text { MIN. MAX. } \end{gathered}$ | $7210 L 55$ <br> $7243 L 55$ <br> MIN. MAX. | $\begin{gathered} 7210 L 65 \\ 7243 L 65 \\ \text { MIN. MAX. } \end{gathered}$ | $7210 L 75$ <br> $7243 L 75$ <br> MIN. MAX. | 7210L85 <br> 7243L85 <br> MIN. MAX. | $\begin{gathered} \text { 7210L120 } \\ 7243 L 120 \\ \text { MIN. MAX. } \end{gathered}$ | $\begin{aligned} & \text { 7210L200 } \\ & \text { 7243L200 } \\ & \text { MIN. MAX. } \end{aligned}$ | UNITS | TEST LOAD FIG. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {MA }}$ | Multiply Accumulate Time | - 40 | - 55 | - 65 | - 75 | - 85 | - 120 | - 200 | ns | 1 |
| $t_{D}$ | Output Delay | 25 | 30 | 35 | 35 | 35 | 40 | 45 | ns | 1 |
| $t_{\text {ENA }}$ | Three-State Output Enable Delay ${ }^{(1)}$ | - 25 | - 30 | - 30 | - 35 | - 35 | - 40 | - 45 | ns | 2 |
| ${ }^{\text {D }}$ IS | Three-State Output Disable Delay ${ }^{(1)}$ | - 25 | - 30 | - 30 | - 30 | - 35 | - 40 | - 45 | ns | 2 |
| $t_{S}$ | Input Register Setup Time | 15 - | 20 - | 25 - | 25 - | 25 - | $30-$ | $30-$ | ns | - |
| $t_{H}$ | Input Register Hold Time | 3 - | 3 - | 3 - | 3 - | 3 - | 0 - | 0 - | ns | - |
| $\mathrm{t}_{\text {PW }}$ | Clock Pulse Width | 15 | 20 - | 25 - | 25 - | 30 | 30 | $30-$ | ns | - |

## NOTE:

1. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with loading specified in Fig. 2.


DSP7216-009
Figure 1. AC Output Test Load


Figure 2. Output Three State Delay Load


Figure 3. Set Up and Hold Time


Figure 5. Timing Diagram

## SIGNAL DESCRIPTIONS:

## INPUTS:

$X_{\text {IN }}\left(X_{15}-X_{0}\right)$
Multiplicand Data Inputs
$\mathrm{Y}_{\text {IN }}\left(\mathrm{Y}_{15}-\mathrm{Y}_{0}\right)$
Multiplier Data Inputs

## INPUT CLOCKS:

## CLKX, CLKY

Input data is loaded on the rising edge of these clocks.

## CONTROLS:

## ACC (Accumulate)

When ACC is high, the contents of the XTP, MSP and LSP registers are added to or subtracted from the multiplier output. When ACC is low, the device acts as a simple multiplier with no accumulation being performed and the next product generated will be stored directly into the output registers. The ACC signal is loaded on the rising edge of the CLKX or CLKY and must be valid for the duration of the data input.

## SUB (Subtract)

When the ACC and SUB signals are both high, the contents of the output register are subtracted from the next product generated and the difference is stored back into the output registers at the rising edge of the next CLKP. When ACC is high and SUB is low, an addition instead of a subtraction is performed. Like the ACC signal, the SUB signal is loaded into the SU8 register at the rising edge of either CLKX or CLKY and must be valid over the same period as the input data is valid. When the ACC is low, SUB acts as a "don't care" input.

## TC (Two's Complement)

When the TC Control is HIGH , it makes both the $X$ and $Y$ inputs, two's complement inputs. When the TC control is LOW, it makes both inputs, $X$ and $Y$, unsigned magnitude inputs.

## RND (Round)

A high level at this input adds a " 1 " to the most significant bit of the LSP to round up the XTP and MSP data. RND, like $A C C$ and SUB, is loaded on the rising edge of either CLKX or CLKY and must be valid for the duration of the input data. PREL (Preload) (IDT7210 only)

When the PREL input is high, the output is driven to a high impedance state. When the TSX, TSL and TSM inputs are also high, the contents of the output register can be preset to the preload data applied to the output pins at the rising of CLKP. The PREL, TSM, TSL and TSX inputs must all be valid over the same period that the preload input is valid.
$\mathbf{Y}_{\mathbf{I N}} /$ LSP Output - (LSP output, IDT7210 only)
Shares functions between 16-bit data input ( $\mathrm{Y}_{\mathrm{IN}}$ ) and the least significant product output (LSP).

## TSX, TSL, TSM (Three State Output Controls)

The XTP, MSP and LSP registers are controlled by direct non-registered control signals. These output drivers are at high impedance (disabled) when control signals TSX, TSM and TSL are high and are enabled when TSX, TSM and TSL are low.

## OUTPUT CLOCK: <br> CLKP

Output data is loaded into the output register on the rising edge of this clock.

## OUTPUTS:

XTP ( $\mathrm{P}_{34}-\mathrm{P}_{32}$ )
Extended Product Output (3-bits)
MSP ( $\mathbf{P}_{31}-\mathbf{P}_{16}$ )
Most Significant Product
LSP ( $\mathbf{P}_{15}-\mathbf{P}_{0}$ )
Least Significant Product (IDT7210 only), shared with $Y_{I N}$ input.

## NOTES ON TWO'S COMPLEMENT FORMATS:

1. In two's complement notation, the location of the binary point that signifies the separation of the fractional and integer fields is just after the sign, between the sign bit $\left(-2^{\circ}\right)$ and the next significant bit for the multiplier inputs. This same format is carried over to the output format, except that the extended significance of the integer field is provided to extend the utility of the accumulator. In the case of the output notation, the output binary point is located between the $2^{\circ}$ and $2^{-1}$ bit positions. The location of the binary point is arbitrary, as long as there is consistency with both the input and output formats. The number field can be considered entirely integer with the binary point just to the right of the least significant bit for the input, product and the accumulated sum.
2. When in the non-accumulating mode, the first four bits (P34 to P31) will all indicate the sign of the product. Additionally, the P30 term will also indicate the sign except for one exceptional case when multiplying $-1 \times-1$. With the additional bits that are available in this multiplier, the $-1 \times-1$ is a valid operation that yields a +1 product.
3. In operations that require the accumulation of single products or sum of products, there is no change in format. To allow for a valid summation beyond that available for a single multiplication product, three additional significant bits (guard bits) are provided. This is the same as if the product was accumulated off-chip in a separate 35 -bit wide adder. Taking the sign at the most significant bit position will guarantee that the largest number field will be used. When the accumulated sum only occupies the right hand portion of the accumulator, the sign will be extended into the lesser significant bit positions.

PRELOAD TRUTH TABLE (IDT7210 only)

| PREL | TSX | TSM | TSL | XTP | MSP | LSP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Q | Q | Q |
| 0 | 0 | 0 | 1 | Q | Q | $\mathrm{Hi} Z$ |
| 0 | 0 | 1 | 0 | Q | $\mathrm{Hi} Z$ | Q |
| 0 | 0 | 1 | 1 | Q | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| 0 | 1 | 0 | 0 | $\mathrm{Hi} Z$ | Q | Q |
| 0 | 1 | 0 | 1 | $\mathrm{Hi} Z$ | Q | $\mathrm{Hi} Z$ |
| 0 | 1 | 1 | 0 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | Q |
| 0 | 1 | 1 | 1 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| 1 | 0 | 0 | 0 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| 1 | 0 | 0 | 1 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | PL |
| 1 | 0 | 1 | 0 | $\mathrm{Hi} Z$ | PL | $\mathrm{Hi} Z$ |
| 1 | 0 | 1 | 1 | $\mathrm{Hi} Z$ | PL | PL |
| 1 | 1 | 0 | 0 | PL | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| 1 | 1 | 0 | 1 | PL | $\mathrm{Hi} Z$ | PL |
| 1 | 1 | 1 | 0 | PL | PL | $\mathrm{Hi} Z$ |
| 1 | 1 | 1 | 1 | PL | PL | PL |

NOTES:
Hi Z = Output buffers at high impedance (output disabled)
$Q=$ Output buffers at low impedance. Contents of output register will be transferred to output pins.
PL = Output buffers at high impedance, or output disabled. Preload data supplied externally at output pins will be loaded into the output register at the rising edge of CLKP.

Figure 6. Fractional Two's Complement Notation


Figure 7. Fractional Unsigned Magnitude Notation


Figure 8. Integer Two's Complement Notation


Figure 9. Integer Unsigned Magnitude Notation


## FEATURES:

- 20 MHz parallel port access time
- 40 MHz serial input/output port clock cycle
- Serial-to-Parallel, Parallel-to-Serial, Serial-to-Serial and Parallel-to-Parallel operations
- Easily expandable in depth and width
- Programmable wordlengths from 3-bits to any bit width using Flexishift'm without using any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Full-Minus-One, Empty, Almost-Empty (1/8 from empty), Empty-Plus-One, and Half-Full
- Asynchronous and simultaneous read and write operations
- Dual-ported zero fall-through time architecture with 50 ns access time
- Output enable control provided for parallel port
- Retransmit capability in single device mode
- High-performance CEMOS ${ }^{\text {™ }}$ technology
- Available in DIP, LCC, and J-Leaded PLCC
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## APPLICATIONS:

- High-Speed Data Acquisition Systems
- Local Area Network Buffers
- Remote Telemetry Buffers
- Serial Link Buffers
- High-Speed Parallel Bus-to-Bus Serial Communications
- Magnetic Media Controllers
- Single Chip Video Frame Buffers
- FAX/Printer Buffers


## DESCRIPTION:

The IDT72103/IDT72104 are high-speed Parallel Serial FIFOs that are ideally suited for serial communications, high-density media storage and local area networks.

The devices have four ports: Two of these are 9-bit parallel ports and the other two are for serial input and serial output. A variety of operations can be performed: Serial-to-Parallel, Parallel-to-Serial, Serial-to-Serial, and Parallel-to-Parallel. The Parallel-Serial FIFOs can expand in depth or width for any of these modes.

A unique feature that enhances the bandwidth is the handling of serial wordlengths that are not a multiple of 9. The IDT72103/ IDT72104 can be configured to handle serial wordlengths of 3 to 9 bits, up to words of any length, using multiple devices. This feature is provided without using any additional ICs. For example, a user can configure a $4 \mathrm{~K} \times 24$ FIFO by using three devices to generate internal increments to the read/write pointers every 24 cycles rather than every 27 cycles, thereby maintaining a high bandwidth.

A number of flags are provided to monitor the status of the FIFO. These include Full, Almost-Full (when the FIFO is more than $7 / 8$ full), Full-Minus-One (when the FIFO has one or zero locations left), Empty, Almost-Empty (when the FIFO is less than $1 / 8$ full), Empty-Plus-One (when there is only one or zero samples left in the FIFO), and a Half-Full Flag.

Read and Write controls are provided to permit asynchronous and simultaneous operations. An Output Enable control is provided on the paraliel port, and this is an additional control to the Read input that also controls the parallel port.

Expansion controls $\overline{\mathrm{XO}}$ and $\overline{\mathrm{XI}}$ are provided to allow cascading for deeper FIFOs.

The IDT72103/IDT72104 are manufactured in advanced CEMOS technology and fully conform to the requirements of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and Flexishift are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATION



Integrated Device Technology:Inc.

## FEATURES:

- $12 \times 12$ parallel multiplier with double precision product
- High-speed - 30ns maximum clock to multiply time
- Low-power consumption - 150mW typical, less than $1 / 10$ th the power of compatible bipolar parts
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- IDT7212L is pin and functionally compatible with TRW MPY012H
- IDT7213L requires only a single clock with register enables
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Single 5V power supply
- Input and output directly TTL-compatible
- Three-state output
- Available in DIP, SHRINK-DIP, plastic DIP, LCC or Flatpack
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7212/IDT7213 are high-speed, low power $12 \times 12$ multipliers ideal for fast, real-time digital signal processing applications. Utilization of a modified Booths algorithm and IDT's highperformance, high-reliability technology, CEMOS, has achieved speeds (30ns max.) exceeding bipolar at $1 / 10$ th the power consumption.

The IDT7212/IDT7213 are ideal for applications requiring highspeed multiplications such as fast Fourier transform analysis, digital filtering, graphic display systems, speech synthesis and recognition, and in any system requirement where multiplication speeds of a mini/micro computer are inadequate.

All input registers, as well as LSP and MSP output registers, use the same positive edge triggered D-type flip-flop. With the IDT7212, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7213 has only a single clock input (CLK) and three register enables. ENX and ENY control the two input registers, while ENP controls the entire product.
The IDT7212/IDT7213 offer additional flexibility with the FA control. The FA control formats the output for 2's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP.

The IDT7212/IDT7213 Multipliers are 100\% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAMS



IDT7212


IDT7213

## PIN CONFIGURATIONS



IDT7212
68-PIN SHRINK-DIP


TOP VIEW

IDT7212 68-PIN LCC


DSP7212-006

IDT7213
68-PIN SHRINK-DIP


TOP VIEW

IDT7213
68-PIN LCC


DSP7212-008

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.4 | 1.4 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCM}}$ | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | - | - | 0.8 | V |

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
for Commercial clocked multiply times of $30,45,70$ ns or Military, $40,55,90 \mathrm{~ns}$

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP.(1) MAX. |  |  | MILITARY <br> MIN. TYP.(1) MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\\|_{L I} 1$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {iN }}=0$ to $\mathrm{V}_{\text {CC }}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {L }}$ | Output Leakage Current | Hi Z, $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {OUT }}=0$ to $\mathrm{V}_{C C}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}{ }^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}{ }^{(2)}$ | - | 30 | 65 | - | 30 | 85 | mA |
| $I_{\text {CCQ1 }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 20 | 50 | - | 20 | 50 | mA |
| $\mathrm{I}_{\mathrm{CCO} 2}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 4 | 20 | - | 4 | 25 | mA |
| $I_{\text {cC }} / \mathrm{f}^{(2,3)}$ | Increase in Power Supply Current/MHz | $V_{C C}=$ Max., $f>10 \mathrm{MHz}$ | - | - | 6 | - | - | 8 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

NOTES:

1. Typical implies $V_{C C}=5 \mathrm{~V}$ and $T_{A}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{I}_{\mathrm{CC}}$ is measured at 10 MHz and $\mathrm{V}_{\mathrm{IN}}=T$ LL voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $\mathrm{I} C C=65+6(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $I_{C C}=85+8(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
for Commercial clocked multiply times of 115 ns or Military, 140 ns

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP.(1) MAX. |  |  | MILITARY <br> MIN TYP(1) MAX |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\\|_{L I}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {CC }}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{HLO}_{\text {LO }}$ | Output Leakage Current | Hi $Z, V_{\text {CC }}=$ Max., $V_{\text {OUT }}=0$ to $V_{\text {CC }}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Icc}^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}{ }^{(2)}$ | - | 25 | 55 | - | 25 | 75 | mA |
| $\mathrm{I}_{\text {ccal }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 10 | 30 | - | 10 | 30 | mA |
| $\mathrm{I}_{\text {cca2 }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 0.1 | 1.0 | - | 0.1 | 2.0 | mA |
| $\mathrm{ICC}^{\text {/f }}(2,3)$ | Increase in Power Supply Current/MHz | $V_{C C}=$ Max., $f>10 \mathrm{MHz}$ | - | - | 5 | - | - | 7 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

## NOTES:

1. Typical implies $V_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $I_{C C}$ is measured at 10 MHz and $V_{I N}=T T L$ voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $\mathrm{I}_{C C}=55+5(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $I_{C C}=75+7(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

AC ELECTRICAL CHARACTERISTICS COMMERCIAL ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{aligned} & \text { IDT7212L30 } \\ & \text { IDT7213L30 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7212L45 } \\ & \text { IDT7213L45 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7212L70 } \\ & \text { IDT7213L70 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7212L115 } \\ & \text { IDT7213L115 } \end{aligned}$ |  | UNITS | TEST LOAD FIG. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {MUC }}$ | Unclocked Multiply Time | - | 50 | - | 65 | - | 105 | - | 155 | ns | 1 |
| $\mathrm{t}_{\text {MC }}$ | Clocked Multiply Time | - | 30 | - | 45 | - | 70 | - | 115 | ns | 1 |
| $\mathrm{t}_{\text {S }}$ | X, Y, RND Set-Up Time | 15 | - | 20 | - | 20 | - | 25 | - | ns | 1 |
| $t_{H}$ | X, Y, RND Hold Time | 3 | - | 3 | - | 2 | - | 0 | - | ns | 1 |
| $t_{\text {PWH }}$ | Clock Pulse Width High | 15 | - | 20 | - | 20 | - | 25 | - | ns | 1 |
| $\mathrm{t}_{\text {PWL }}$ | Clock Pulse Width Low | 15 | - | 20 | - | 20 | - | 25 | - | ns | 1 |
| $\mathrm{t}_{\text {PDP }}$ | Output Clock to P | - | 25 | - | 25 | - | 30 | - | 40 | ns | 1 |
| $\mathrm{t}_{\text {ENA }}$ | 3 State Enable Time ${ }^{(2)}$ | - | 25 | - | 30 | - | 35 | - | 40 | ns | 2 |
| $\mathrm{t}_{\text {DIS }}$ | 3 State Disable Time ${ }^{(2)}$ | - | 25 | - | 25 | - | 30 | - | 35 | ns | 2 |
| $\mathrm{t}_{\text {S }}$ | Clock Enable Setput Time (IDT7213 only) | 15 | - | 20 | - | 25 | - | 25 | - | ns | 1 |
| $t_{H}$ | Clock Enable Hold Time (IDT7213 only) | 3 | - | 3 | - | 3 | - | 0 | - | ns | 1 |
| ${ }^{\text {H }} \mathrm{HCL}$ | Clock Low Hold Time CLKXY Relative to CLKML (1) (IDT7212 only) | 0 | - | 0 | - | 0 | - | 0 | - | ns | 1 |

AC ELECTRICAL CHARACTERISTICS MILITARY ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7212L40 IDT7213L40 MIN. MAX. |  | IDT7212L55 IDT7213L55 MIN. MAX. |  | IDT7212L90 IDT7213L90 MIN. MAX. |  | IDT7212L140 IDT7213L140 MIN. MAX. |  | UNITS | TEST LOAD FIG. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {MUC }}$ | Unclocked Multiply Time | - | 60 | - | 75 | - | 130 | - | 185 | ns | 1 |
| $t_{\text {MC }}$ | Clocked Multiply Time | - | 40 | - | 55 | - | 90 | - | 140 | ns | 1 |
| $t_{s}$ | X, Y, RND Set-Up Time | 20 | - | 20 | - | 25 | - | 30 | - | ns | 1 |
| $\mathrm{t}_{\mathrm{H}}$ | X, Y, RND Hold Time | 3 | - | 3 | - | 2 | - | 0 | - | ns | 1 |
| $t_{\text {PWH }}$ | Clock Pulse Width High | 20 | - | 25 | - | 30 | - | 30 | - | ns | 1 |
| $\mathrm{t}_{\text {PWL }}$ | Clock Pulse Width Low | 20 | - | 25 | - | 30 | - | 30 | - | ns | 1 |
| $\mathrm{t}_{\text {PDP }}$ | Output Clock to P | - | 25 | - | 30 | - | 35 | - | 45 | ns | 1 |
| $t_{\text {ENA }}$ | 3 State Enable Time ${ }^{(2)}$ | - | 25 | - | 30 | - | 40 | - | 45 | ns | 2 |
| $\mathrm{t}_{\text {DIS }}$ | 3 State Disable Time ${ }^{(2)}$ | - | 25 | - | 25 | - | 40 | - | 45 | ns | 2 |
| $\mathrm{t}_{\text {S }}$ | Clock Enable Setput Time (IDT7213 only) | 20 | - | 25 | - | 30 | - | 30 | - | ns | 1 |
| $t_{H}$ | Clock Enable Hold Time (IDT7213 only) | 3 | - | 3 | - | 2 | - | 0 | - | ns | 1 |
| $t_{\text {HCL }}$ | Clock Low Hold Time CLKXY Relative to CLKML (1) (IDT7212 only) | 0 | - | 0 | - | 0 | - | 0 | - | ns | 1 |

NOTES:

1. To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
2. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with loading specified in Fig. 2.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

## NOTE:



Figure 1. AC Output Test Load

1. This parameter is sampled and not $100 \%$ tested.


Figure 2. Output Three State
Delay Load
( $\mathrm{V}_{\mathrm{X}}=\mathbf{0 V}$ or $\mathbf{2 . 6} \mathrm{V}$ )


Diagram shown for HIGH data only. Output transition may be opposite sense.

Figure 3. Set-Up And Hold Time
Figure 4. Three-State Control Timing Diagram


Figure 5. IDT7212 Timing Diagram


Figure 6. IDT7213 Timing Diagram


Figure 7. Simplified Timing Diagram-Typical Application

## SIGNAL DESCRIPTIONS:

## INPUTS:

$X_{I N}\left(X_{11}\right.$ through $\left.X_{0}\right)$
Twelve Multiplicand Data Inputs
$\mathbf{Y}_{\mathrm{IN}}\left(\mathrm{Y}_{11}\right.$ through $\left.\mathrm{Y}_{0}\right)$
Twelve Multiplier Data Inputs

## INPUT CLOCKS (IDT7212 ONLY):

## CLKX

The rising edge of this clock loads the $X_{11}-X_{0}$ data input register along with the two's complement and round registers.

## CLKY

The rising edge of this clock loads the $Y_{11}-Y_{0}$ data input register along with the two's complement and round registers.

## CLKM

The rising edge of this clock loads the Most Significant Product (MSP) register.

## CLKL

The rising edge of this clock loads the Least Significant Product (LSP) register.

## INPUT CLOCKS (IDT7213 ONLY):

## CLK

The rising edge of this clock loads all registers.

## ENX

Register enable for the $\mathrm{X}_{11}-\mathrm{X}_{0}$ data input register along with the two's complement and round registers.

## ENY

Register enable for the $Y_{11}-Y_{0}$ data input register along with the two's complement and round registers.

## ENP

Register enable for the Most Significant Product (MSP) and Least Significant Product (LSP).

## CONTROLS:

## $\mathbf{X}_{\mathbf{M}}, \mathbf{Y}_{\mathbf{M}}$ (TCX, TCY) ${ }^{(1)}$

Mode control inputs for each data word. A low input designates unsigned data input with a high input used for two's complement.

## NOTE:

1. TRW MPY012H/K pin designatıon.

## FA (RS) ${ }^{(1)}$

When the format adjust control is HIGH, a full 24-bit product is selected. When this control is LOW, a left-shifted 23-bit product is selected with the sign bit replicated in the Least Significant Product (LSP). This control is normally HIGH except for certain fractional two's complement applications. (See Multiplier Input/Output Formats.)

## FT

When this control is HIGH, both the Most Significant Product (MSP) and Least Significant Product (LSP) registers are bypassed.

## OEL

Three-state enable for LSP output.

## OEP

Three-state enable for MSP output.

## RND

Round control for the rounding of the Most Significant Product (MSP). When this control is HIGH, a one is added to the Most Significant Bit (MSB) of the Least Significant Product (LSP). Note that this bit depends on the state of the Format Adjust (FA) control. If FA is LOW when RND is HIGH, a one will be added to the $P_{10}$. If FA is HIGH when RND is HIGH, a one will be added to the $P_{11}$. In either case, the LSP output will reflect this addition when RND is HIGH. Note also the rounding always occurs in the positive direction which may introduce a systematic bias. The RND input is registered and clocked in at the rising edge of the logical OR of both CLKX and CLKY.

## OUTPUTS:

MSP ( $\mathbf{P}_{23}$ through $\mathbf{P}_{12}$ ) Most Significant Product Output
LSP ( $\mathbf{P}_{11}$ through $\mathbf{P}_{\mathbf{0}}$ )
Least Significant Product Output


Figure 8. Fractional Two's Complement Notation


Figure 9. Fractional Unsigned Magnitude Notation
DSP7212-017


Figure 10. Fractional Mixed Mode Notation
DSP7212-018

[^6]

Figure 11. Integer Two's Complement Notation


Figure 12. Integer Unsigned Magnitude Notation
DSP7212-020


Figure 13. Integer Mixed Mode Notation

[^7]16x16 BIT PARALLEL CMOS MULTIPLIER

## FEATURES:

- $16 \times 16$ parallel multiplier with double precision product
- High-speed 35 ns clocked multiply time
- Low-power consumption - 200mW typical, less than $1 / 10$ th the power of compatible bipolar parts
- Produced with advanced CEMOS ${ }^{\text {TM }}$ high-performance technology
- IDT7216L is pin and functionally compatible with TRW MPY016H/K and AMD Am29516
- IDT7217L requires only single clock with register enables making it pin and functionally compatible with AMD Am29517
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Single 5V power supply
- Input and output directly TTL compatible
- Three-state output
- Available in SHRINK-DIP, Plastic DIP, LCC, Flatpack, Fine-Pitch LCC, Pin Grid Array and Plastic LCC
- Military product available $100 \%$ screened to Class B


## DESCRIPTION:

The IDT7216/IDT7217 are high-speed, low-power $16 \times 16$ multipliers, ideal for fast, real time digital signal processing
applications. Utilization of a modified Booths algorithm and IDT's high-performance, high-reliability technology, CEMOS, has achieved speeds comparable to bipolar, (35ns max.) at $1 / 10$ th the power consumption.

The IDT7216/IDT7217 are ideal for applications requiring highspeed multiplications such as fast Fourier transform analysis, digital filtering, graphic display systems, speech synthesis and recognition, and in any system requirement where multiplication speeds of a mini/micro computer are inadequate.
All input registers, as well as LSP and MSP output registers, use the same positive edge triggered D-type flip-flop. In the IDT7216, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7217 has only a single clock input (CLK) and three register enables. ENX and $\overline{E N Y}$ control the two input registers, while. $\overline{E N P}$ controls the entire product.

The IDT7216/IDT7217 offer additional flexibility with the FA control and MSPSEL functions. The FA control formats the output for 2's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP. The MSPSEL low selects the MSP to be available at the product output port, while a high selects the LSP to be available. Keeping this pin low will ensure compatibility with the TRW MPY016H.

The IDT7216/IDT7217 Multipliers are 100\% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAMS



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS


*PIN DESIGNATION IN PARENTHESES INDICATES IDT7217 PIN NAME


ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 1.2 | 1.2 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCM }}$ | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | - | - | 0.8 | V |

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ )
for Commercial clocked multiply times of $35,45,55,65 \mathrm{~ns}$ or Military, $40,55,65,75 \mathrm{~ns}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP.(1) MAX. |  |  | MILITARY MIN. TYP.(1) MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \| $\mathrm{Lu}^{\text {l }}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {CC }}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| \| $\mathrm{L}_{\text {LO }}$ | Output Leakage Current | Hi Z, $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0$ to $\mathrm{V}_{\text {CC }}$ | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{ICC}^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at 10MHz ${ }^{(2)}$ | - | 40 | 80 | - | 40 | 100 | mA |
| $\mathrm{I}_{\mathrm{CCO} 1}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 20 | 40 | - | 20 | 50 | mA |
| $\mathrm{I}_{\text {CCQ2 }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \dot{\mathrm{~V}}$ | - | 4 | 20 | - | 4 | 25 | mA |
| $\mathrm{ICC}^{\text {/f }}$ (2,3) | Increase in Power Supply Current/MHz | $V_{C C}=$ Max., f $>10 \mathrm{MHz}$ | - | - | 6 | - | - | 8 | $\begin{aligned} & \mathrm{mA/} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

NOTES:

1. Typical implies $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $I_{C C}$ is measured at 10 MHz and $V_{I N}=T T L$ voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $I_{C C}=80+6(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $I_{C C}=100+8(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

## DC ELECTRICAL CHARACTERISTICS

(Commercial $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, Military $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ) for Commercial clocked multiply times of $75,95,140 \mathrm{~ns}$ or Military, $90,120,185 \mathrm{~ns}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | COMMERCIAL MIN. TYP.(1) MAX. |  |  | MILITARY MIN. TYP.(1) MAX. |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|H_{L}\right\|$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\mathrm{IN}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| $\left\|\mathrm{I}_{\text {LO }}\right\|$ | Output Leakage Current | Hi $\mathrm{Z}, \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }}$, $\mathrm{V}_{\text {OUT }}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 2 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}{ }^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}{ }^{(2)}$ | - | 30 | 60 | - | 30 | 80 | mA |
| $\mathrm{I}_{\mathrm{CCQ1}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 10 | 30 | - | 10 | 30 | mA |
| $\mathrm{I}_{\text {CCQ2 }}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 0.1 | 1.0 | - | 0.1 | 2.0 | mA |
| $\mathrm{I}_{\mathrm{CC}} / \mathrm{f}^{(2,3)}$ | Increase in Power Supply Current/MHz | $V_{C C}=$ Max., $f>10 \mathrm{MHz}$ | - | - | 5 | - | - | 7 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |

## NOTES:

1. Typical implies $V_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{I}_{\mathrm{CC}}$ is measured at 10 MHz and $\mathrm{V}_{I N}=T$ TL voltages. For frequencies greater than 10 MHz , the following equation is used for the commercial range: $\mathrm{I}_{\mathrm{CC}}=60+5(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, $I_{C C}=80+7(f-10)$ where $f=$ operating frequency in MHz .
3. For frequencies greater than 10 MHz .

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 12 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. AC Output Test Load


DSP7216-010
Figure 2. Output Three State Delay Load ( $\mathrm{V}_{\mathrm{x}}=0 \mathrm{~V}$ or 2.6 V )


Diagram shown for HIGH data only. Output transition may be opposite sense.


Figure 4. Three-State Control Timing Diagram

AC ELECTRICAL CHARACTERISTICS MILITARY ${ }^{(3)}\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | IDT7216L-40 <br> IDT7217L-40 <br> MIN. MAX. |  | $\begin{aligned} & \text { IDT7216L-55 } \\ & \text { IDT7217L-55 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { IDT7216L-65 } \\ \text { IDT7217L-65 } \\ \text { MIN. MAX. } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { IDT7216L-75 } \\ & \text { IDT7217L-75 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7216L-90 } \\ & \text { IDT7217L-90 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | IDT7216L-120 <br> IDT7217L-120 <br> MIN. MAX. |  | IDT7216L-185 IDT7217L-185 MIN. MAX. |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {MUC }}$ | Unclocked Multiply Time | - | 60 | - | 75 | - | 85 | - | 95 | - | 125 | - | 160 | - | 230 | ns |
| $t_{M C}$ | Clocked Multiply Time | - | 40 | - | 55 | - | 65 | - | 75 | - | 90 | - | 120 | - | 185 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | X, Y, RND Setup Time | 15 | - | 20 | - | 25 | - | 25 | - | 30 | - | 30 | - | 30 | - | ns |
| $t_{H}$ | X, Y, RND Hold Time | 3 | - | 3 | - | 3 | - | 3 | - | 2 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PWH }}$ | Clock Pulse Width High | 15 | - | 15 | - | 15 | - | 15 | - | 25 | - | 30 | - | 30 | - | ns |
| $t_{\text {PWL }}$ | Clock Pulse Width Low | 15 | - | 15 | - | 15 | - | 15 | - | 25 | - | 30 | - | 30 | - | ns |
| $\mathrm{t}_{\text {PDSEL }}$ | $\overline{\text { MSPSEL }}$ to Product Out | - | 25 | - | 30 | - | 35 | - | 35 | - | 40 | - | 40 | - | 45 | ns |
| $t_{\text {PDP }}$ | Output Clock to P | - | 25 | - | 30 | - | 30 | - | 35 | - | 40 | - | 40 | - | 45 | ns |
| $\mathrm{t}_{\text {PDY }}$ | Output Clock to Y | - | 25 | - | 30 | - | 30 | - | 35 | - | 40 | - | 40 | - | 45 | ns |
| $\mathrm{t}_{\text {ENA }}$ | 3 State Enable Time ${ }^{(2)}$ | - | 25 | - | 25 | - | 35 | - | 40 | - | 40 | - | 40 | - | 45 | ns |
| $\mathrm{t}_{\text {DIS }}$ | 3 State Disable Time ${ }^{(2)}$ | - | 25 | - | 25 | - | 25 | - | 25 | - | 40 | - | 40 | - | 45 | ns |
| $t_{s}$ | Clock Enable Setup Time (IDT7217 only) | 12 | - | 15 | - | 15 | - | 15 | - | 30 | - | 30 | - | 30 | - | ns |
| $t_{H}$ | Clock Enable Hold Time (IDT7217 only) | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $t_{\text {HCL }}$ | Clock Low Hold Time CLKXY Relative to CLKML ${ }^{(1)}$ (IDT7216 only) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
2. Transition is measured $\pm 500 \mathrm{mV}$ form steady state voltage with loading specified in Figure 2.
3. For Test Load, see Figure 1.

AC ELECTRICAL CHARACTERISTICS COMMERCIAL(1) $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | IDT7216L-35 IDT7217L-35 MIN. MAX. |  | IDT7216L-45 IDT7217L-45 MIN. MAX. |  | IDT7216L-55 IDT7217L-55 MIN. MAX. |  | IDT7216L-65 IDT7217L-65 MIN. MAX. |  | IDT7216-75 <br> IDT7217L-75 <br> MIN. MAX. |  | $\begin{aligned} & \text { IDT7216L-90 } \\ & \text { IDT7217L-90 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { IDT7216L-140 } \\ \text { IDT7217L-140 } \\ \text { MIN. MAX. } \end{array}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {muc }}$ | Unclocked Multiply Time | - | 55 | - | 65 | - | 75 | - | 85 | - | 100 | - | 125 | - | 180 | ns |
| $\mathrm{t}_{\text {MC }}$ | Clocked Multiply Time | - | 35 | - | 45 | - | 55 | - | 65 | - | 75 | - | 90 | - | 140 | ns |
| $t_{s}$ | X, Y, RND Setup Time | 12 | - | 15 | - | 20 | - | 20 | - | 25 | - | 25 | - | 25 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | X, Y, RND Hold Time | 3 | - | 3 | - | 3 | - | 3 | - | 2 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PWH }}$ | Clock Pulse Width High | 10 | - | 15 | - | 15 | - | 15 | - | 20 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\text {PWL }}$ | Clock Pulse Width Low | 10 | - | 15 | - | 20 | - | 20 | - | 20 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\text {PDSEL }}$ | MSPSEL to Product Out | - | 25 | - | 25 | - | 25 | - | 30 | - | 30 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\text {PDP }}$ | Output Clock to P | - | 25 | - | 25 | - | 30 | - | 30 | - | 35 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\text {PDY }}$ | Output Clock to Y | - | 25 | - | 25 | - | 30 | - | 30 | - | 35 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\text {ENA }}$ | 3 State Enable Time ${ }^{(2)}$ | - | 25 | - | 25 | - | 30 | - | 35 | - | 35 | - | 35 | - | 40 | ns |
| $t_{\text {dis }}$ | 3 State Disable Time ${ }^{(2)}$ | - | 22 | - | 22 | - | 25 | - | 25 | - | 30 | - | 30 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Clock Enable Setup Time (IDT7217 Only) | 10 | - | 10 | - | 10 | - | 10 | - | 25 | - | 25 | - | 25 | - | ns |
| ${ }^{\text {H }}$ | Clock Enable Hold Time (IDT7217 Only) | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\mathrm{HCL}}$ | Clock Low Hold Time CLKXY Relative to CLKML(1) <br> (IDT7216 Only) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. For Test Load, see Figure 1.


Figure 5. IDT7216 Timing Diagram


Figure 6. IDT7217 Timing Diagram


Figure 7. Simplified Timing Diagram- Typical Application

## SIGNAL DESCRIPTIONS:

## INPUTS:

$X_{I N}\left(X_{15}\right.$ through $\left.X_{0}\right)$
Sixteen Multiplicand Data Inputs.
$\mathbf{Y}_{\mathbf{I N}}\left(\mathbf{Y}_{15}\right.$ through $\left.\mathbf{Y}_{\mathbf{0}}\right)$
Sixteen Multiplier Data Inputs. (This is also an output port for $\mathrm{P}_{15-0}$.)

## INPUT CLOCKS (IDT7216 ONLY):

## CLKX

The rising edge of this clock loads the $\mathrm{X}_{15-0}$ data input register along with the $X$ mode and round registers.

## CLKY

The rising edge of this clock loads the $\mathrm{Y}_{15-0}$ data input register along with the Y mode and round registers.

## CLKM

The rising edge of this clock loads the Most Significant Product (MSP) register.

## CLKL

The rising edge of this clock loads the Least Significant Product (LSP) register.

## INPUT CLOCKS (IDT7217 ONLY):

## CLK

The rising edge of this clock loads all registers.
ENX
Register enable for the $\mathrm{X}_{15-0}$ data input register along with the $X$ mode and round registers.
ENY
Register enable for the $Y_{15-0}$ data input register along with the $Y$ mode and round registers.
ENP
Register enable for the Most Significant Product (MSP) and Least Significant Product (LSP).

## CONTROLS:

$\mathbf{X}_{M}, \mathbf{Y}_{\mathrm{M}}$ (TCX, $^{\text {TCY }}{ }^{(\mathbf{1})}$
Mode control inputs for each data word. A LOW input designates unsigned data input and a HIGH input designates two's complement.

NOTE:

1. TRW MPY016H/K pin designation.

FA (RS) ${ }^{(1)}$
When the format adjust control is HIGH, a full 32-bit product is selected. When this control is LOW, a left-shifted 31-bit product is selected with the sign bit replicated in the Least Significant Product (LSP). This control is normally HIGH except for certain fractional two's complement applications. (See Multiplier Input/ Output Formats.)
FT
When this control is HIGH, both the Most Significant Product (MSP) and Least Significant Product (LSP) registers are transparent.

## $\overline{O E L}$

Three-state enable for routing LSP through $\mathrm{Y}_{\mathrm{IN}} /$ LSP ${ }_{\text {OUT }}$ port.

## $\overline{\text { OEP }}$

Three-state enable for the product output port.

## RND

Round control for the rounding of the Most Significant Product (MSP). When this control is HIGH, a one is added to the Most Significant Bit (MSB) of the Least Significant Product (LSP). Note that this bit depends on the state of the format adjust (FA) control. If FA is LOW when RND is HIGH, a one will be added to the $2^{-r 6}$-bit ( $P_{14}$ ). If FA is HIGH when RND is HIGH, a one will be added to the $2^{-15}$-bit $\left(\mathrm{P}_{15}\right)$. In either case, the LSP output will reflect this addition when RND is HIGH. Note also that rounding always occurs in the positive direction which may introduce a systematic bias. The RND input is registered and clocked in at the rising edge of the logical OR of both CLKX and CLKY.

## MSPSEL

When the MSPSEL is LOW, the Most Significant Product (MSP) is selected. When HIGH, the Least Significant Product (LSP) is available at the product output port.

## OUTPUTS:

MSP ( $\mathbf{P}_{31}$ through $\mathbf{P}_{16}$ )
Most Significant Product Output.
LSP ( $\mathbf{P}_{15}$ through $\mathbf{P}_{0}$ )
Least Significant Product Output.
$\mathbf{Y}_{15-0}$ LSSPout ( $\mathbf{Y}_{15}$ through $\mathbf{Y}_{0}$ or $\mathbf{P}_{15}$ through $\mathbf{P}_{\mathbf{0}}$ )
Least Significant Product (LSP) Output available when OEL is LOW. This is also an output port for $\mathrm{Y}_{15-0}$.
Figure 9. Fractional Unsigned Magnitude Notation



Figure 10. Fractional Mixed Mode Notation


Figure 11. Integer Two's Complement Notation
*In this format an overflow occurs in the attempted multiplication of the two's complement number $1000 \ldots 0$ with 1000.00 yielding an erroneous product of -1 in the fraction case and $-2^{30}$ in the integer case.


Figure 12. Integer Unsigned Magnitude Notation


Figure 13. Integer Mixed Mode Notation


## FEATURES:

- Pin and functionally compatible with Weitek 1264/1265
- Low-power ( 750 mW typical per device) operation
- Single 5 volt supply - no need for two supplies
- Advanced CEMOS ${ }^{\text {rw }}$ II 1.5 micron technology
- Fully conforms to the requirements of IEEE Standard 754, version 10.0 for full 32 -bit and 64 -bit multiply and arithmetic operations.
- Very high-speed operation
-10 megaflops ( 100 ns ) pipelined ALU operation (add/subtract/convert/compare)
- 10 megaflops (100ns) pipelined 32-bit (single precision) multiplications
-5 megaflops (200ns) pipelined 64-bit (double precision) multiplications
- Full floating point function arithmetic logic unit including:
- Add
-Subtract
- Absolute Value
- Compare
-Conversion to and from two's complement integer
- Flexible system design
- Three 32-bit ports allow two data inputs and one result output every 50 ns
-One, two, or three port architectures supported
-Single phase, edge-triggered clock interface, with fully registered TTL compatible inputs and outputs
- Standard 144-pin grid array package


## DESCRIPTION:

The IDT72264 floating-point multiplier and the IDT72265 floating-point ALU provide high-speed 32-bit and 64-bit floatingpoint processing capability.

The IDT72264/265 are fabricated using IDT's advanced CEMOS II 1.5 micron technology and are capable of a total multiply latency (time required from the input of the operand until
the result can be used by another device) of 400 ns for single precision and 500 ns for double precision multiplications. This ultra-high speed performance is achieved by combining both state-of-the-art CEMOS technology and advanced circuit design techniques.

For signal processing applications, where higher throughput speeds are required, operations including the function specification can be pipelined. For single precision multiplications, new operands can be loaded and a product unloaded every 100ns while double precision multiplies can be accomplished at a 200 ns rate. The IDT72265 ALU executes all operations at a 100ns pipelined throughput. All operations including the function specification are pipelined so there is no penalty for interleaving various functions. The on-chip pipeline is automatically advanced using internal timers, so explicit pipeline flushing is not required.

This flexible two-chip set operates in full conformance with the requirements of IEEE standard 754 revision 10.0. It performs operations on single (32-bit) and double (64-bit) precision operands as well as conversion to 32-bit two's complement integers (IDT72265 only). The IDT72264/265 accommodates all rounding modes, infinity and reserved operand representations, and the treatment of exceptions, such as overflow, underflow, invalid and inexact operations. Exact conformance to the standards ensures complete software portability between prototype development and final application. A "FAST" mode eliminates the time penalty for denormalized numbers by substituting zero for a denormalized number.

The flexible input/output architecture of these devices allows them to be used in systems with one, two, or three 32-bit buses, or one 64-bit bus. Fully registered inputs and outputs, separately controlled, are loaded on each positive-going transition of the clock.

A 6-bit function control determines the arithmetic function to be performed while a 4-bit status output flags arithmetic exceptions and conditions. Both the function inputs and status outputs propagate along with the data to ease system design timing.

## FUNCTIONAL BLOCK DIAGRAM

IDT72264 FLOATING POINT MULTIPLIER


DSP72265-002

FUNCTIONAL BLOCK DIAGRAM IDT72265 FLOATING POINT ALU


## PIN CONFIGURATION



CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO $64 \times 4$-BIT AND $64 \times 5$-BIT

## ADVANCE INFORMATION IDT72401/02/03/04

## FEATURES:

- First-In, First-Out dual-port memory
- $64 \times 4$ organization (IDT72401/IDT72403) $64 \times 5$ organization (IDT72402/IDT72404)
- Low-power consumption
-Commercial - Active: 375 mW
-Military - Active: 450 mW
- Maximum shift rate
-15 MHz (IDT72401/IDT72402)
-25 MHz (IDT72403/IDT72404)
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- IDT72401/02 pin and functionally compatible with MM167401/02
- IDT72403/04 have Output Enable pin to enable output data
- High-speed data communications applications
- High-performance CEMOS ${ }^{\text {Tw }}$ technology
- Available in DIP and LCC
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72401 and IDT72403 are asynchronous, high-performance First-In, First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous, high-
performance First-In, First-Out memories organized 64 words by 5 bits. The IDT72403 and IDT72404 also have an Output Enable ( $\overline{\mathrm{OE}})$ pin. The FIFOs accept 4-bit or 5-bit data at the data input ( $\mathrm{D}_{0}-\mathrm{D}_{3,4}$ ). The stored data stack up on a first-in, first-out basis.

* Shift Out (SO) signal causes the data at the next to last word to shift to the output and all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH), or to signal when the FIFO is full (IR = LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output contains valid data ( $\mathrm{OR}=\mathrm{HIGH}$ ), or to indicate that the FIFO is empty ( $O R=$ LOW). The Output Ready signal can also be used to cascade multiple devices together.
Width expansion is accomplished by logically AND-ing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The input Ready pin of the receiving device is connected to the Shift Out pin of the sending device, and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous, allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 25 MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

FUNCTIONAL BLOCK DIAGRAM


DSP72401-001

PIN CONFIGURATIONS
$\begin{array}{ll}\text { IDT72401 } & \text { IDT72402 } \\ \text { IDT72403 } & \text { IDT72404 }\end{array}$


DSP72401-002

> DIP TOP VIEW


DSP72401-004

> LCC
> TOP VIEW


DSP72401-003 DIP TOP VIEW


DSP72401-005

TOP VIEW

## NOTE:

1. Pin 1: NC - No Connection IDT72401

OE - IDT72403
2. Pin 1: NC - No Connection IDT72402
$\overline{\mathrm{OE}}$ - IDT72404


## FEATURES:

- First-In, First-Out dual-port memory
- $64 \times 5$ organization
- Low-power consumption
- Active: 200 mW (typical)
- RAM-based internal structure allows for fast fall-through time -35 MHz
- Asynchronous and simultaneous read and write
- Cascadable by both word depth and/or bit width
- Half-full and Almost-full/Empty status flags
- IDT72413 is pin and functionally compatible with MMI67413
- High-speed data communications applications
- Bidirectional and rate buffer applications
- High-performance CEMOS ${ }^{\text {m }}$ technology
- Available in DIP and LCC
- Military product available, $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72413 is a $64 \times 5$, high-speed First-In, First-Out (FIFO) that loads and empties data on a first-in, first-out basis. It is cascadable in both word depth and/or bit width.
The FIFO has a Half-full flag, which signals when it has 32 or more words in memory. The Almost Full/Empty flag is active when there are 56 or more words in memory, or when there are 8 or less words in memory.
The IDT72413 is pin and functionally compatible to the MMI 67413 . It operates at a shift rate of 35 MHz . This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers.
The IDT72413 is fabricated using IDT's high-performance CEMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.

FUNCTIONAL BLOCK DIAGRAM


DSP72413-001

## PIN CONFIGURATION



DSP72413-002
DIP
TOP VIEW

Digital Signal Processing Ordering Information
Integrated Device lechnology Inc

| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7201LA35P | 35 | 100 | P28 | Com'l. |
| IDT7201LA35J |  |  | J32 |  |
| IDT7201LA35D |  |  | D28-1 |  |
| IDT7201LA35L |  |  | L32 |  |
| IDT7201LA40DB | 40 | 120 | D28-1 | Mil. |
| IDT7201LA40LB |  |  | L32 |  |
| IDT7201LA50P | 50 | 80 | P28 | Com'l. |
| IDT7201LA50J |  |  | J32 |  |
| IDT7201LA50D |  |  | D28-1 |  |
| IDT7201LA50L |  |  | L32 |  |
| IDT7201LA50DB |  | 100 | D28-1 | Mil. |
| IDT7201LA50LB |  |  | L32 |  |
| IDT7201LA65P | 65 | 80 | P28 | Com'I. |
| IDT7201LA65J |  |  | J32 |  |
| IDT7201LA65D |  |  | D28-1 |  |
| IDT7201LA65L |  |  | L32 |  |
| IDT7201LA65DB |  | 100 | D28-1 | Mil. |
| IDT7201LA65LB |  |  | L32 |  |
| IDT7201LA80P | 80 | 80 | P28 | Com'I. |
| IDT7201LA80J |  |  | J32 |  |
| IDT7201LA80D |  |  | D28-1 |  |
| IDT7201LA80L |  |  | L32 |  |
| IDT7201LA80DB |  | 100 | D28-1 | Mil. |
| IDT7201LA80LB |  |  | L32 |  |
| IDT7201LA120P | 120 | 80 | P28 | Com'l. |
| IDT7201LA120J |  |  | J32 |  |
| IDT7201LA120D |  |  | D28-1 |  |
| IDT7201LA120L |  |  | L32 |  |
| IDT7201LA120DB |  | 100 | D28-1 | Mil. |
| IDT7201LA120LB |  |  | L32 |  |
| IDT7201SA35P | 35 | 100 | P28 | Com'l. |
| IDT7201SA35J |  |  | J32 |  |
| IDT7201SA35D |  |  | D28-1 |  |
| IDT7201SA35L |  |  | L32 |  |
| IDT7201SA40DB | 40 | 120 | D28-1 | Mil. |
| IDT7201SA40LB |  |  | L32 |  |
| IDT7201SA50P | 50 | 80 | P28 | Com'l. |
| IDT7201SA50J |  |  | J32 |  |
| IDT7201SA50D |  |  | D28-1 |  |
| IDT7201SA50L |  |  | L32 |  |
| IDT7201SA50DB |  | 100 | D28-1 | Mil. |
| IDT7201SA50LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED <br> (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{Cc}}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7201SA65P | 65 | 80 | P28 | Com'l. |
| IDT7201SA65J |  |  | J32 |  |
| IDT7201SA65D |  |  | D28-1 |  |
| IDT7201SA65L |  |  | L32 |  |
| IDT7201SA65DB |  | 100 | D28-1 | Mil. |
| IDT7201SA56LB |  |  | L32 |  |
| IDT7201SA80P | 80 | 80 | P28 | Com'l. |
| IDT7201SA80J |  |  | J32 |  |
| IDT7201SA80D |  |  | D28-1 |  |
| IDT7201SA80L |  |  | L32 |  |
| IDT7201SA80DB |  | 100 | D28-1 | Mil. |
| IDT7201SA80LB |  |  | L32 |  |
| IDT7201SA120P | 120 | 80 | P28 | Com'l. |
| IDT7201SA120J |  |  | J32 |  |
| IDT7201SA120D |  |  | D28-1 |  |
| IDT7201SA120L |  |  | L32 |  |
| IDT7201SA120DB |  | 100 | D28-1 | Mil. |
| IDT7201SA120LB |  |  | L32 |  |
| IDT7201L35P | 35 | 100 | P28 | Com'l. |
| IDT7201L35J |  |  | J32 |  |
| IDT7201L35D |  |  | D28-1 |  |
| IDT7201L35L |  |  | L32 |  |
| IDT7201L40DB | 40 | 120 | D28-1 | Mil. |
| IDT7201L40L.B |  |  | L32 |  |
| IDT7201L50P | 50 | 80 | P28 | Com'l. |
| IDT7201L50J |  |  | J32 |  |
| IDT7201L50D |  |  | D28-1 |  |
| IDT7201L50L |  |  | L32 |  |
| IDT7201L50DB |  | 100 | D28-1 | Mil. |
| IDT7201L50LB |  |  | L32 |  |
| IDT7201L65P | 65 | 80 | P28 | Com'l. |
| IDT7201L65J |  |  | J32 |  |
| IDT7201L65D |  |  | D28-1 |  |
| IDT7201L65L |  |  | L32 |  |
| IDT7201L65DB |  | 100 | D28-1 | Mil. |
| IDT7201L65LB |  |  | L32 |  |
| IDT7201L80P | 80 | 80 | P28 | Com'l. |
| IDT7201L80J |  |  | J32 |  |
| IDT7201L80D |  |  | D28-1 |  |
| IDT7201L80L |  |  | L32 |  |
| IDT7201L80DB |  | 100 | D28-1 | Mil. |
| IDT7201L80LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\text { MAX. })}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7201L120P | 120 | 80 | P28 | Com'l. |
| IDT7201L120J |  |  | J32 |  |
| IDT7201L120D |  |  | D28-1 |  |
| IDT7201L120L |  |  | L32 |  |
| IDT7201L120DB |  | 100 | D28-1 | Mil. |
| IDT7201L120LB |  |  | L32 |  |
| IDT7201S35P | 35 | 100 | P28 | Com'l. |
| IDT7201S35J |  |  | J32 |  |
| IDT7201S35D |  |  | D28-1 |  |
| IDT7201S35L |  |  | L32 |  |
| IDT7201S40DB | 40 | 120 | D28-1 | Mil. |
| IDT7201S40LB |  |  | L32 |  |
| IDT7201S50P | 50 | 80 | P28 | Com'l. |
| IDT7201S50J |  |  | $J 32$ |  |
| IDT7201S50D |  |  | D28-1 |  |
| IDT7201S50L |  |  | L32 |  |
| IDT7201S50DB |  | 100 | D28-1 | Mil. |
| IDT7201S50LB |  |  | L32 |  |
| IDT7201S65P | 65 | 80 | P28 | Com'l. |
| IDT7201S65J |  |  | J32 |  |
| IDT7201S65D |  |  | D28-1 |  |
| IDT7201S65L |  |  | L32 |  |
| IDT7201S65DB |  | 100 | D28-1 | Mil. |
| IDT7201S65LB |  |  | L32 |  |
| IDT7201S80P | 80 | 80 | P28 | Com'l. |
| IDT7201S80J |  |  | J32 |  |
| IDT7201S80D |  |  | D28-1 |  |
| IDT7201S80L |  |  | L32 |  |
| IDT7201S80DB |  | 100 | D28-1 | Mil. |
| IDT7201S80LB |  |  | L32 |  |
| IDT7201S120P | 120 | 80 | P28 | Com'l. |
| IDT7201S120J |  |  | J32 |  |
| IDT7201S120D |  |  | D28-1 |  |
| IDT7201S120L |  |  | L32 |  |
| IDT7201S120DB |  | 100 | D28-1 | Mil. |
| IDT7201S120LB |  |  | L32 |  |
| IDT7202LA35P | 35 | 100 | P28 | Com'l. |
| IDT7202LA35J |  |  | J32 |  |
| IDT7202LA35D |  |  | D28-1 |  |
| IDT7202LA35L |  |  | L32 |  |
| IDT7202LA40DB | 40 | 120 | D28-1 | Mil. |
| IDT7202LA40LB |  |  | L32 |  |
| IDT7202LA50P | 50 | 80 | P28 | Com'l. |
| IDT7202LA50J |  |  | J32 |  |
| IDT7202LA50D |  |  | D28-1 |  |
| IDT7202LA50L |  |  | L32 |  |
| IDT7202LA50DB |  | 100 | D28-1 | Mil. |
| IDT7202LA50LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\left.\mathrm{I}_{\mathrm{Cc}}^{(\text {MAX. }}\right)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7202LA65P | 65 | 80 | P28 | Com'l. |
| IDT7202LA65J |  |  | J32 |  |
| IDT7202LA65D |  |  | D28-1 |  |
| IDT7202LA65L |  |  | L32 |  |
| IDT7202LA65DB |  | 100 | D28-1 | Mil. |
| IDT7202LA65LB |  |  | L32 |  |
| IDT7202LA80P | 80 | 80 | P28 | Com'l. |
| IDT7202LA80J |  |  | J32 |  |
| IDT7202LA80D |  |  | D28-1 |  |
| IDT7202LA80L |  |  | L32 |  |
| IDT7202LA80DB |  | 100 | D28-1 | Mil. |
| IDT7202LA80LB |  |  | L32 |  |
| IDT7202LA120P | 120 | 80 | P28 | Com'l. |
| IDT7202LA120J |  |  | J32 |  |
| IDT7202LA120D |  |  | D28-1 |  |
| IDT7202LA120L |  |  | L32 |  |
| IDT7202LA120DB |  | 100 | D28-1 | Mil. |
| IDT7202LA120LB |  |  | L32 |  |
| IDT7202SA35P | 35 | 100 | P28 | Com'l. |
| IDT7202SA35J |  |  | J32 |  |
| IDT7202SA35D |  |  | D28-1 |  |
| IDT7202SA35L |  |  | L32 |  |
| IDT7202SA40DB | 40 | 120 | D28-1 | Mil. |
| IDT7202SA40LB |  |  | L32 |  |
| IDT7202SA50P | 50 | 80 | P28 | Com'l. |
| IDT7202SA50J |  |  | J32 |  |
| IDT7202SA50D |  |  | D28-1 |  |
| IDT7202SA50L |  |  | L32 |  |
| IDT7202SA50DB |  | 100 | D28-1 | Mil. |
| IDT7202SA50LB |  |  | L32 |  |
| IDT7202SA65P | 65 | 80 | P28 | Com'l. |
| IDT7202SA65J |  |  | J32 |  |
| IDT7202SA65D |  |  | D28-1 |  |
| IDT7202SA65L |  |  | L32 |  |
| IDT7202SA65DB |  | 100 | D28-1 | Mil. |
| IDT7202SA65LB |  |  | L32 |  |
| IDT7202SA80P | 80 | 80 | P28 | Com'l. |
| IDT7202SA80J |  |  | J32 |  |
| IDT7202SA80D |  |  | D28-1 |  |
| IDT7202SA80L |  |  | L32 |  |
| IDT7202SA80DB |  | 100 | D28-1 | Mil. |
| IDT7202SA80LB |  |  | L32 |  |
| IDT7202SA120P | 120 | 80 | P28 | Com'l. |
| IDT7202SA120J |  |  | J32 |  |
| IDT7202SA120D |  |  | D28-1 |  |
| IDT7202SA120L |  |  | L32 |  |
| IDT7202SA120DB |  | 100 | D28-1 | Mil. |
| IDT7202SA120LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED ( ns ) | $\underset{(\mathrm{mA})}{\mathrm{Icc}(\text { MAX. })}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7202L35P | 35 | 100 | P28 | Com'l. |
| IDT7202L35J |  |  | J32 |  |
| IDT7202L35D |  |  | D28-1 |  |
| IDT7202L35L |  |  | L32 |  |
| IDT7202L40DB | 40 | 120 | D28-1 | Mil. |
| IDT7202L40LB |  |  | L32 |  |
| IDT7202L50P | 50 | 80 | P28 | Com'l. |
| IDT7202L50J |  |  | J32 |  |
| IDT7202L50D |  |  | D28-1 |  |
| IDT7202L50L |  |  | L32 |  |
| IDT7202L50DB |  | 100 | D28-1 | Mil. |
| IDT7202L50LB |  |  | L32 |  |
| IDT7202L65P | 65 | 80 | P28 | Com'l. |
| IDT7202L65J |  |  | J32 |  |
| IDT7202L65D |  |  | D28-1 |  |
| IDT7202L65L |  |  | L32 |  |
| IDT7202L65DB |  | 100 | D28-1 | Mil. |
| IDT7202L65LB |  |  | L32 |  |
| IDT7202L80P | 80 | 80 | P28 | Com'l. |
| IDT7202L80J |  |  | J32 |  |
| IDT7202L80D |  |  | D28-1 |  |
| IDT7202L80L |  |  | L32 |  |
| IDT7202L80DB |  | 100 | D28-1 | Mil. |
| IDT7202L80LB |  |  | L32 |  |
| IDT7202L120P | 120 | 80 | P28 | Com'l. |
| IDT7202L120J |  |  | J32 |  |
| IDT7202L120D |  |  | D28-1 |  |
| IDT7202L120L |  |  | L32 |  |
| IDT7202L120DB |  | 100 | D28-1 | Mil. |
| IDT7202L120LB |  |  | L32 |  |
| IDT7202S35P | 35 | 100 | P28 | Com'l. |
| IDT7202S35J |  |  | J32 |  |
| IDT7202S35D |  |  | D28-1 |  |
| IDT7202S35L |  |  | L32 |  |
| IDT7202S40DB | 40 | 120 | D28-1 | Mil. |
| IDT7202S40LB |  |  | L32 |  |
| IDT7202S50P | 50 | 80 | P28 | Com'l. |
| IDT7202S50J |  |  | J32 |  |
| IDT7202S50D |  |  | D28-1 |  |
| IDT7202S50L |  |  | L32 |  |
| IDT7202S50DB |  | 100 | D28-1 | Mil. |
| IDT7202S50LB |  |  | L32 |  |
| IDT7202S65P | 65 | 80 | P28 | Com'l. |
| IDT7202S65J |  |  | J32 |  |
| IDT7202S65D |  |  | D28-1 |  |
| IDT7202S65L |  |  | L32 |  |
| IDT7202S65DB |  | 100 | D28-1 | Mil. |
| IDT7202S65LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED <br> ( ns ) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7202S80P | 80 | 80 | P28 | Com'l. |
| IDT7202S80J |  |  | J32 |  |
| IDT7202S80D |  |  | D28-1 |  |
| IDT7202S80L |  |  | L32 |  |
| IDT7202S80DB |  | 100 | D28-1 | Mil. |
| IDT7202S80LB |  |  | L32 |  |
| IDT7202S120P | 120 | 80 | P28 | Com'l. |
| IDT7202S120J |  |  | J32 |  |
| IDT7202S120D |  |  | D28-1 |  |
| IDT7202S120L |  |  | L32 |  |
| IDT7202S120DB |  | 100 | D28-1 | Mil. |
| IDT7202S120LB |  |  | L32 |  |
|  |  |  |  |  |
| IDT7203L50P | 50 | 120 | P28 | Com'l. |
| IDT7203L50D |  |  | D28-1 |  |
| IDT7203L50C |  |  | D28-3 |  |
| IDT7203L50L |  |  | L32 |  |
| IDT7203L50DB |  | 150 | D28-1 | Mil. |
| IDT7203L50CB |  |  | D28-3 |  |
| IDT7203L50LB |  |  | L32 |  |
| IDT7203L65P | 65 | 120 | P28 | Com'l. |
| IDT7203L65D |  |  | D28-1 |  |
| IDT7203L65C |  |  | D28-3 |  |
| IDT7203L65L |  |  | L32 |  |
| IDT7203L65DB |  | 150 | D28-1 | Mil. |
| IDT7203L65CB |  |  | D28-3 |  |
| IDT7203L65LB |  |  | L32 |  |
| IDT7203L80P | 80 | 120 | P28 | Com'l. |
| IDT7203L80D |  |  | D28-1 |  |
| IDT7203L80C |  |  | D28-3 |  |
| IDT7203L80L |  |  | L32 |  |
| IDT7203L80DB |  | 150 | D28-1 | Mil. |
| IDT7203L80CB |  |  | D28-3 |  |
| IDT7203L80LB |  |  | L32 |  |
| IDT7203L120P | 120 | 120 | P28 | Com'l. |
| IDT7203L120D |  |  | D28-1 |  |
| IDT7203L120C |  |  | D28-3 |  |
| IDT7203L120L |  |  | L32 |  |
| IDT7203L120DB |  | 150 | D28-1 | Mil. |
| IDT7203L120CB |  |  | D28-3 |  |
| IDT7203L120LB |  |  | L32 |  |
| IDT7203S50P | 50 | 120 | P28 | Com'l. |
| IDT7203S50D |  |  | D28-1 |  |
| IDT7203S50C |  |  | D28-3 |  |
| IDT7203S50L |  |  | L32 |  |
| IDT7203S50DB |  | 150 | D28-1 | Mil. |
| IDT7203S50CB |  |  | D28-3 |  |
| IDT7203S50LB |  |  | L32 |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{Icc}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. <br> TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7203S65P | 65 | 120 | P28 | Com'l. |
| IDT7203S65D |  |  | D28-1 |  |
| IDT7203S65C |  |  | D28-3 |  |
| IDT7203S65L |  |  | L32 |  |
| IDT7203S65DB |  | 150 | D28-1 | Mil. |
| IDT7203S65CB |  |  | D28-3 |  |
| IDT7203S65LB |  |  | L32 |  |
| IDT7203S80P | 80 | 120 | P28 | Com'l. |
| IDT7203S80D |  |  | D28-1 |  |
| IDT7203S80C |  |  | D28-3 |  |
| IDT7203S80L |  |  | L32 |  |
| IDT7203S80DB |  | 150 | D28-1 | Mil. |
| IDT7203S80CB |  |  | D28-3 |  |
| IDT7203S80LB |  |  | L32 |  |
| IDT7203S120P | 120 | 120 | P28 | Com'l. |
| IDT7203S120D |  |  | D28-1 |  |
| IDT7203S120C |  |  | D28-3 |  |
| IDT7203S120L |  |  | L32 |  |
| IDT7203S120DB |  | 150 | D28-1 | Mil. |
| IDT7203S12CB |  |  | D28-3 |  |
| IDT7203S120LB |  |  | L32 |  |
|  |  |  |  |  |
| IDT7204L50P | 50 | 120 | P28 | Com'l. |
| IDT7204L50D |  |  | D28-1 |  |
| IDT7204L50C |  |  | D28-3 |  |
| IDT7204L50L |  |  | L32 |  |
| IDT7204L50DB |  | 150 | D28-1 | Mil. |
| IDT7204L50CB |  |  | D28-3 |  |
| IDT7204L50LB |  |  | L32 |  |
| IDT7204L65P | 65 | 120 | P28 | Com'l. |
| IDT7204L65D |  |  | D28-1 |  |
| IDT7204L65C |  |  | D28-3 |  |
| IDT7204L65L |  |  | L32 |  |
| IDT7204L65DB |  | 150 | D28-1 | Mil. |
| IDT7204L65CB |  |  | D28-3 |  |
| IDT7204L65LB |  |  | L32 |  |
| IDT7204L80P | 80 | 120 | P28 | Com'l. |
| IDT7204L80D |  |  | D28-1 |  |
| IDT7204L80C |  |  | D28-3 |  |
| IDT7204L80L |  |  | L32 |  |
| IDT7204L80DB |  | 150 | D28-1 | Mil. |
| IDT7204L80CB |  |  | D28-3 |  |
| IDT7204L80LB |  |  | L32 |  |
| IDT7204L120P | 120 | 120 | P28 | Com'l. |
| IDT7204L120D |  |  | D28-1 |  |
| IDT7204L120C |  |  | D28-3 |  |
| IDT7204L120L |  |  | L32 |  |
| IDT7204L120DB |  | 150 | D28-1 | Mil. |
| IDT7204L120CB |  |  | D28-3 |  |
| IDT7204L120LB |  |  | L32 |  |


| ORDER PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ns) } \end{gathered}$ | Icc (MAX) (mA) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7204S50P | 50 | 120 | P28 | Com'l. |
| IDT7204S50D |  |  | D28-1 |  |
| IDT7204S50C |  |  | D28-3 |  |
| IDT7204S50L |  |  | L32 |  |
| IDT7204S50DB |  | 150 | D28-1 | Mil. |
| IDT7204S50CB |  |  | D28-3 |  |
| IDT7204S50LB |  |  | L32 |  |
| IDT7204S65P | 65 | 120 | P28 | Com'l. |
| IDT7204S65D |  |  | D28-1 |  |
| IDT7204S65C |  |  | D28-3 |  |
| IDT7204S65L |  |  | L32 |  |
| IDT7204S65DB |  | 150 | D28-1 | Mil. |
| IDT7204S65CB |  |  | D28-3 |  |
| IDT7204S65LB |  |  | L32 |  |
| IDT7204S80P | 80 | 120 | P28 | Com'l. |
| IDT7204S80D |  |  | D28-1 |  |
| IDT7204S80C |  |  | D28-3 |  |
| IDT7204S80L |  |  | L32 |  |
| IDT7204S80DB |  | 150 | D28-1 | Mil. |
| IDT7204S80CB |  |  | D28-3 |  |
| IDT7204S80LB |  |  | L32 |  |
| IDT7204S120P | 120 | 120 | P28 | Com'l. |
| IDT7204S120D |  |  | D28-1 |  |
| IDT7204S120C |  |  | D28-3 |  |
| IDT7204S120L |  |  | L32 |  |
| IDT7204S120DB |  | 150 | D28-1 | Mil. |
| IDT7204S120CB |  |  | D28-3 |  |
| IDT7204S120LB |  |  | L32 |  |
|  |  |  |  |  |
| IDT72064 | Consult Factory |  |  |  |
|  |  |  |  |  |
| IDT72065 | Consult Factory |  |  |  |
|  |  |  |  |  |
| ORDER PART NUMBER |  | EED | PACKAGE TYPE | OPER. TEMP. |
| IDT7209L30P |  | 30 | P64 | Com'l |
| IDT7209L30C |  |  | D64 |  |
| IDT7209L30XC |  |  | D68 |  |
| IDT7209L30L |  |  | L68-1 |  |
| IDT7209L40CB |  | 40 | D64 | Mil. |
| IDT7209L40XCB |  |  | D68 |  |
| IDT7209L40LB |  |  | L68-1 |  |
| 1DT7209L45P |  | 45 | P64 | Com'l. |
| IDT7209L45C |  |  | D64 |  |
| IDT7209L45XC |  |  | D68 |  |
| IDT7209L45L |  |  | L68-2 |  |
| IDT7209L55CB |  | 55 | D64 | Mil. |
| IDT7209L55XCB |  |  | D68 |  |
| IDT7209L55LB |  |  | L68-2 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT7209L65P | 45 | P64 | Com'l. |
| IDT7209L65C |  | D64 |  |
| IDT7209L65XC |  | D68 |  |
| IDT7209L65L |  | L68-2 |  |
| IDT7209L75CB | 75 | D64 | Mil. |
| IDT7209L75XCB |  | D68 |  |
| IDT7209L75LB |  | L68-2 |  |
| IDT7209L100P | 100 | P64 | Com'l. |
| IDT7209L100C |  | D64 |  |
| IDT7209L100XC |  | D68 |  |
| IDT7209L100L |  | L68-2 |  |
| IDT7209L120CB | 120 | D64 | Mil. |
| IDT7209L120XCB |  | D68 |  |
| IDT7209L120LB |  | L68-2 |  |
| IDT7209L135P | 135 | P64 | Com'l. |
| IDT7209L135C |  | D64 |  |
| IDT7209L135XC |  | D68 |  |
| IDT7209L135L |  | L68-2 |  |
| IDT7209L170CB | 170 | D64 | Mil. |
| IDT7209L170XCB |  | D68 |  |
| IDT7209L170LB |  | L68-2 |  |
| IDT7210L35P | 35 | P64 | Com'l. |
| IDT7210L35J |  | J68 |  |
| IDT7210L35C |  | D64 |  |
| IDT7210L35XC |  | D68 |  |
| IDT7210L35L |  | L68-1 |  |
| IDT7210L35XL |  | L68-2 |  |
| IDT7210L35F |  | F64 |  |
| IDT7210L40CB | 40 | D64 | Mil. |
| IDT7210L40XCB |  | D68 |  |
| IDT7210L40LB |  | L68-1 |  |
| IDT7210L40XLB |  | L68-2 |  |
| IDT7210L40FB |  | F64 |  |
| IDT7210L45P | 45 | P64 | Com'I. |
| IDT7210L45J |  | J68 |  |
| IDT7210L45C |  | D64 |  |
| IDT7210L45XC |  | D68 |  |
| IDT7210L45L |  | L68-1 |  |
| IDT7210L45XL |  | L68-2 |  |
| IDT7210L45F |  | F64 |  |
| IDT7210L55P | 55 | P64 | Com'l. |
| IDT7210L55J |  | J68 |  |
| IDT7210L55C |  | D64 |  |
| IDT7210L55XC |  | D68 |  |
| IDT7210L55L |  | L68-1 |  |
| IDT7210L55XL |  | L68-2 |  |
| IDT7210L55F |  | F64 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT7210L55CB | 55 | D64 | Mil. |
| IDT7210L55XCB |  | D68 |  |
| IDT7210L55LB |  | L68-1 |  |
| IDT7210L55XLB |  | L68-2 |  |
| IDT7210L55FB |  | F64 |  |
| IDT7210L65P | 65 | P64 | Com'l. |
| IDT7210L65J |  | J68 |  |
| IDT7210L65C |  | D64 |  |
| IDT7210L65XC |  | D68 |  |
| IDT7210L65L |  | L68-1 |  |
| IDT7210L65XL |  | L68-2 |  |
| IDT7210L65F |  | F64 |  |
| IDT7210L65CB |  | D64 | Mil. |
| IDT7210L65XCB |  | D68 |  |
| IDT7210L65LB |  | L68-1 |  |
| IDT7210L65XLB |  | L68-2 |  |
| IDT7210L65FB |  | F64 |  |
| IDT7210L75P | 75 | P64 | Com'l. |
| IDT7210L75J |  | J68 |  |
| IDT7210L75C |  | D64 |  |
| IDT7210L75XC |  | D68 |  |
| IDT7210L75L |  | L68-1 |  |
| IDT7210L75XL |  | L68-2 |  |
| IDT7210L75F |  | F64 |  |
| IDT7210L75CB |  | D64 | Mil. |
| IDT7210L75XCB |  | D68 |  |
| IDT7210L75LB |  | L68-1 |  |
| IDT7210L75XLB |  | L68-2 |  |
| IDT7210L75FB |  | F64 |  |
| IDT7210L85CB | 85 | D64 | Mil. |
| IDT7210L85XCB |  | D68 |  |
| IDT7210L85LB |  | L68-1 |  |
| IDT7210L85XLB |  | L68-2 |  |
| IDT7210L85FB |  | F64 |  |
| IDT7210L100P | 100 | P64 | Com'ı. |
| IDT7210L100J |  | J68 |  |
| IDT7210L100C |  | D64 |  |
| IDT7210L100XC |  | D68 |  |
| IDT7210L100L |  | L68-1 |  |
| IDT7210L100XL |  | L68-2 |  |
| IDT7210L100F |  | F64 |  |
| IDT7210L120CB | 120 | D64 | Mil. |
| IDT7210L120XCB |  | D68 |  |
| IDT7210L120LB |  | L68-1 |  |
| IDT7210L120XLB |  | L68-2 |  |
| IDT7210L120FB |  | F64 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT7210L165P | 165 | P64 | Com'l. |
| IDT7210L165J |  | J68 |  |
| IDT7210L165C |  | D64 |  |
| IDT7210L165XC |  | D68 |  |
| IDT7210L165L |  | L68-1 |  |
| IDT7210L165XL |  | L68-2 |  |
| IDT7210L165F |  | F64 |  |
| IDT7210L200CB | 200 | D64 | Mil. |
| IDT7210L200XCB |  | D68 |  |
| IDT7210L200LB |  | L68-1 |  |
| IDT7210L200XLB |  | L68-2 |  |
| IDT7210L200FB |  | F64 |  |
| IDT72103 | Consult Factory |  |  |
| IDT72104 | Consult Factory |  |  |
| IDT7212L30P | 30 | P64 | Com'l. |
| IDT7212L30C |  | D64 |  |
| IDT7212L30XC |  | D68 |  |
| IDT7212L30L |  | L68-1 |  |
| IDT7212L30F |  | F64 |  |
| IDT7212L40CB | 40 | D64 | Mil. |
| IDT7212L40XCB |  | D68 |  |
| IDT7212L40LB |  | L68-1 |  |
| IDT7212L40FB |  | F64 |  |
| IDT7212L45P | 45 | P64 | Com'l. |
| IDT7212L45C |  | D64 |  |
| IDT7212L45XC |  | D68 |  |
| IDT7212L45L |  | L68-1 |  |
| IDT7212L45F |  | F64 |  |
| IDT7212L55CB | 55 | D64 | Mil. |
| IDT7212L55XCB |  | D68 |  |
| IDT7212L55LB |  | L68-1 |  |
| IDT7212L55FB |  | F64 |  |
| IDT7212L70P | 70 | P64 | Com'l. |
| IDT7212L70C |  | D64 |  |
| IDT7212L70XC |  | D68 |  |
| IDT7212L70L |  | L68-1 |  |
| IDT7212L70F |  | F64 |  |
| IDT7212L90CB | 90 | D64 | Mil. |
| IDT7212L90XCB |  | D68 |  |
| IDT7212L90LB |  | L68-1 |  |
| IDT7212L90FB |  | F64 |  |
| IDT7212L115P | 115 | P64 | Com'l. |
| IDT7212L115C |  | D64 |  |
| IDT7212L115XC |  | D68 |  |
| IDT7212L115L |  | L68-1 |  |
| IDT7212L115F |  | F64 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT7212L140CB | 140 | D64 | Mil. |
| IDT7212L140XCB |  | D68 |  |
| IDT7212L140LB |  | L68-1 |  |
| IDT7212L140FB |  | F64 |  |
| IDT7213L30P | 30 | P64 | Com'l. |
| IDT7213L30C |  | D64 |  |
| IDT7213L30XC |  | D68 |  |
| IDT7213L30L |  | L68-1 |  |
| IDT7213L30F |  | F64 |  |
| IDT7213L40CB | 40 | D64 | Mil. |
| IDT7213L40XCB |  | D68 |  |
| IDT7213L40LB |  | L68-1 |  |
| IDT7213L40FB |  | F64 |  |
| IDT7213L45P | 45 | P64 | Com'l. |
| IDT7213L45C |  | D64 |  |
| IDT7213L45XC |  | D68 |  |
| IDT7213L45L |  | L68-1 |  |
| IDT7213L45F |  | F64 |  |
| IDT7213L55CB | 55 | D64 | Mil. |
| IDT7213L55XCB |  | D68 |  |
| IDT7213L55LB |  | L68-1 |  |
| IDT7213L55FB |  | F64 |  |
| IDT7213L70P | 70 | P64 | Com'l. |
| IDT7213L70C |  | D64 |  |
| IDT7213L70XC |  | D68 |  |
| IDT7213L70L |  | L68-1 |  |
| IDT7213L70F |  | F64 |  |
| IDT7213L90CB | 90 | D64 | Mil. |
| IDT7213L90XCB |  | D68 |  |
| IDT7213L90LB |  | L68-1 |  |
| IDT7213L90FB |  | F64 |  |
| IDT7213L115P | 115 | P64 | Com'l. |
| IDT7213L115C |  | D64 |  |
| IDT7213L115XC |  | D68 |  |
| IDT7213L115L |  | L68-1 |  |
| IDT7213L115F |  | F64 |  |
| IDT7213L140CB | 140 | D64 | Mil. |
| IDT7213L140XCB |  | D68 |  |
| IDT7213L140LB |  | L68-1 |  |
| IDT7213L140FB |  | F64 |  |
|  |  |  |  |
| IDT7216L35P | 35 | P64 | Com'l. |
| IDT7216L35J |  | J68 |  |
| IDT7216L35C |  | D64 |  |
| IDT7216L35XC |  | D68 |  |
| IDT7216L35G |  | G68 |  |
| IDT7216L35L |  | L68-1 |  |
| IDT7216L35XL |  | L68-2 |  |
| IDT7216L35F |  | F64 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT7216L40CB | 40 | D64 | Mil. |
| IDT7216L40XCB |  | D68 |  |
| IDT7216L40GB |  | G68 |  |
| IDT7216L40LB |  | L68-1 |  |
| IDT7216L40XLB |  | L68-2 |  |
| IDT7216L40FB |  | F64 |  |
| IDT7216L45P | 45 | P64 | Com'l. |
| IDT7216L45J |  | J68 |  |
| IDT7216L45C |  | D64 |  |
| IDT7216L45XC |  | D68 |  |
| IDT7216L45G |  | G68 |  |
| IDT7216L45L |  | L68-1 |  |
| IDT7216L45XL |  | L68-2 |  |
| IDT7216L45F |  | F64 |  |
| IDT7216L55P | 55 | P64 | Com'l. |
| IDT7216L55J |  | J68 |  |
| IDT7216L55C |  | D64 |  |
| IDT7216L55XC |  | D68 |  |
| IDT7216L55G |  | G68 |  |
| IDT7216L55L |  | L68-1 |  |
| IDT7216L55XL |  | L68-2 |  |
| IDT7216L55F |  | F64 |  |
| IDT7216L55CB |  | D64 | Mil. |
| IDT7216L55XCB |  | D68 |  |
| IDT7216L55GB |  | G68 |  |
| IDT7216L55LB |  | L68-1 |  |
| IDT7216L55XLB |  | L68-2 |  |
| IDT7216L55FB |  | F64 |  |
| IDT7216L65P | 65 | P64 | Com'l. |
| IDT7216L65J |  | J68 |  |
| IDT7216L65C |  | D64 |  |
| IDT7216L65XC |  | D68 |  |
| IDT7216L65G |  | G68 |  |
| IDT7216L65L |  | L68-1 |  |
| IDT7216L65XL |  | L68-2 |  |
| IDT7216L65F |  | F64 |  |
| IDT7216L65CB |  | D64 | Mil. |
| IDT7216L65XCB |  | D68 |  |
| IDT7216L65GB |  | G68 |  |
| IDT7216L65LB |  | L68-1 |  |
| IDT7216L65XLB |  | L68-2 |  |
| IDT7216L65FB |  | F64 |  |
| IDT7216L75P | 75 | P64 | Com'l. |
| IDT7216L75J |  | J68 |  |
| IDT7216L75C |  | D64 |  |
| IDT7216L75XC |  | D68 |  |
| IDT7216L75G |  | G68 |  |
| IDT7216L75L |  | L68-1 |  |
| IDT7216L75XL |  | L68-2 |  |
| IDT7216L75F |  | F64 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT7216L75CB | 75 | D64 | Mil. |
| IDT7216L75XCB |  | D68 |  |
| IDT7216L75GB |  | G68 |  |
| IDT7216L75LB |  | L68-1 |  |
| IDT7216L75XLB |  | L68-2 |  |
| IDT7216L75FB |  | F64 |  |
| IDT7216L90P | 90 | P64 | Com'l. |
| IDT7216L90J |  | J68 |  |
| IDT7216L90C |  | D64 |  |
| IDT7216L90XC |  | D68 |  |
| IDT7216L90G |  | G68 |  |
| IDT7216L90L |  | L68-1 |  |
| IDT7216L90XL |  | L68-2 |  |
| IDT7216L90F |  | F64 |  |
| IDT7216L90CB |  | D64 | Mil. |
| IDT7216L90XCB |  | D68 |  |
| IDT7216L.90GB |  | G68 |  |
| IDT7216L90LB |  | L68-1 |  |
| IDT7216L90XLB |  | L68-2 |  |
| IDT7216L90FB |  | F64 |  |
| IDT7216L120CB | 120 | D64 | Mil. |
| IDT7216L120XCB |  | D68 |  |
| IDT7216L120GB |  | G68 |  |
| IDT7216L120LB |  | L68-1 |  |
| IDT7216L120XLB |  | L68-2 |  |
| IDT7216L120FB |  | F64 |  |
| IDT7216L140P | 140 | P64 | Com'l. |
| IDT7216L140J |  | J68 |  |
| IDT7216L140C |  | D64 |  |
| IDT7216L140XC |  | D68 |  |
| IDT7216L140G |  | G68 |  |
| IDT7216L140L |  | L68-1 |  |
| IDT7216L140XL |  | L68-2 |  |
| IDT7216L140F |  | F64 |  |
| IDT7216L185CB | 185 | D64 | Mil. |
| IDT7216L185XCB |  | D68 |  |
| IDT7216L185GB |  | G68 |  |
| IDT7216L185LB |  | L68-1 |  |
| IDT7216L185XLB |  | L68-2 |  |
| IDT7216L185FB |  | F64 |  |
| IDT7217L35P | 35 | P64 | Com'l. |
| IDT7217L35J |  | J68 |  |
| IDT7217L35C |  | D64 |  |
| IDT7217L35XC |  | D68 |  |
| IDT7217L35G |  | G68 |  |
| IDT7217L35L |  | L68-1 |  |
| IDT7217L35XL |  | L68-2 |  |
| IDT7217L35F |  | F64 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. | ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7217L40CB | 40 | D64 | Mil. | IDT7217L75CB |  | D64 | Mil. |
| IDT7217L40XCB |  | D68 |  | IDT7217L75XCB |  | D68 |  |
| IDT7217L40GB |  | G68 |  | IDT7217L75GB |  | G68 |  |
| IDT7217L40LB |  | L68-1 |  | IDT7217L75LB |  | L68-1 |  |
| IDT7217L40XLB |  | L68-2 |  | IDT7217L75XLB |  | L68-2 |  |
| IDT7217L40FB |  | F64 |  | IDT7217L75FB |  | F64 |  |
| IDT7217L45P | 45 | P64 | Com'l. | IDT7217L90P | 90 | P64 | Com'l. |
| IDT7217L45J |  | J68 |  | IDT7217L90J |  | J68 |  |
| IDT7217L45C |  | D64 |  | IDT7217L90C |  | D64 |  |
| IDT7217L45XC |  | D68 |  | IDT7217L90XC |  | D68 |  |
| IDT7217L45G |  | G68 |  | IDT7217L90G |  | G68 |  |
| IDT7217L45L |  | L68-1 |  | IDT7217L90L |  | L68-1 |  |
| IDT7217L45XL |  | L68-2 |  | IDT7217L90XL |  | L68-2 |  |
| IDT7217L45F |  | F64 |  | IDT7217L90F |  | F64 |  |
| IDT7217L55P | 55 | P64 | Com'l. | IDT7217L90CB |  | D64 | Mii. |
| IDT7217L55J |  | J68 |  | IDT7217L90XCB |  | D68 |  |
| IDT7217L55C |  | D64 |  | IDT7217L90GB |  | G68 |  |
| IDT7217L55XC |  | D68 |  | IDT7217L90LB |  | L68-1 |  |
| IDT7217L55G |  | G68 |  | IDT7217L90XLB |  | L68-2 |  |
| IDT7217L55L |  | L68-1 |  | IDT7217L90FB |  | F64 |  |
| IDT7217L55XL |  | L68-2 |  | IDT7217L120CB | 120 | D64 | Mil. |
| IDT7217L55F |  | F64 |  | IDT7217L120XCB |  | D68 |  |
| IDT7217L55CB |  | D64 | Mil. | IDT7217L120GB |  | G68 |  |
| IDT7217L55XCB |  | D68 |  | IDT7217L120LB |  | L68-1 |  |
| IDT7217L55GB |  | G68 |  | IDT7217L120XLB |  | L68-2 |  |
| IDT7217L55LB |  | L68-1 |  | IDT7217L120FB |  | F64 |  |
| IDT7217L55XLB |  | L68-2 |  | IDT7217L140P | 140 | P64 | Com'l. |
| IDT7217L55FB |  | F64 |  | IDT7217L140J |  | J68 |  |
| IDT7217L65P | 65 | P64 | Com'l. | IDT7217L140C |  | D64 |  |
| IDT7217L65J |  | J68 |  | IDT7217L140XC |  | D68 |  |
| IDT7217L65C |  | D64 |  | IDT7217L140G |  | G68 |  |
| IDT7217L65XC |  | D68 |  | IDT7217L140L |  | L68-1 |  |
| IDT7217L65G |  | G68 |  | IDT7217L140XL |  | L68-2 |  |
| IDT7217L65L |  | L68-1 |  | IDT7217L140F |  | F64 |  |
| IDT7217L65XL |  | L68-2 |  | IDT7217L185CB | 185 | D64 | Mil. |
| IDT7217L65F |  | F64 |  | IDT7217L185XCB |  | D68 |  |
| IDT7217L65CB |  | D64 | Mil. | IDT7217L185GB |  | G68 |  |
| IDT7217L65XCB |  | D68 |  | IDT7217L185LB |  | L68-1 |  |
| IDT7217L65GB |  | G68 |  | IDT7217L185XLB |  | L68-2 |  |
| IDT7217L65LB |  | L68-1 |  | IDT7217L185FB |  | F64 |  |
| IDT7217L65XLB |  | L68-2 |  |  |  |  |  |
| IDT7217L65FB |  | F64 |  | IDT72264 | Consult Factory |  |  |
| IDT7217L75P | 75 | P64 | Com'l. |  |  |  |  |
| IDT7217L75J |  | J68 |  | IDT72265 | Consult Factory |  |  |
| IDT7217L75C |  | D64 |  |  |  |  |  |
| IDT7217L75XC |  | D68 |  | IDT72401 | Consult Factory |  |  |
| IDT7217L75G |  | G68 |  |  |  |  |  |
| IDT7217L75L |  | L68-1 |  | IDT72402 | Consult Factory |  |  |
| IDT7217L75XL |  | L68-2 |  |  |  |  |  |
| IDT7217L75F |  | F64 |  | IDT72403 | Consult Factory |  |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT72404 | Consult Factory |  |  |
| IDT72413 | Consult Factory |  |  |
| IDT7243L35P | 35 | P64 | Com'l. |
| IDT7243L35J |  | J68 |  |
| IDT7243L35C |  | D64 |  |
| IDT7243L35XC |  | D68 |  |
| IDT7243L35L |  | L68-1 |  |
| IDT7243L35XL |  | L68-2 |  |
| IDT7243L35F |  | F64 |  |
| IDT7243L40CB | 40 | D64 | Mil. |
| IDT7243L40XCB |  | D68 |  |
| IDT7243L40LB |  | L68-1 |  |
| IDT7243L40XLB |  | L68-2 |  |
| IDT7243L40FB |  | F64 |  |
| IDT7243L45P | 45 | P64 | Com'l. |
| IDT7243L45J |  | J68 |  |
| IDT7243L45C |  | D64 |  |
| IDT7243L45XC |  | D68 |  |
| IDT7243L45L |  | L68-1 |  |
| IDT7243L45XL |  | L68-2 |  |
| IDT7243L45F |  | F64 |  |
| IDT7243L55P | 55 | P64 | Com'l. |
| IDT7243L55J |  | J68 |  |
| IDT7243L55C |  | D64 |  |
| IDT7243L55XC |  | D68 |  |
| IDT7243L55L |  | L68-1 |  |
| IDT7243L55XL |  | L68-2 |  |
| IDT7243L55F |  | F64 |  |
| IDT7243L55CB | 55 | D64 | Mil. |
| IDT7243L55XCB |  | D68 |  |
| IDT7243L55LB |  | L68-1 |  |
| IDT7243L55XLB |  | L68-2 |  |
| IDT7243L55FB |  | F64 |  |
| IDT7243L65P | 65 | P64 | Com'l. |
| IDT7243L65J |  | J68 |  |
| IDT7243L65C |  | D64 |  |
| IDT7243L65XC |  | D68 |  |
| IDT7243L65L |  | L68-1 |  |
| IDT7243L65XL |  | L68-2 |  |
| IDT7243L65F |  | F64 |  |
| IDT7243L65CB |  | D64 | Mil. |
| IDT7243L65XCB |  | D68 |  |
| IDT7243L65LB |  | L68-1 |  |
| IDT7243L65XLB |  | L68-2 |  |
| IDT7243L65FB |  | F64 |  |


| ORDER PART NUMBER | SPEED | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT7243L75P | 75 | P64 | Com'l. |
| IDT7243L75J |  | J68 |  |
| IDT7243L75C |  | D64 |  |
| IDT7243L75XC |  | D68 |  |
| IDT7243L75L |  | L68-1 |  |
| IDT7243L75XL |  | L68-2 |  |
| IDT7243L75F |  | F64 |  |
| IDT7243L75CB |  | D64 | Mil. |
| IDT7243L75XCB |  | D68 |  |
| IDT7243L75LB |  | L68-1 |  |
| IDT7243L75XLB |  | L68-2 |  |
| IDT7243L75FB |  | F64 |  |
| IDT7243L85CB | 85 | D64 | Mil. |
| IDT7243L85XCB |  | D68 |  |
| IDT7243L85LB |  | L68-1 |  |
| IDT7243L85XLB |  | L68-2 |  |
| IDT7243L85FB |  | F64 |  |
| IDT7243L100P | 100 | P64 | Com'l. |
| IDT7243L100J |  | J68 |  |
| IDT7243L100C |  | D64 |  |
| IDT7243L100XC |  | D68 |  |
| IDT7243L100L |  | L68-1 |  |
| IDT7243L100XL |  | L68-2 |  |
| IDT7243L100F |  | F64 |  |
| IDT7243L120CB | 120 | D64 | Mil. |
| IDT7243L120XCB |  | D68 |  |
| IDT7243L120LB |  | L68-1 |  |
| IDT7243L120XLB |  | L68-2 |  |
| IDT7243L120FB |  | F64 |  |
| IDT7243L165P | 165 | P64 | Com'l. |
| IDT7243L165J |  | J68 |  |
| IDT7243L165C |  | D64 |  |
| IDT7243L165XC |  | D68 |  |
| IDT7243L165L |  | L68-1 |  |
| IDT7243L165XL |  | L68-2 |  |
| IDT7243L165F |  | F64 |  |
| IDT7243L200CB | 200 | D64 | Mil. |
| IDT7243L200XCB |  | D68 |  |
| IDT7243L200LB |  | L68-1 |  |
| IDT7243L200XLB |  | L68-2 |  |
| IDT7243L200FB |  | F64 |  |



Integrated<br>Device<br>Technology

## Logic

## LOGIC PRODUCTS TABLE OF CONTENTS

CONTENTS PAGE
LogicIDT39C821IDT39C82210-Bit Non-inverting Register5-1
10-Bit Inverting Register ..... 5-1
9-Bit Non-inverting Register ..... 5-1
IDT39C823
9-Bit Inverting Register ..... 5-1
8-Bit Non-inverting Register ..... 5-1
IDT39C825
8-Bit Inverting Register ..... 5-1
10-Bit Non-inverting Latch ..... 5-7
IDT39C841
10-Bit Inverting Latch ..... 5-7
IDT39C842
9-Bit Non-inverting Latch ..... 5-7
IDT39C843
9-Bit Inverting Latch
9-Bit Inverting Latch ..... 5-7 ..... 5-7
$39 C 844$
$39 C 844$
8-Bit Non-inverting Latch ..... 5-7
IDT39C846 8-Bit Inverting Latch ..... 5-7
IDT39C861 10-Bit Non-inverting Transceiver ..... 5-13
IDT39C862 10-Bit Inverting Transceiver ..... 5-13
IDT39C863 9-Bit Non-inverting Transceiver ..... 5-13
IDT39C864 9-Bit Inverting Transceiver ..... 5-13
IDT49C818 Octal Register with SPC ${ }^{\text {m }}$ ..... 5-18
IDT54/74AHCT138 1-of-8 Decoder ..... 5-20
IDT54/74AHCT139 Dual 1-of-4 Decoder ..... 5-24
IDT54/74AHCT161/163 Synchronous Binary Counter ..... 5-27
IDT54/74AHCT182 Carry Lookahead Generator ..... 5-31
IDT54/74AHCT191 Up/Down Binary Counter ..... 5-35
IDT54/74AHCT193 Up/Down Binary Counter ..... 5-39
IDT54/74AHCT240 Octal Buffer ..... 5-43
IDT54/74AHCT244 Octal Buffer ..... 5-47
IDT54/74AHCT245 Octal Bidirectional Transceiver ..... 5-50
IDT54/74AHCT273 Octal D Flip-Flop ..... 5-53
IDT54/74AHCT299 Universal Shift Register ..... 5-57
IDT54/74AHCT373 Octal Transparent Latch ..... 5-61
IDT54/74AHCT374 Octal D Flip-Flop ..... 5-65
IDT54/74AHCT377 Octal D Flip-Flop ..... 5-69
IDT54/74AHCT521 8-Bit Comparator ..... 5-73
IDT54/74AHCT533 Octal Transparent Latch ..... 5-76
IDT54/74AHCT534 Octal D Flip-Flop ..... 5-80
IDT54/74AHCT573 Octal Transparent Latch ..... 5-84
IDT54/74AHCT574 Octal D Register ..... 5-88
IDT54/74AHCT640 Octal Bidirectional Transceiver ..... 5-92
IDT54/74AHCT645 Octal Bidirectional Transceiver ..... 5-95
IDT54/74FCT138/A 1-of-8 Decoder ..... 5-98
IDT54/74FCT139/A Dual 1-of-4 Decoder ..... 5-102
IDT54/74FCT161/163/A Synchronous Binary Counter ..... 5-105
IDT54/74FCT182/A Carry Lookahead Generator ..... 5-109
IDT54/74FCT191/A Up/Down Binary Counter ..... 5-113
IDT54/74FCT193/A Up/Down Binary Counter ..... 5-117
IDT54/74FCT240/A Octal Buffer ..... 5-121
IDT54/74FCT244/A Octal Buffer ..... 5-125
IDT54/74FCT245/A Octal Bidirectional Transceiver ..... 5-129
IDT54/74FCT273/A Octal D Flip-Flop ..... 5-133
IDT54/74FCT299/A Octal Universal Shift Register ..... 5-137

## LOGIC PRODUCTS TABLE OF CONTENTS (CONT'D)

CONTENTS PAGE
Logic (CONT'D.)
IDT54/74FCT373/A Octal Transparent Latch ..... 5-141
IDT54/74FCT374/A Octal D Flip-Flop ..... 5-145
IDT54/74FCT377/A Octal D Flip-Flop ..... 5-149
IDT54/74FCT521/A 8-Bit Comparator ..... 5-153
IDT54/74FCT533/A Octal Transparent Latch ..... 5-156
IDT54/74FCT534/A Octal D Flip-Flop ..... 5-160
IDT54/74FCT573/A Octal Transparent Latch ..... 5-164
IDT54/74FCT574/A Octal D Register ..... 5-168
IDT54/74FCT640/A Octal Bidirectional Transceiver ..... 5-172
IDT54/74FCT645/A Octal Bidirectional Transceiver ..... 5-176
IDT54/74FCT821B 10-Bit Non-inverting Register ..... 5-180
IDT54/74FCT822B 10-Bit Inverting Register ..... 5-180
IDT54/74FCT823B 9-Bit Non-inverting Register ..... 5-180
IDT54/74FCT824B 9-Bit Inverting Register ..... 5-180
IDT54/74FCT825B 8-Bit Non-inverting Register ..... 5-180
IDT54/74FCT826B 8-Bit Inverting Register ..... 5-180
IDT54/74FCT841B 10-Bit Non-inverting Latch ..... 5-186
IDT54/74FCT842B 10-Bit Inverting Latch ..... 5-186
IDT54/74FCT843B 9-Bit Non-inverting Latch ..... 5-186
IDT54/74FCT844B 9-Bit Inverting Latch ..... 5-186
IDT54/74FCT845B 8-Bit Non-inverting Latch ..... 5-186
IDT54/74FCT846B 8-Bit Inverting Latch ..... 5-186
IDT54/74FCT861B 10-Bit Non-inverting Transceiver ..... 5-192
IDT54/74FCT862B 10-Bit Inverting Transceiver ..... 5-192
IDT54/74FCT863B 9-Bit Non-inverting Transceiver ..... 5-192
IDT54/74FCT864B 9-Bit Inverting Transceiver ..... 5-192
IDT54/74AHCT/FCT Family Test Circuits and Waveforms ..... 5-197
Ordering Information ..... 5-198


HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS

## FEATURES:

- Equivalent to AMD's Am29821-26 Bipolar Registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel registers with positive edge-triggered D-type flip-flops
-Non-inverting CP-Y $t_{P D}=7.5 \mathrm{~ns}$ typ.
-Inverting $C P-Y t_{P D}=7.5 n s$ typ.
- Buffered common Clock Enable ( $\overline{\mathrm{EN}}$ ) and asynchronous Clear input ( $\overline{\mathrm{CLR}}$ )
- 48 mA commercial $\mathrm{I}_{\mathrm{OL}}, 32 \mathrm{~mA}$ military $\mathrm{I}_{\mathrm{OL}}$
- 200 mV (typ.) hysteresis on clock INPUT
- Clamp diodes on all inputs for ringing suppression
- ESD protection 5000V (typ.) - MIL-STD-883 Category B
- Low input/output capacitance
-6 pF inputs (typ.)
$-8 p F$ outputs (typ.)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's Bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- 100\% product assurance screening to MIL-STD-883, Class B is available.


## DESCRIPTION:

The IDT39C800 Series is built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology.

The IDT39C820 Series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The IDT39C821 and IDT39C822 are buffered, 10-bit wide versions of the popular '374/'534 functions. The IDT39C823 and IDT39C824 are 9-bit wide buffered registers with Clock Enable ( $\overline{\mathrm{EN}}$ ) and Clear ( $\overline{\mathrm{CLR})}$ - ideal for parity bus interfacing in high-performance microprogrammed systems. The IDT39C825 and IDT39C826 are 8-bit buffered registers with all the '823/4 controls plus multiple enables $\left(\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}\right)$ to allow multiuser control of the interface, e.g., $\overline{\mathrm{CS}}, \mathrm{DMA}$, and RD/WR. They are ideal for use as an output port requiring high $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$.
cAll of the IDT39C800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for lowcapacitance bus loading in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS

## LOGIC SYMBOLS

IDT39C821/IDT39C822 10-BIT REGISTERS



SSO39C821-002

IDT39C823/IDT39C824 9-BIT REGISTERS


SSD39C821-007


SSD39C821-008


SSD39C821-003

## IDT39C825/IDT39C826 8-BIT REGISTERS




## PIN DESCRIPTION

| NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{i}}$ | 1 | The D flip-flop data inputs. |
| $\overline{\text { CLR }}$ | 1 | For both inverting and noninverting registers, when the clear input is LOW and OE is LOW, the $Q_{i}$ outputs are LOW. When the clear input is HIGH, data can be entered into the register. |
| CP | 1 | Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. |
| $Y_{i}, \bar{Y}_{i}$ | 0 | The register three-state outputs. |
| $\overline{E N}$ | 1 | Clock Enable. When the clock enable is LOW, data on the $D_{i}$ input is transferred to the $Q_{i}$ output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the $Q_{i}$ outputs do not change state, regardless of the data or clock input transitions. |
| $\overline{O E}$ | 1 | Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the $Y_{i}$ outputs are in the high impedance state. When the $\overline{O E}$ input is LOW, the TRUE register data is present at the $Y_{i}$ outputs. |

## FUNCTION TABLES

IDT39C821/23/25

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\overline{\text { CLR }}$ | EN | $\mathrm{D}_{1}$ | CP | $Q_{1}$ | $Y_{1}$ |  |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | L H | $1$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\stackrel{L}{L}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & Z \\ & L \end{aligned}$ | Clear |
| $\begin{gathered} H \\ L \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} Z \\ N C \end{gathered}$ | Hold |
| $H$ $H$ $L$ $L$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | 1 1 1 1 | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & Z \\ & Z \\ & L \\ & H \end{aligned}$ | Load |
| $H=$ HIGH NC $=$ No Change <br> $L=$ LOW $1=$ LOW-to-HIGH Transition <br> $X=$ Don't Care $Z=$ High Impedance |  |  |  |  |  |  |  |

PRODUCT SELECTOR GUIDE

|  | DEVICE |  |  |
| :--- | :---: | :---: | :---: |
|  | 10-BIT | 9-BIT | $\mathbf{8 - B I T}$ |
| Noninverting | IDT39C821 | IDT39C823 | IDT39C825 |
| Inverting | IDT39C822 | IDT39C824 | IDT39C826 |

## IDT39C822/24/26

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\overline{\text { CLR }}$ | EN | $\mathrm{D}_{1}$ | CP | $Q_{1}$ | $\overline{Y_{1}}$ |  |
| $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $t$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| $\begin{gathered} H \\ L \end{gathered}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\frac{\mathrm{L}}{\mathrm{~L}}$ | $\begin{aligned} & Z \\ & L \end{aligned}$ | Clear |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} z \\ N C \end{gathered}$ | Hold |
| $H$ $H$ $L$ $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | L $L$ $L$ $L$ | L | 1 1 1 1 | $\begin{aligned} & H \\ & L \\ & H \\ & L \end{aligned}$ | $\begin{aligned} & Z \\ & Z \\ & H \\ & L \end{aligned}$ | Load |

[^8]
## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 100 | 100 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right.$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I cco | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{\mathrm{HC}} \\ & V_{\text {IN }} \leq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\text { Max. }$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling <br> at $f_{i}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{gathered} V_{I N} \geq V_{H C} \\ V_{I N} \leq V_{L C} \\ (F C T) \end{gathered}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{gathered} V_{I N}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 2.0 | 5.6 |  |
|  |  | $V_{C C}=M a x .$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}=$ GND <br> Eight Bits Toggling <br> at $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{gathered} V_{\text {IN }} \geq V_{\mathrm{HC}} \\ \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ (\mathrm{FCT}) \end{gathered}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{gathered} V_{I N}=3.4 \mathrm{~V} \\ \text { or } \\ V_{I N}=G N D \end{gathered}$ | - | 6.0 | 15.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{\prime}{ }_{C P} / 2+f_{i} N_{i}\right)$
$I_{\mathrm{CCQ}}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETERS | DESCRIPTION | TEST CONDITIONS ${ }^{(1)}$ | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay Clock to $Y_{i}(\overline{O E}=$ LOW $)$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 12 | - | 12 | ns |
| $t_{\text {PLH }}$ <br> $t_{\mathrm{PHL}}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 20 | - | 20 | ns |
| $t_{s}$ | Data to CP Setup T | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 4 |  | 4 |  | ns |
| $t_{H}$ | Data to CP Hold Ti |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {S }}$ | Enable (EN Z ) to |  | 4 |  | 4 |  | ns |
| $t_{s}$ | Enable ( $\overline{\mathrm{EN}}$ - ${ }^{-}$) |  | 4 |  | 4 |  | ns |
| $t_{\text {H }}$ | Enable (EN) Hold T |  | 2 |  | 2 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay, |  |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {S }}$ | Clear Recovery (CL |  | 7 |  | 7 |  | ns |
| $t_{\text {PWH }}$ | Clock Pulse Width |  | 7 |  | 7 |  | ns |
| $t_{\text {PWL }}$ |  |  | 7 |  | 7 |  | ns |
| $t_{\text {PWL }}$ | Clear ( $\overline{\mathrm{CLR}}=$ LOW $)$ Pulse Width |  | 7 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{ZH}} \mathrm{t}_{\mathrm{ZL}}$ | Output Enable Time $\overline{O E E}$ to $Y_{i}$ | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ |  | 23 |  | 25 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ |  | 14 |  | 15 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time $\overline{O E} \sim$ to $Y_{i}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ |  | 16 |  | 18 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}}{ }^{(2)} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & C_{L}=5 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ |  | 9 |  | 10 | ns |

NOTE:

1. See test circuit and waveforms.
2. This parameter guaranteed but not tested

HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

## FEATURES:

- Equivalent to AMD's Am29841-46 Bipolar Registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel latches
-Noninverting transparent $t_{P D}=5.5 n s$ typ.
-Inverting transparent $t_{P D}=6.0 n s$ typ.
- Buffered common latch enable, clear and preset input
- 48 mA commercial $\mathrm{I}_{\mathrm{OL}}, 32 \mathrm{~mA}$ military $\mathrm{I}_{\mathrm{OL}}$
- 200 mV (typ.) hysteresis on latch enable input
- Clamp diodes on all inputs for ringing supression
- ESD protection 5000V (typ.) - MIL-STD-883 Category B
- Low input/output capacitance
$-6 p F$ inputs (typ.)
$-8 p F$ outputs (typ.)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's Bipolar Am29800 Series ( $5 \mu \mathrm{~A}$ max.)
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available


## DESCRIPTION:

The IDT39C800 Series is built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology.
The IDT39C840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT39C841 and IDT39C842 are buffered, 10-bit wide versions of the popular '373 function. The IDT39C843 and IDT39C844 are 9-bit wide buffered latches with Preset ( $\overline{\mathrm{PRE}}$ ) and Clear ( $\overline{\mathrm{CLR}})$ - ideal for parity bus interfacing in high-performance systems. The IDT39C845 and IDT39C846 are 8 -bit buffered latches with all the ' $843 / 4$ controls plus multiple enables $\left(\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}\right)$ to allow multiuser control of the interface, e.g., $\overline{C S}, D M A$, and RD/ $\overline{W R}$. They are ideal for use as an output port requiring high $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$.

All of the IDT39C800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for lowcapacitance bus loading in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

|  | DEVICE |  |  |
| :--- | :---: | :---: | :---: |
|  | 10-BIT | 9-BIT | 8-BIT |
| Noninverting | IDT39C841 | IDT39C843 | IDT39C845 |
| Inverting | IDT39C842 | IDT39C844 | IDT39C846 |

## PIN CONFIGURATIONS

## IDT39C841/IDT39C842 10-BIT LATCHES



LOGIC SYMBOLS


DSR39C841-002

## IDT39C843/IDT39C844 9-BIT LATCHES



DSR39C841-008


DSR39C841-003

## IDT39C845/IDT39C846 8-BIT LATCHES



## PIN DESCRIPTION

| NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| IDT39C841/43/45 (Non-inverting) |  |  |
| $\overline{\text { CLR }}$ | 1 | When $\overline{C L R}$ is low, the outputs are LOW if $\overline{O E}$ is LOW. When $\overline{\text { CLR }}$ is HIGH, data can be entered into the latch. |
| $\mathrm{D}_{\mathrm{i}}$ | 1 | The latch data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| $Y_{i}$ | 0 | The 3-state latch outputs. |
| $\overline{\mathrm{OE}}$ | 1 | The output enable control. When $\overline{\mathrm{OE}}$ is LOW, the outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH , the outputs $Y_{i}$ are in the high-impedance (off) state. |
| $\overline{\text { PRE }}$ | 1 | Preset line. When $\overline{\text { PRE }}$ is LOW, the outputs are HIGH if $\overline{\mathrm{OE}}$ is LOW. Preset overrides $\overline{C L R}$. |
| IDT39C842/44/46 (Inverting) |  |  |
| $\overline{\text { CLR }}$ | 1 | When $\overline{\mathrm{CLR}}$ is low, the outputs are LOW if $\overline{\mathrm{OE}}$ is LOW. When $\overline{C L R}$ is HIGH, data can be entered into the latch. |
| $\mathrm{D}_{\mathrm{i}}$ | 1 | The latch data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| $Y_{i}$ | 0 | The 3-state latch outputs. |
| $\overline{O E}$ | 1 | The output enable control. When $\overline{O E}$ is LOW, the outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH , the outputs $Y_{i}$ are in the high-impedance (off) state. |
| $\overline{\text { PRE }}$ | 1 | Preset line. When $\overline{\text { PRE }}$ is LOW, the outputs are HIGH if $\overline{O E}$ is LOW. Preset overrides $\overline{C L R}$. |

## FUNCTION TABLES

## IDT39C841/43/45

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLR }}$ | $\overline{\text { PRE }}$ | $\overline{\mathbf{O E}}$ | LE | $\mathrm{D}_{\mathrm{i}}$ | $\mathrm{Q}_{\mathrm{i}}$ | $\mathbf{Y}_{\mathbf{i}}$ |  |
| H | H | H | X | X | X | Z | $\mathrm{Hi}-\mathrm{Z}$ |
| H | H | H | H | L | L | z | Hi-Z |
| H | H | H | H | H | H | z | $\mathrm{Hi}-\mathrm{Z}$ |
| H | H | H | L | x | NC | z | $\begin{aligned} & \text { Latched } \\ & (\mathrm{Hi}-\mathrm{Z}) \end{aligned}$ |
| H | H | L | H | L | L | L | Transparent |
| H | H | L | H | H | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | x | X | H | H | Preset |
| L | H | L | x | X | L | L | Clear |
| L | L | L | x | X | H | H | Preset |
| L | H | H | L | X | L | Z | $\begin{aligned} & \text { Latched } \\ & \text { (Hi-Z) } \end{aligned}$ |
| H | L | H | L | x | H | Z | $\begin{aligned} & \text { Latched } \\ & \text { (Hi-Z) } \end{aligned}$ |

IDT39C842/44/46

| INPUTS |  |  |  |  | INTERNAL <br> OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| FUNCTION |  |  |  |  |  |  |  |
|  | $\overline{\text { PRE }}$ | $\overline{\text { OE }}$ | LE | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{Q}_{\mathbf{i}}$ | $\mathbf{Y}_{\mathbf{i}}$ |  |
| H | H | H | X | X | X | Z | Hi-Z |
| H | H | H | H | H | L | Z | Hi-Z |
| H | H | H | H | L | H | Z | Hi-Z |
| H | H | H | L | X | NC | Z | Latched <br> (Hi-Z) |
| H | H | L | H | H | L | L | Transparent |
| H | H | L | H | L | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | X | X | L | L | Clear |
| L | L | L | X | X | H | H | Preset |
| L | H | H | L | X | L | Z | Latched <br> (Hi-Z) |
| H | L | H | L | X | H | Z | Latched <br> (Hi-Z) |

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 100 | 100 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Off State (High Impedance) Output Current | $V_{C C}=$ Max | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | 10 |  |
| $V_{1}$ | Clamp Diode Voltage | $\mathrm{V}_{C C}=\operatorname{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -75 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.4 | 4.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.0 | 3.5 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | - | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on LE | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cco}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max}^{(3)} \\ & \left.V_{I N}=3.4 V^{3}\right) \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. Outputs Open <br> $\mathrm{OE}=\mathrm{GND}$ $L E=V_{C C}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA/} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Total Power Supply ${ }^{(4)}$ Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & \text { Outputs Open } \\ & \mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \mathrm{OE}=\mathrm{GND} \\ & \mathrm{LE}=\mathrm{V}_{\mathrm{CC}} \\ & \text { One Bit Toggling } \end{aligned}$ | $\begin{aligned} & V_{1 N} \geq V_{\mathrm{HC}} \\ & V_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $\begin{aligned} & f_{i}=2.5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \hline O E=G N D \\ & L E=V_{C C} \end{aligned}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{( }{ }_{\mathrm{CP}} / 2+\mathrm{f}_{\mathrm{i}} \mathrm{N}_{\mathrm{i}}\right)$
${ }^{\prime} \mathrm{CcQ}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETERS | DESCRIPTION |  | TEST CONDITIONS ${ }^{(1)}$ | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{gathered} \mathrm{t}_{\text {PLH }} \\ \text { (IDT39C841, 43, 45) }^{t_{\text {PHL }}} \end{gathered}$ | Data $\left(D_{i}\right)$ to Output $\left(Y_{i}\right)(L E=H I G H)$ |  |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 9.5 | - | 11 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 13 | - | 15 | ns |
| $t_{s}$ | Data to LE Setup T |  | $\begin{aligned} & C_{L}=50 p F \\ & R_{L}=500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | ns |
| $t_{H}$ | Data to LE Hold Ti |  |  | 2.5 | - | 3 | - | ns |
| $\begin{gathered} \mathrm{t}_{\mathrm{PLH}} \\ \text { (IDT39C842, 44, 46) }^{\mathrm{t}_{\mathrm{PHL}}} \end{gathered}$ | Data ( $D_{i}$ ) to Output ( $Y_{i}$ ) (LE $=$ HIGH) |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 10 | - | 12 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ |  |  | $\begin{aligned} & C_{\mathrm{L}}=300 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 13 | - | 15 | ns |
| $t_{s}$ | Data to LE Setup T |  | $\begin{aligned} & C_{L}=50 p F \\ & R_{L}=500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data to LE Hold Ti |  |  | 2.5 | - | 3 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Latch Enable (LE) to $Y_{i}$ |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 12 | - | 16 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ |  |  | $\begin{aligned} C_{L} & =300 \mathrm{pF} \\ R_{L} & =500 \Omega \end{aligned}$ | - | 16 | - | 20 | ns |
| $t_{\text {PLH }}$ | Propagation Delay, |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 12 | - | 14 | ns |
| $t_{s}$ | Preset Recovery (P) |  |  | - | 14 | - | 17 | ns |
| $t_{\text {PHL }}$ | Propagation Delay, |  |  | - | 13 | - | 15 | ns |
| $\mathrm{t}_{5}$ | Clear Recovery ( $\overline{\mathrm{CL}}$ |  |  | - | 14 | - | 17 | ns |
| $t_{\text {PWH }}$ | LE Pulse Width | HIGH | $\begin{aligned} & C_{L}=50 p F \\ & R_{L}=500 \Omega \end{aligned}$ | 6 | - | 6 | - | ns |
| $t_{\text {PWL }}$ | Preset Pulse Width | LOW |  | 8 | - | 9 | - | ns |
| $t_{\text {PWL }}$ | Clear Pulse Width | LOW |  | 8 | - | 9 | - | ns |
| $\begin{gathered} \mathrm{t}_{\mathrm{zH}} \\ \mathrm{t}_{\mathrm{ZL}} \\ \hline \end{gathered}$ | Output Enable Time $\overline{O E} \sim$ to $Y_{i}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 23 | - | 25 | ns |
| $\begin{gathered} \mathrm{t}_{\mathrm{zH}} \\ \mathrm{t}_{\mathrm{zL}} \end{gathered}$ |  |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 14 | - | 15 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & t_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time $\overline{O E E}$ 的 $\mathrm{Y}_{\mathrm{i}}$ |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 12 | - | 12 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}}{ }^{(2)} \\ & \mathrm{t}_{\mathrm{LZ}} \end{aligned}$ |  |  | $\begin{gathered} C_{L}=5 \mathrm{pF} \\ R_{L}=500 \Omega \end{gathered}$ | - | 9 | - | 10 | ns |

## NOTE:

1. See test circuit and waveforms.
2. This parameter guaranteed but not tested


## FEATURES:

- Equivalent to AMD's Am29861-64 Bipolar Registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed symmetrical bidirectional transceivers - Noninverting $t_{P D}=5.5 \mathrm{~ns}$ typ.
-Inverting $t_{P D}=6.0 n s$ typ.
- 48 mA commercial $\mathrm{I}_{\mathrm{OL}}, 32 \mathrm{~mA}$ military $\mathrm{I}_{\mathrm{OL}}$
- 200 mV (typ.) hysteresis on $T$ and $R$ buses
- Clamp diodes on all inputs for ringing suppression
- ESD protection 5000V (typ.) - MIL-STD-883 Category B
- Low input/output capacitance
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's Bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available.


## DESCRIPTION:

The IDT39C800 Series is built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology.

The IDT39C860 Series bus transceivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The IDT39C863/64 9-bit transceivers have NOR-ed output enables for maximum control flexibility.

All of the IDT39C800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for lowcapacitance bus loading in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM

## IDT39C861/IDT39C862 10-BIT TRANSCEIVERS



SSD39C861-001

## PRODUCT SELECTOR GUIDE

|  | DEVICE |  |
| :--- | :---: | :---: |
|  | 10-BIT | 9-BIT |
| Noninverting | IDT39C861 | IDT39C863 |
| Inverting | IDT39C862 | IDT39C864 |

## FUNCTIONAL BLOCK DIAGRAM

## IDT39C863/IDT39C864 9-BIT TRANSCEIVERS



PIN CONFIGURATIONS
IDT39C861/IDT39C862 10-BIT TRANSCEIVERS


LCC TOP VIEW

## IDT39C863/IDT39C864 9-BIT TRANSCEIVERS



LOGIC SYMBOLS
SSD39C861-004

DIP
TOP VIEW


SSD39C861-005

SSD39C861-006

IDT39C863


## PIN DESCRIPTION

| NAME | 1/O | DESCRIPTION |
| :---: | :---: | :---: |
| IDT39C861/62 |  |  |
| $\overline{\text { OER }}$ | 1 | When LOW in conjunction with $\overline{\mathrm{OET}} \mathrm{HIGH}$ activates the RECEIVE mode. |
| $\overline{\text { OET }}$ | 1 | When LOW in conjunction with $\overline{\text { OER }} \mathrm{HIGH}$ activates the TRANSMIT mode. |
| $\mathrm{R}_{\mathrm{i}}$ | 1/O | 10-bit RECEIVE input/output. |
| $\mathrm{T}_{\mathrm{i}}$ | 1/O | 10-bit TRANSMIT input/output. |
| IDT39C863/64 |  |  |
| $\overline{\mathrm{OER}}_{\mathrm{i}}$ | 1 | When LOW in conjunction with $\overline{\mathrm{OET}}_{\mathrm{i}} \mathrm{HIGH}$ activates the RECEIVE mode. |
| $\overline{\mathrm{OET}}_{i}$ | 1 | When LOW in conjunction with $\overline{\mathrm{OER}}_{\mathrm{i}} \mathrm{HIGH}$ activates the TRANSMIT mode. |
| $\mathrm{R}_{\mathrm{i}}$ | 1/0 | 9-bit RECEIVE input/output. |
| $\mathrm{T}_{\mathrm{i}}$ | 1/O | 9-bit TRANSMIT input/output. |

## FUNCTION TABLES

IDT39C861/IDT39C863 (Noninverting)

| INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| FUNCTION |  |  |  |  |  |  |
|  | $\overline{\text { OER }}$ | $\mathbf{R}_{\mathbf{I}}$ | $\mathbf{T}_{\mathbf{I}}$ | $\mathbf{R}_{\mathbf{i}}$ | $\mathbf{T}_{\mathbf{I}}$ |  |
| L | H | L | N/A | N/A | L | Transmitting |
| L | H | H | N/A | N/A | H | Transmitting |
| H | L | N/A | L | L | N/A | Receiving |
| H | L | N/A | H | H | N/A | Receiving |
| H | H | X | X | Z | Z | Hi-Z |

[^9]IDT39C862/IDT39C864 (Inverting)

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { OET }}$ | $\overline{\text { OER }}$ | $\mathrm{R}_{1}$ | $\overline{T_{1}}$ | $\mathrm{R}_{1}$ | $\overline{T_{1}}$ |  |
| L | H | L | N/A | N/A | H | Transmitting |
| L | H | H | N/A | N/A | L | Transmitting |
| H | L | N/A | L | H | N/A | Receiving |
| H | L | N/A | H | L | N/A | Receiving |
| H | H | X | X | Z | Z | Hi-Z |

[^10]X = Don't Care
N/A = Not Applicable

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 100 | 100 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:

| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | Min. $=4.75 \mathrm{~V}$ | Max. $=5.25 \mathrm{~V}$ (Commercial) |
| :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | Min. $=4.50 \mathrm{~V}$ | Max. $=5.50 \mathrm{~V}$ (Military) |

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {Cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {CCCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{\text {IN }}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open <br> $\overline{O E}=G N D$ <br> $T / \bar{R}=G N D$ or $V_{C C}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Icc | Total Power Supply ${ }^{(4)}$ Current | $V_{c C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\mathrm{LC}}(\text { FCT }) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Per TTL driven input $\left(\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{(f C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETERS | DESCRIPTION | TEST CONDITIONS ${ }^{(1)}$ | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay from $R_{i}$ to $T_{i}$ or $T_{i}$ to $R_{i}$ IDT39C861/IDT39C863 (Noninverting) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 8 | - | 10 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ |  | $\begin{aligned} & C_{\mathrm{L}}=300 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 15 | - | 17 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay from $R_{i}$ to $T_{i}$ or $T_{i}$ to $R_{i}$ IDT39C862/IDT39C864 (Inverting) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 7.5 | - | 9.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 14 | - | 16 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ | Output Enable Time $\overline{\mathrm{OET}}$ to $T_{i}$ or $\overline{O E R}$ to $R_{i}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 15 | - | 17 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 20 | - | 22 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}}{ }^{(2)} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ | Output Enable Time $\overline{\mathrm{OET}}$ to $T_{i}$ or $\overline{O E R}$ to $R_{i}$ | $\begin{aligned} & C_{L}=5 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 9 | - | 10 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 17 | - | 19 | ns |

## NOTE:

1. See test circuit and waveforms.
2. This parameter guaranteed but not tested.

Integrated Device Technolozy. Inc

## FEATURES:

- High-speed non-inverting 8-bit parallel register for any data path, control path or pipelining application
- Pin-out similar to the Am29818 and 54/74S818, but uses an improved protocol for the serial interface
- New, unique command capability which allows for multiplicity of diagnostic functions
- High-speed Serial Protocol Channel (SPC) which provides access to octal data register using four pins
- Controllability
-Serial scan of new machine state
-Form temporary connections between $D$ and $Y$ buses
-Load new machine state "on the fly" synchronous with PCLK
- Temporarily force Y output bus
- Temporarily force data out the $D$ input bus (as in loading Writeable Control Store - WCS)
- Observability
-Directly observe D and Y buses
-Serial scan out current machine state
-Capture machine state "on the fly" synchronous with PCLK
-WCS pipeline register
-Load WCS from serial input
- Read WCS via serial scan
- Ideal for diagnostic scan testing


## DESCRIPTION:

The IDT49C818 is a high-speed, general-purpose octal register with a Serial Protocol Channel (SPC). The D-to-Y path of the octal register provides a data path that is designed for normal system operation wherever a high-speed clocked register is required. The IDT49C818 is pin-out similar to the 29818 and 54/74S818, but uses the serial data, clock and mode pins as SPC to communicate with the serial command and data registers.

The command and data registers are used to observe and control the operation of the octal data registers. The serial command and data registers can be accessed while the system is performing normal system function. Diagnostic operations then can be performed "on the fly", synchronous with the system clock, or can be performed in the "single step" environment. The SPC port utilizes serial data in (SDI) and data out (SDO) pins which can participate in a serial scan loop throughout the system where normal data, address, status and control registers are replaced with the IDT49C818. The loop can be used to scan in a complete test routine starting point (data, address, etc.). Then, after a specified number of clock cycles, the data can be clocked out and compared with expected results. An "oscilloscope mode" can be achieved by loading data from the SPC serial data register into the octal data register synchronous to the system clock (PCLK) using a diagnostic command which transfers data synchronously. When repeated every Nth clock, the repeating states of the system can be observed on an oscilloscope. When used as a pipeline register, WCS loading can be accomplished by scanning in data through the SPC port and enabling the data onto the $D$ bus pins.



DIP
TOP VIEW

## SSD49C818-002

## LOGIC SYMBOL



## TYPICAL MICROPROGRAM APPLICATION




## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 11ns typical address to output delay
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5 $\mu \mathrm{A}$ max.)
- 1-of-8 decoder with enables
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT138 are 1-of-8 decoders built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. The IDT54/74AHCT138 accepts three binary weighed inputs ( $A_{0}$, $A_{1}, A_{2}$ ) and, when enabled, provides eight mutually exclusive active LOW outputs $\left(\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}\right)$. The IDT54/74AHCT138 features three enable inputs, two active LOW $\left(\bar{E}_{1}, \bar{E}_{2}\right)$ and one active HIGH $\left(E_{3}\right)$. Ail outpus will be HIGH unless $E_{1}$ and $E_{2}$ are LOW and $E_{3}$ is HIGH . This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four IDT54/74AHCT138 devices and one inverter.

## PIN CONFIGURATIONS



SSD54/74AHCT $138-001$
DIP TOP VIEW


SSD54/74AHCT138-002
LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


SSD54/74AHCT $138-003$

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

$$
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\
& V_{C C}=5.0 \mathrm{~V} \pm 10 \%
\end{aligned}
$$

$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{\text {CC }}=M_{\text {ax. }}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=$ GND |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Sc }}$ | Short Circuit Current | $V_{\text {CC }}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $V_{H C}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{iN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{LL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{IOL}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & V_{H C} \leq V_{I N} ; V_{I N} \leq V_{\mathrm{LC}} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ICCT | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{c c}=\operatorname{Max}$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Input Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (A H C T) \\ & \hline \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } V_{\text {IN }}=G N D \end{aligned}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{c C}=\text { Max. }$ <br> Outputs Open $f_{i}=250 \mathrm{kHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (A H C T) \\ & \hline \end{aligned}$ | - | 0.04 | 1.6 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } V_{I N}=G N D \end{aligned}$ | - | 0.3 | 2.4 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C O}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $V_{i N}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL inputs High
$N_{T}=$ Number of TTL inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\bar{A}_{0}-A_{2}$ | Address Inputs |
| $\bar{E}_{1} \bar{E}_{2}$ | Enable Inputs (Active LOW) |
| $\bar{E}_{3}-\bar{O}_{7}$ | Enable Input (Active HIGH) |
| $\mathrm{O}_{0}-$ Outputs (Active LOW) $^{2}$ |  |

TRUTH TABLE

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\mathrm{E}_{2}$ | $E_{3}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{O}_{0}$ | $\overline{\mathrm{O}}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\bar{O}_{3}$ | $\overline{\mathrm{O}}_{4}$ | $\overline{\mathrm{O}}_{5}$ | $\overline{\mathrm{O}}_{6}$ | $\overline{\mathrm{O}}_{7}$ |
| H | X | X | X | X | X | H | H | H | H | H | H | H | H |
| X | H | X | X | X | x | H | H | H | H | H | H | H | H |
| X | X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | L | H | L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | L | H | L | H | H | H | H | H | H |
| L | L | H | L | H | L | H | H | L | H | H | H | H | H |
| L | L | H | H | H | L | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| L | L | H | H | L | H | H | H | H | H | H | L | H | H |
| L | L | H | L | H | H | H | H | H | H | H | H | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | H | L |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & A_{N} \text { to } \overline{\bar{O}_{N}} \end{aligned}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pt} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 11.0 | 6.0 | 22.0 | 6.0 | 27.0 | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\bar{E}_{1}$ or $\bar{E}_{2}$ to $\bar{O}_{N}$ |  | 13.0 | 4.0 | 17.0 | 4.0 | 20.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $E_{3}$ to $\bar{O}_{N}$ |  | 13.0 | 4.0 | 17.0 | 4.0 | 20.0 | ns |

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $9 n s$ typical address to output delay
- $\mathrm{l}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- Dual 1-of-4 decoder with enable
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT139 are dual 1-of-4 decoders built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The device has two independent decoders, each of which accept two binary weighed inputs $\left(A_{0}-A_{1}\right)$ and provides four mutually exclusive active LOW outputs $\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)$. Each decoder has an active LOW enable ( $\bar{E}$ ). When $\bar{E}$ is HIGH , all outputs are forced HIGH .

## PIN CONFIGURATIONS



DIP TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


SSD54/74AHCT139-003


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:

| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | Min. $=4.75 \mathrm{~V}$ | Max. $=5.25 \mathrm{~V}$ (Commercial) |
| :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C \mathrm{C}}=5.0 \mathrm{~V} \pm 10 \%$ | Min. $=4.50 \mathrm{~V}$ | Max. $=5.50 \mathrm{~V}$ (Military) |

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Input Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{C C Q}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current Per TTL Input HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{c C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Input Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle One Input Toggling on Each Decoder | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | 2.1 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 0.8 | 3.7 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$\mathrm{I}_{\mathrm{CCQ}}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathbb{N}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathbf{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

TRUTH TABLE

| INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}$ | $A_{0}$ | $A_{1}$ | $\overline{\mathrm{O}}_{0}$ | $\overline{\mathrm{O}}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\overline{\mathrm{O}}_{3}$ |
| $H$ | $X$ | $X$ | $H$ | $H$ | $H$ | $H$ |
| $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $H$ |
| $L$ | $H$ | $L$ | $H$ | $L$ | $H$ | $H$ |
| $L$ | $L$ | $H$ | $H$ | $H$ | $L$ | $H$ |
| $L$ | $H$ | $H$ | $H$ | $H$ | $H$ | $L$ |

H = HIGH Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Don't Care
$Z=$ High Impedance

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}$ | Address Inputs |
| $\overline{\mathrm{E}}$ |  |
| $\overline{\mathrm{O}}_{0}-\bar{O}_{3}$ | Enable Inputs (Active LOW) |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\mathrm{A}_{0}$ or $\mathrm{A}_{1}$ to $\overline{\mathrm{O}}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 9.0 | 5.0 | 20.0 | 5.0 | 25.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\bar{E}$ to $\overline{\mathrm{O}}_{\mathrm{N}}$ |  | 11.0 | 5.0 | 15.0 | 5.0 | 18.0 | ns |



## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu$ max)
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT161/163 are high-speed synchronous modulo-16 binary counters built using advanced CEMOS ${ }^{\text {Tw }}$, a dual metal CMOS technology. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The IDT54/74AHCT161/163 have asynchronous Master Reset inputs that override all other inputs and force the outputs LOW. The IDT54/74AHCT161/163 have Synchronous Reset inputs that override counting and parallel loading and allow the outputs to be simultaneously reset on the rising edge of the clock.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operation <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output <br> Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=\operatorname{Max}$. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ ' . | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS (IDT54/74AHCT161)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Power Supply Current per TTL Input HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=3.4 V^{(4)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{c c}=\text { Max. }$ <br> Outputs Open <br> Count Mode $\begin{aligned} & \mathrm{CEP}=\mathrm{CET}=\overline{\mathrm{MR}}= \\ & \overline{\mathrm{PE}}=\mathrm{V}_{\mathrm{HC}} \\ & \mathrm{P}_{0-3}=V_{\mathrm{LC}} \end{aligned}$ | $\begin{aligned} & C P \\ & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | - | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$, 50\% Duty Cycle Count Mode $\qquad$ $\begin{aligned} & \mathrm{CEP}=\mathrm{CET}=\overline{\mathrm{MR}}= \\ & \overline{\mathrm{PE}}=\mathrm{V}_{\mathrm{HC}} \\ & \mathrm{P}_{0-3}=\mathrm{V}_{\mathrm{LC}} \end{aligned}$ | $\begin{aligned} & C P \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{AHCT}) \end{aligned}$ | - | 0.3 | - | mA |
|  |  |  | CP $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 1.1 | - |  |

POWER SUPPLY CHARACTERISTICS (IDT54/74AHCT163)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current per TTL Input HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(4)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| ${ }^{\text {CCCD }}$ | Dynamic Power Supply Current | $V_{c c}=\text { Max. }$ <br> Outputs Open <br> Count Mode $\qquad$ $\begin{aligned} & C E P=C E T=\overline{S R}= \\ & P E=V_{H C} \\ & P_{0-3}=V_{L C} \end{aligned}$ | $\begin{aligned} & C P \\ & V_{\text {IN }} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{\text {LC }}(A H C T) \end{aligned}$ | - | 0.3 | - | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> Count Mode $\qquad$ $\begin{aligned} & \mathrm{CEP}=\mathrm{CET}=\overline{\mathrm{SR}}= \\ & \overline{\mathrm{PE}}=\mathrm{V}_{\mathrm{HC}} \\ & \mathrm{P}_{0-3}=V_{\mathrm{LC}} \end{aligned}$ | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=G N D \end{aligned}$ | - - | 0.3 1.1 | - - - | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
2. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
3. $I_{\mathrm{CC}}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P}+f_{i} N_{i}\right)$
$I_{C C O}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Count Clock or Load Clock Frequency
$f_{i}=P_{0-3}$ Input Frequency (Load)
$N_{i}=$ Number of $P_{0-3}$ Inputs at $f_{i}$ (Load)
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| CEP | Count Enable Parallel Input |
| CET | Count Enable Trickle Input |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\overline{\mathrm{MR}}$ ('161) | Asynchronous Master Reset Input (Active LOW) |
| SR |  |
| $\mathrm{P}_{0-3}$ | Synchronous Reset Input (Active LOW) |
| $\overline{\mathrm{PE}}$ | Parallel Data Inputs |
| $\mathrm{Q}_{0-3}$ | Parallel Enable Input (Active LOW) |
| TC | Flip-Flop Outputs |
|  | Terminal Count Output |

## TRUTH TABLE

| $\overline{\mathbf{S R}}^{(1)}$ | $\overline{\mathbf{P E}}$ | CET | CEP | ACTION ON THE RISING <br> CLOCK EDGE (r) |
| :---: | :---: | :---: | :---: | :---: |
| L | X | X | X | Reset (Clear) |
| H | L | X | X | Load ( $\mathrm{P}_{\mathrm{n}} \rightarrow$ Q $_{n}$ ) |
| H | H | H | H | Count (Increment) |
| H | H | L | X | No Change (Hold) |
| H | H | X | L | No Change (Hold) |

NOTES:

1. For AHCT163 only

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | MILITARY |  | COMMERCIAL |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $C P$ to $Q_{n}(P E$ Input HIGH) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 12.0 | 4.0 | 20.0 | 3.0 | 17.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay CP to $Q_{n}$ (PE Input LOW) |  | 12.0 | 4.0 | 20.0 | 3.0 | 17.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to TC |  | 18.0 | 5.0 | 30.0 | 5.0 | 26.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay CET to TC |  | 10.0 | 3.0 | 16.0 | 3.0 | 13.0 | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay $\overline{M R}$ to $Q_{n}$ (161) |  | 10.0 | 6.0 | 27.0 | 6.0 | 24.0 | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay MR to TC |  | 10.0 | 6.0 | 31.0 | 6.0 | 28.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to CP |  | - | 20.0 | - | 15.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to CP |  | - | 0 | - | 0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{P E}$ or $\overline{S R}$ to CP |  | - | 20.0 | - | 15.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ to CP |  | - | 0 | - | 0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW CEP or CET to CP |  | - | 25.0 | - | 20.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW CEP to CET to CP |  | - | 0 | - | 0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Clock Pulse Width (Load) <br> HIGH or LOW |  | - | 20.0 | - | 15.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Clock Pulse Width (Count) HIGH or LOW |  | - | 20.0 | - | 15.0 | - | ns |
| $t_{W}(L)$ | $\overline{\mathrm{MR}}$ Pulse Width, LOW (161) |  | - | 20.0 | - | 15.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time MR to CP (161) |  | - | 20.0 | - | 15.0 | - | ns |



## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 8ns typical propagation delay
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5 $\mu$ A max.)
- Carry lookahead generator
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT182 is a carry lookahead generator built using advanced CEMOS ${ }^{\text {w }}$, a dual metal CMOS technology. The IDT54/74AHCT182 is generally used with a 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

## PIN CONFIGURATIONS



SSDAHCT 182-001
DIP
TOP VIEW


SSDAHCT182-002
LCC TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



SSDAHCT182-003

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{iH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }}$, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {sc }}$ | Short Circuit Current | $V_{\text {CC }}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC},} \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Isco | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max } \\ & V_{I N} \geq V_{H C} V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {CCT }}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max}_{1} \\ & V_{\text {IN }}=3.4 \mathrm{~V}^{3} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} / 2 \\ & \mathrm{MHz} \end{aligned}$ |
| Icc | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=$ Max. Outputs Open $f_{i}=1.0 \mathrm{MHz}$ 50\% Duty Cycle One Input Toggling | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 0.4 | 2.6 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f} \mathrm{CP} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
${ }^{\prime}$ CCD $=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices) $f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\bar{C}_{n}$ | Carry Input |
| $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{2}$ | Carry Generate Inputs (Active LOW) |
| $\overline{\mathrm{G}}_{1}$ | Carry Generate Input (Active LOW) |
| $\overline{\mathrm{G}}_{3}$ | Carry Generate Input (Active LOW) |
| $\overline{\mathrm{P}}_{0}, \overline{\mathrm{P}}_{1}$ | Carry Propagate Inputs (Active LOW) |
| $\overline{\mathrm{P}}_{2}$ | Carry Propagate Input (Active LOW) |
| $\overline{\mathrm{P}}_{3}$ | Carry Propagate Input (Active LOW) |
| $\mathrm{C}_{n+\mathrm{x}}-\mathrm{C}_{n+z}$ | Carry Outputs |
| $\overline{\mathrm{G}}$ | Carry Generate Output (Active LOW) |
| $\overline{\mathrm{P}}$ | Carry Propagate Output (Active LOW) |

TRUTH TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{n}$ | $\overline{\mathbf{G}}_{0}$ | $\bar{P}_{0}$ | $\overline{\mathbf{G}}_{1}$ | $\bar{P}_{1}$ | $\overline{\mathbf{G}}_{2}$ | $\overline{\mathbf{P}}_{2}$ | $\overline{\mathbf{G}}_{3}$ | $\overline{\mathbf{P}}_{3}$ | $C_{\text {n }+\mathrm{x}}$ | $C_{n+y}$ | $C_{n+2}$ | $\overline{\mathbf{G}}$ | $\overline{\mathbf{P}}$ |
| $\begin{aligned} & X \\ & X \\ & L \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & X \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & \text { X } \\ & H \\ & H \\ & H \\ & X \\ & L \\ & X \end{aligned}$ | $\begin{gathered} X \\ H \\ X \\ X \\ X \\ X \\ L \end{gathered}$ | $\begin{aligned} & H \\ & H \\ & H \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & L \\ & L \\ & L \\ & H \\ & H \\ & H \end{aligned}$ |  |  |  |
| $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & X \\ & X \\ & X \\ & H \\ & H \\ & X \\ & X \\ & X \\ & \text { X } \end{aligned}$ | $\begin{aligned} & X \\ & X \\ & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & \text { X } \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & H \\ & H \\ & H \\ & X \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & X \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \\ & \text { L } \\ & X \\ & X \\ & X \end{aligned}$ | $H$ $X$ $X$ $X$ $X$ $X$ $L$ $L$ $L$ |  |  |  |  | $L$ $L$ $L$ $L$ $H$ $H$ $H$ $H$ |  |  |
|  | $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & \text { L } \end{aligned}$ |  | $\begin{aligned} & X \\ & X \\ & H \\ & H \\ & X \\ & X \\ & X \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \\ & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & \text { X } \end{aligned}$ | $\begin{aligned} & X \\ & \text { X } \\ & H \\ & H \\ & H \\ & X \\ & \text { L } \\ & X \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & \mathbf{H} \\ & X \\ & X \\ & X \\ & X \\ & X \\ & \text { L } \\ & \text { L } \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathbf{L} \end{aligned}$ |  |  |  | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & L \\ & L \\ & L \\ & L \end{aligned}$ |  |
|  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{aligned} & X \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{aligned} & X \\ & X \\ & X \\ & H \\ & X \\ & L \end{aligned}$ |  | $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & H \\ & L \end{aligned}$ |  |  |  |  | $H$ $H$ $H$ $H$ $L$ |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
X $=$ Don't Care

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $C_{N}$ to $C_{N+X}, C_{N+Y}, C_{N+Z}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 8.0 | - | 18.0 | - | 20.5 | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\bar{P}_{0}, \vec{P}_{1}$, or $\bar{P}_{2}$, to $\mathrm{C}_{\mathrm{N}+\mathrm{X}}, \mathrm{C}_{\mathrm{N}+\mathrm{Y}}, \mathrm{C}_{\mathrm{N}+\mathrm{Z}}$ |  | 8.0 | - | 13.0 | - | 15.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{1}$, or $\overline{\mathrm{G}}_{2}$, to $\mathrm{C}_{\mathrm{N}+\mathrm{X}}, \mathrm{C}_{\mathrm{N}+\mathrm{Y}}, \mathrm{C}_{\mathrm{N}+\mathrm{Z}}$ |  | 8.0 | - | 13.5 | - | 15.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{P}}_{1}, \overline{\mathrm{P}}_{2}$, or $\overline{\mathrm{P}}_{3}$, to $\overline{\mathrm{G}}$ |  | 9.0 | - | 16.0 | - | 20.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\overline{\mathrm{G}}_{\mathrm{N}}$ to $\overline{\mathrm{G}}$ |  | 9.5 | - | 16.0 | - | 20.5 | ns |
| $t_{\mathrm{PLH}}$ $t_{\mathrm{PHL}}$ | Propagation Delay $\bar{P}_{N}$ to $\bar{P}$ |  | 8.0 | - | 15.0 | - | 16.5 | ns |



## HIGH-SPEED <br> CMOS UP/DOWN BINARY COUNTER

## IDT54/74AHCT191

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu$ max.)
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT191 is a reversible modulo-16 binary counter, featuring synchronous counting and asynchronous presetting, built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology.

The preset feature allows the IDT54/74AHCT191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operation <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output <br> Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\text {LC }}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }}$, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IV }}=$ GND |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{sc}}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{\text {IN }}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{\text {IN }}=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline SYMBOL \& PARAMETER \& \multicolumn{2}{|l|}{TEST CONDITIONS \({ }^{(1)}\)} \& MIN. \& TYP. \({ }^{(2)}\) \& MAX. \& UNIT \\
\hline \(I_{\text {CCO }}\) \& Quiescent Power Supply Current \& \[
\begin{aligned}
\& V_{C C}=M_{\text {ax }} . \\
\& V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\
\& f_{C P}=f_{i}=0
\end{aligned}
\] \& \& - \& 0.001 \& 1.5 \& mA \\
\hline \(\mathrm{I}_{\text {CCT }}\) \& Power Supply Current Per TTL Input HIGH \& \[
\begin{aligned}
\& V_{C C}=M a x \\
\& V_{I N}=3.4 V^{(3)}
\end{aligned}
\] \& \& - \& 0.5 \& 1.6 \& mA \\
\hline \(I_{\text {CCD }}\) \& Dynamic Power Supply Current \& \begin{tabular}{l}
\[
V_{C C}=\text { Max. }
\] \\
Outputs Open \\
Count Up or Down
\[
\begin{aligned}
\& \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{LC}} \\
\& \mathrm{PL}=P_{0}-\mathrm{P}_{3}=\mathrm{V}_{\mathrm{HC}} \\
\& \mathrm{U} / \mathrm{D}=\mathrm{V}_{\mathrm{HC}} \text { or } \mathrm{V}_{\mathrm{LC}}
\end{aligned}
\]
\end{tabular} \& \[
\begin{aligned}
\& V_{I N} \geq V_{H C} \\
\& V_{I N} \leq V_{L C}
\end{aligned}
\] \& - \& 0.3 \& - \& \[
\begin{aligned}
\& \mathrm{mA} / \\
\& \mathrm{MHz}
\end{aligned}
\] \\
\hline \(I_{\text {cc }}\) \& Total Power Supply Current \({ }^{(4)}\) \& \begin{tabular}{l}
\[
V_{C C}=\text { Max. }
\] \\
Outputs Open \\
\(\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}\) \\
50\% Duty Cycle \\
Count Up or Down
\[
\begin{aligned}
\& \mathrm{CE}=\mathrm{V}_{\mathrm{LC}} \\
\& \mathrm{PL}=P_{0}-\mathrm{P}_{3}=\mathrm{V}_{\mathrm{HC}} \\
\& \mathrm{U} / \mathrm{D}=\mathrm{V}_{\mathrm{HC}} \text { or } \mathrm{V}_{\mathrm{LC}}
\end{aligned}
\]
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\
\& \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\
\& (\mathrm{AHCT}) \\
\& \hline \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\
\& \quad \text { or } \\
\& \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}
\end{aligned}
\] \& -
-
- \& 0.3

1.1 \& -
-

- \& mA <br>
\hline
\end{tabular}

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
. Not more than one output shold be shorted at one time. Duration of the short circuit test should not exceed one second.
2. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
3. $I_{\text {CC }}=I_{\text {QUIESCENT }}{ }^{+I_{\text {INPUTS }}}{ }^{+I_{\text {DYNAMIC }}}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P}+f_{i} N_{i}\right)$
$I^{\prime} \mathrm{CCQ}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Input High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Count Clock or Load Clock Frequency
$f_{i}=P_{0-3}$ Input Frequency (Load)

$$
N_{i}=\text { Number of } \mathrm{P}_{0-3} \text { Inputs at } \mathrm{f}_{\mathrm{i}}(\text { Load })
$$

All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\overline{\mathrm{CE}}$ | Count Enable Input (Active LOW) |
| CP | Count Pulse Input (Active Rising Edge) |
| $\mathrm{P}_{0-3}$ | Parallel Data Inputs |
| $\overline{\mathrm{PL}}$ | Asynchronous Parallel Load Input (Active LOW) |
| $\overline{\mathrm{U}} / \mathrm{D}$ | Up/Down Count Control Input |
| $\overline{\mathrm{Q}_{0-3}}$ | Flip-Flop Outputs |
| $\overline{\mathrm{RC}}$ | Ripple Clock Output (Active LOW) |
| TC | Terminal Clock Output (Active HIGH) |

TRUTH TABLES
MODE SELECT TABLE

| INPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| MODE |  |  |  |  |
|  | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{U}} / \mathbf{D}$ | $\mathbf{C P}$ |  |
| $H$ | L | L | $\dagger$ | Count Up <br> $H$ |
| L | H | $\uparrow$ | Count Down |  |
| L | X | X | X | Preset (Asynch.) |
| H | H | X | X | No Change (Hold) |

RC TRUTH TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C E}}$ | TC $^{(\mathbf{1})}$ | $\mathbf{C P}$ | $\overline{\mathbf{R C}}$ |
| L | H |  |  |
| H | $\mathbf{X}$ | $\mathbf{X}$ | $H$ |
| X | L | X | H |

NOTES:

1. TC is generated internally.

H = HIGH Voltage Level
$L=$ LOW Voltage Level
$X=$ Immaterial

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN.. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ <br> $t_{\mathrm{PHL}}$ | Propagation Delay CP to $Q_{n}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 3.0 | 18.0 | 3.0 | 22.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay CP to TC |  | - | 6.0 | 31.0 | 6.0 | 34.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay CP to RC |  | - | 5.0 | 20.0 | 4.0 | 24.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CE to RC |  | - | 4.0 | 18.0 | 4.0 | 21.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay U/D to RC |  | - | 6.0 | 25.0 | 6.0 | 30.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay U/D to TC |  | - | 6.0 | 25.0 | 6.0 | 30.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\mathrm{PHL}}$ | Propagation Delay $P_{n}$ to $Q_{n}$ |  | - | 4.0 | 21.0 | 4.0 | 25.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $P L$ to $Q_{n}$ |  | - | 6.0 | 30.0 | 6.0 | 34.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW $P_{n}$ to PL |  | - | 20.0 | - | 25.0 | - | ns |
| $\begin{aligned} & t_{\mathrm{H}}(\mathrm{H}) \\ & t_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | $\begin{aligned} & \text { Hold Time } \\ & \text { HIGH or LOW } \\ & \mathrm{P}_{\mathrm{n}} \text { to } \mathrm{PL} \end{aligned}$ |  | - | 5.0 | - | 5.0 | - | ns |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | Setup Time LOW CE to CP |  | - | 20.0 | - | 25.0 | - |  |
| $t_{H}(L)$ | Hold Time LOW $\overline{C E}$ to $C P$ |  | - | 0 | - | 0 | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW U/D to CP |  | - | 20.0 | - | 20.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Hold Time HIGH or LOW U/D to CP |  | - | 0 | - | 0 | - | ns |
| $t_{w}(L)$ | $\overline{\mathrm{PL}}$ Pulse Width LOW |  | - | 20.0 | - | 25.0 | - | ns |
| $t_{W}(L)$ | CP Pulse Width LOW |  | - | 15.0 | - | 20.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time PL to CP |  | - | 15.0 | - | 20.0 | - | ns |

HIGH-SPEED CMOS UP/DOWN IDT54/74AHCT193 BINARY COUNTER

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $I_{O L}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu$ max.)
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT193 is an up/down modulo-16 binary counter built using advanced CEMOS ${ }^{\text {rw }}$, a dual metal CMOS technology. Separate Count-up and Count-down Clocks are used and, in either counting mode, the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count-up and Terminal Count-down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load ( $\overline{\mathrm{PL}}$ ) and the Master Reset ( $\overline{\mathrm{MR} \text { ) inputs asynchronously }}$ override the clocks.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



LCC/PLCC TOP VIEW

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operation <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output <br> Current | 120 | 120 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{\text {IN }} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P_{U}}=f_{C P_{D}}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Power Supply Current Per TTL Input HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {ccD }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. Outputs Open Count Up or Down $\begin{aligned} & \mathrm{PL}=P_{0}-P_{3}=V_{H C} \\ & M R=V_{L C} \end{aligned}$ | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.3 | - | $\begin{gathered} \mathrm{mA} \\ \mathrm{MHz} \end{gathered}$ |
| Icc | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> Count Up or Down <br> $\overline{\mathrm{PL}}=\mathrm{P}_{0}-\mathrm{P}_{3}=\mathrm{V}_{\mathrm{HC}}$ <br> $M R=V_{L C}$ | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{1 N} \leq V_{L C} \\ & (A H C T) \end{aligned}$ | - | 0.3 | - | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N}}=\mathrm{GND} \end{aligned}$ | - | 1.1 | - |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P}+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Input High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
${ }^{\text {I CCD }}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Count Clock or Load Clock Frequency
$f_{i}=P_{0-3}$ Input Frequency (Load)
$\mathrm{N}_{\mathrm{i}}=$ Number of $\mathrm{P}_{0-3}$ Inputs at $\mathrm{f}_{\mathrm{i}}$ (Load)
All currents are in milliamps and all frequencies are in megahertz

## DEFINITION OF FUNCTIONAL TERMS

| PIN <br> NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{CP}_{\mathrm{U}}$ | Count Up Clock Input (Active Rising Edge) |
| CP | Count Down Clock Input (Active Rising Edge) |
| MR | Asynchronous Master Reset Input (Active HIGH) |
| PL | Asynchronous Parallel Load Input (Active LOW) |
| $\mathrm{P}_{0-3}$ | Parallel Data Inputs |
| $\mathrm{Q}_{0-3}$ | Flip-Flop Outputs |
| $\mathrm{TC}_{\mathrm{D}}$ | Terminal Count Down (Borrow) Output (Active LOW) |
| $\mathrm{TC}_{U}$ | Terminal Count Up (Carry) Output (Active LOW) |

FUNCTION TABLE

| MR | $\overline{\mathbf{P L}}$ | $\mathbf{C P}_{\mathbf{U}}$ | $\mathbf{C P}_{\mathbf{D}}$ | MODE |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | Reset (Asyn.) |
| L | L | X | X | Preset (Asyn.) |
| L | $H$ | $H$ | $H$ | No Change |
| L | $H$ | $\dagger$ | $H$ | Count Up |
| L | $H$ | $H$ | $\downarrow$ | Count Down |

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN.. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\mathrm{CP}_{u}$ or $\mathrm{CP}_{\mathrm{D}}$ to $\overline{T C}_{U}$ or $\overline{T C}_{D}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 4.0 | 16.0 | 4.0 | 19.0 | ns |
| $\mathrm{t}_{\mathrm{PLH}}$ $t_{\mathrm{PHL}}$ | Propagation Delay $C P_{U}$ or $C P_{D}$ to $Q_{n}$ |  | - | 4.0 | 17.0 | 4.0 | 20.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay $P_{n}$ to $Q_{n}$ |  | - | 4.0 | 17.0 | 4.0 | 20.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay $P L$ to $Q_{n}$ |  | - | 6.0 | 28.0 | 6.0 | 31.0 | ns |
| $t_{\text {PHL }}$ | Propagation Delay $M R$ to $Q_{n}$ |  | - | 6.0 | 28.0 | 6.0 | 31.0 | ns |
| $t_{\text {PLH }}$ | Propagation Delay MR to TC $U_{U}$ |  | - | 6.0 | 28.0 | 6.0 | 31.0 | ns |
| $t_{\text {PHL }}$ | Propagation Delay MR to $\overline{T C}_{D}$ |  | - | 6.0 | 28.0 | 6.0 | 31.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay <br> $\overline{\mathrm{PL}}$ to $\mathrm{TC}_{U}$ or $\mathrm{TC}_{D}$ |  | - | 6.0 | 28.0 | 6.0 | 31.0 | ns |
| $\begin{array}{r} \mathrm{t}_{\mathrm{PLH}} \\ \mathrm{t}_{\mathrm{PHL}} \\ \hline \end{array}$ | Propagation Delay $P_{n}$ to $\overline{T C}_{U}$ or $\overline{T C}_{D}$ |  | - | 4.0 | 17.0 | 4.0 | 20.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to PL |  | - | 20.0 | - | 25.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to PL |  | - | 5.0 | - | 5.0 | - | ns |
| $t_{w}(L)$ | $\overline{\mathrm{PL}}$ Pulse Width, LOW |  | - | 20.0 | - | 25.0 | - | ns |
| $t_{W}(\mathrm{~L})$ | $\begin{gathered} C P_{U} \text { or } C P_{D} \\ \text { Pulse Width, LOW } \end{gathered}$ |  | - | 15.0 | - | 20.0 | - | ns |
| $t_{w}(\mathrm{~L})$ | $\mathrm{CP}_{\cup}$ or $\mathrm{CP}_{\mathrm{D}}$ <br> Pulse Width, LOW (Change of Direction) |  | - | 15.0 | - | 20.0 | - | ns |
| $t_{w}(H)$ | MR Pulse Width, HIGH |  | - | 10.0 | - | 10.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time $\overline{\mathrm{PL}}$ to $\mathrm{CP}_{\mathrm{U}}$ or $\mathrm{CP}_{\mathrm{D}}$ |  | - | 15.0 | - | 20.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time MR to $C P_{U}$ or $C P_{D}$ |  | - | 15.0 | - | 20.0 | - | ns |

## HIGH-SPEED CMOS OCTAL

 BUFFER/LINE DRIVER
## IDT54/74AHCT240

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 7 ns typical data to output delay
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- Octal buffer/line driver with 3 -state output
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT240 is an octal buffer/line driver built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The device is designed to be employed as a memory and address driver, clock driver and bus-oriented transmitter/receiver which provides improved board density.

## PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

$$
V_{C C}=5.0 \mathrm{~V} \pm 5 \%
$$

Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }}$ V $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {LC }}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{LL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} . \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC} ;} \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & f_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max}^{\prime} \\ & V_{I N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {CC }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $f_{i}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE} \mathrm{~B}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} ; \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=250 \mathrm{KHz}$ <br> 50\% Duty Cycle $\overline{O E}_{A}=\overline{O E}_{B}=G N D$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} ; \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 2.3 | 8.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f} \mathrm{CP} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices) $f_{i}=$ Input Frequency

$$
N_{i}=\text { Number of Inputs at } f_{i}
$$

All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{O}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Input (Active LOW) <br> Inputs <br> $\overline{\mathrm{D} x x}$ |
| $\overline{\mathrm{O} x x}$ |  |$\quad$ Outputs $\quad$.

## TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{O E}}_{\mathbf{A}}, \overline{\mathbf{O E}}_{\mathbf{B}}$ | $\mathbf{D}$ |  |
| L | L | H |
| L | H | L |
| H | X | Z |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=\mathrm{LOW}$ Voltage Level
$\mathrm{X}=$ Don't Care
$\mathrm{Z}=$ High Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $D_{N}$ to $\bar{O}_{N}$ | $\begin{gathered} C_{L}=50 \mathrm{pf} \\ R_{L}=500 \Omega \end{gathered}$ | 7.0 | 2.0 | 9.0 | 2.0 | 12.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ | Output Enable Time |  | 15.0 | 5.0 | 18.0 | 5.0 | 20.0 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \end{aligned}$ | Output Disable Time |  | 10.0 | 2.0 | 12.0 | 2.0 | 18.0 | ns |



## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $7 n$ ns typical data to output delay
- $I_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- Octal buffer/line driver with 3 -state output
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT244 are octal buffer/line drivers built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved board density.

PIN CONFIGURATIONS


FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to +125

$$
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\
& V_{C C}=5.0 \mathrm{~V} \pm 10 \%
\end{aligned}
$$

Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {Sc }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\mathrm{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=\mathrm{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or $\min$., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current Per TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=M a x .$ <br> Outputs Open $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{\text {LC }}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $f_{i}=250 \mathrm{kHz}$ <br> 50\% Duty Cycle $\mathrm{OE}_{\mathrm{A}}=\overrightarrow{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.3 | 8.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CCO}}+\mathrm{I}_{\mathrm{CCT}} \mathrm{D}_{\mathrm{H}} \mathrm{N}_{\mathrm{T}}+\mathrm{I}_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}} / 2+\mathrm{f}_{\mathrm{i}} \mathrm{N}_{\mathrm{i}}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input $\left(V_{I N}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$\mathrm{N}_{\mathrm{T}}=$ Number of TTL inputs at $\mathrm{D}_{\mathrm{H}}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Input (Active LOW) <br> Inputs <br> Oxx |
| Outputs |  |

TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{O E}}_{\mathbf{A}}, \overline{\mathbf{O E}}_{\mathbf{B}}$ | $\mathbf{D}$ |  |
| $L$ | $L$ | $L$ |
| $L$ | $H$ | $H$ |
| $H$ | $X$ | $Z$ |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $D_{N}$ to $O_{N}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pf} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 7.0 | 3.0 | 10.0 | 3.0 | 13.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{zL}} \end{aligned}$ | Output Enable Time |  | 16.0 | 7.0 | 20.0 | 7.0 | 25.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 10.0 | 2.0 | 13.0 | 2.0 | 18.0 | ns |



## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 8ns typical data to output
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ 'max.)
- Non-inverting.buffer transceiver
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT245 are 8-bit non-inverting, bidirectional buffers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. This bidirectional buffer has 3-state outputs and is intended for bus-oriented applications. The Transmit/Receive (T/ $\bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports. Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both $A$ and $B$ ports by placing them in High $Z$ condition.

## PIN CONFIGURATIONS


SSD54/74AHCT245-001

DIP TOP VIEW


## FUNCTIONAL BLOCK DIAGRAM



SSD54/74AHCT245-003

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

$$
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\
& V_{C C}=5.0 \mathrm{~V} \pm 10 \%
\end{aligned}
$$

$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current (Except I/O Pins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current (Except I/O Pins) | $\mathrm{V}_{C C}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. $^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage Port A and B | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage Port A and B | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \\ & \hline \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Power Supply Current Per TTL Input HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\overline{O E}=G N D$ <br> $\mathrm{T} / \overline{\mathrm{R}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=250 \mathrm{kHz}$ 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }}=\mathrm{GND} \end{aligned}$ | - | 2.3 | 8.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f_{C P}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or |
|  | 3-State Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Side B Inputs or |
|  | 3-State Outputs |

## TRUTH TABLE

| INPUTS |  |  |
| :---: | :---: | :---: |
| $\overline{\text { OE }}$ | T/偪 |  |
| $L$ | $L$ | BuTPUT |
| $L$ | $H$ | Bus A Data to Bus A |
| $H$ | $X$ | High Z State Bus B |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | C | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CONDITION |  | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ <br> $t_{\mathrm{PHL}}$ | Propagation Delay $A$ to $B$ $B$ to $B$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 8.0 | 3.0 | 10.0 | 3.0 | 15.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{zL}} \end{aligned}$ | Output Enable Time |  | 15.0 | 5.0 | 20.0 | 5.0 | 25.0 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 11.0 | 2.0 | 15.0 | 2.0 | 18.0 | ns |
| $t_{\text {DLH }}$ <br> $t_{\mathrm{DHL}}$ | Propagation Delay $T / \bar{R}$ to $A$ or $B^{*}$ |  | 14.0 | - | - | - | - | ns |

[^11]

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical clock to output
- $I_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5 4 A max.)
- Octal D flip-flop with clear
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT273 are octal D flip-flops built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. The IDT54/74AHCT273 has eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset ( $\overline{\mathrm{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{M R}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

## PIN CONFIGURATIONS




SSD54/74AHCT273-002
LCC
TOP VIEW

DIP TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min . $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C C}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $V_{H C}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=\mathrm{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current Per TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\mathrm{Max}^{\prime} \\ & \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\overline{\mathrm{MR}}=\mathrm{V}_{\mathrm{CC}}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{M R}=V_{C C}$ <br> One Bit Toggling at $\mathrm{f}_{\mathrm{i}}=500 \mathrm{kHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 0.65 | 3.4 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{M R}=V_{C C}$ <br> Eight Bits Toggling $\mathrm{f}_{\mathrm{i}}=250 \mathrm{kHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (A H C T) \end{aligned}$ | - | 0.63 | 2.2 |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 2.88 | 9.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{1 N}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{C C}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f}{ }_{C P} / 2+f_{j} N_{i}\right)$
$\mathrm{I}_{\mathrm{CCQ}}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\frac{D_{0}-D_{7}}{\overline{M R}}$ | Data Inputs |
| $C P$ | Master Reset (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Clock Pulse Input (Active Rising Edge) |

TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{M R}$ | $\mathbf{C P}$ | $\mathbf{D}_{\mathbf{N}}$ | $\mathbf{O}_{\mathbf{N}}$ |
| Reset (Clear) | L | X | X | L |
| Load '1' | H | i | h | H |
| Load '0' | H | $\dagger$ | I | L |

$H=H I G H$ Voltage steady state
$h=$ HIGH Voltage Level one setup time prior to the LOW-toHIGH clock transition
L = LOW Voltage Level steady state
I = LOW Voltage Level one setup time prior to the LOW-toHIGH clock transition
X = Don't Care
$1=$ LOW-to-HIGH clock transition

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation Delay $C P$ to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 10.0 | 3.0 | 15.0 | 3.0 | 17.0 | ns |
| $\begin{aligned} & t_{\text {PLH }} \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation Delay $\overline{M R}$ to Output |  | 12.0 | 4.0 | 18.0 | 4.0 | 21.0 | ns |
| $t_{s}$ | Set Up Time High or Low Data to CP |  | 3.0 | 10.0 | - | 10.0 | - | ns |
| $t_{H}$ | Hold Time High or Low Data to CP |  | 0.6 | 1.0 | - | 1.0 | - | ns |
| $t_{w}$ | Clock Pulse Width High or Low |  | 10.0 | 16.0 | - | 16.0 | - | ns |
| $\mathrm{t}_{\text {REC }}$ | Recovery Time $\overline{M R}$ to CP |  | 5.0 | 15.0 | - | 15.0 | - | ns |



## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 9ns typical clock to output
- $I_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- 8-input universal shift register
- $100 \%$ product assurance screening to MIL-STD-883, Class $B$ is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT299 is an 8-bit universal shift register built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The IDT54/74AHCT299 is an 8-bit universal shift/storage register with 3 -state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops $Q_{0}-Q_{7}$ to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operation <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} .^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $V_{\text {CC }}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | - | 0.5 |  |
| $\mathrm{I}_{\mathrm{Oz}}$ | Off State (High Impedance) Output Current | $V_{C C}=$ Max . | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | 10 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline SYMBOL \& PARAMETER \& \multicolumn{2}{|r|}{TEST CONDITIONS \({ }^{(1)}\)} \& MIN. \& TYP. \({ }^{(2)}\) \& MAX. \& UNIT \\
\hline \(I_{\text {cco }}\) \& Quiescent Power Supply Current \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V_{C C}=\text { Max. } \\
\& V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\
\& f_{C P}=f_{i}=0
\end{aligned}
\]} \& - \& 0.001 \& 1.5 \& mA \\
\hline \(\mathrm{I}_{\text {CCT }}\) \& Power Supply Current Per TTL Input HIGH \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V_{C C}=\operatorname{Max} \\
\& V_{\mathbb{I N}}=3.4 V^{(3)}
\end{aligned}
\]} \& - \& 0.5 \& 1.6 \& mA \\
\hline \(I_{\text {CCD }}\) \& Dynamic Power Supply Current \& \begin{tabular}{l}
\[
V_{C C}=\text { Max. }
\] \\
Outputs Open
\[
\begin{aligned}
\& \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\
\& \mathrm{MR}=\mathrm{V}_{\mathrm{CC}} \\
\& \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{V}_{\mathrm{CC}} \\
\& \mathrm{DS} \mathrm{~S}_{0}=\mathrm{DS} \mathrm{~S}_{1}=\mathrm{GND}
\end{aligned}
\] \\
One Bit Toggling \\
50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& V_{I N} \geq V_{H C} \\
\& V_{I N} \leq V_{L C}
\end{aligned}
\] \& - \& 0.15 \& 0.25 \& \[
\begin{aligned}
\& \mathrm{mA} / \\
\& \mathrm{MHz}
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{\(I_{C C}\)} \& \multirow[t]{2}{*}{Total Power Supply Current \({ }^{(4)}\)} \& \begin{tabular}{l}
\[
V_{C C}=\text { Max. }
\] \\
Outputs Open
\[
f_{C P}=1.0 \mathrm{MHz}
\] \\
50\% Duty Cycle
\[
\begin{aligned}
\& \frac{\mathrm{OE}}{1} \\
\& \mathrm{MR}=\mathrm{VE}_{\mathrm{CC}} \\
\& \mathrm{~S}_{0}=\mathrm{S}_{1}=V_{\mathrm{CC}} \\
\& \mathrm{DS}_{0}=\mathrm{DS}_{7}=\mathrm{GND}
\end{aligned}
\] \\
One Bit Toggling \\
at \(f_{i}=500 \mathrm{kHz}\) \\
50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& V_{I N} \geq V_{H C} \\
\& V_{I N} \leq V_{\mathrm{LC}}(\mathrm{AHCT})
\end{aligned}
\]
\[
\begin{aligned}
\& V_{I N}=3.4 \mathrm{~V} \\
\& \text { or } V_{I N}=G N D
\end{aligned}
\] \& - \& 0.15

0.65 \& 1.8

3.4 \& \multirow[t]{2}{*}{mA} <br>

\hline \& \& | $V_{C C}=\operatorname{Max} .$ |
| :--- |
| Outputs Open |
| $f_{C P}=1.0 \mathrm{MHz}$ |
| 50\% Duty Cycle $\begin{aligned} & \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\ & \mathrm{MR}=V_{\mathrm{CC}} \\ & \mathrm{~S}_{0}=S_{1}=V_{\mathrm{CC}} \\ & \mathrm{DS}_{0}=\mathrm{DS} S_{1}=\mathrm{GND} \end{aligned}$ |
| Eight Bits Toggling |
| at $\mathrm{f}_{\mathrm{i}}=250 \mathrm{kHz}$ |
| 50\% Duty Cycle | \& \[

$$
\begin{aligned}
& V_{I N} \geq V_{H C} \\
& V_{I N} \leq V_{L C}(A H C T)
\end{aligned}
$$
\]

\[
$$
\begin{aligned}
& V_{I N}=3.4 \mathrm{~V} \\
& V_{I N}=G N D
\end{aligned}
$$

\] \& | - |
| :---: |
|  |
| - | \& | 0.63 |
| :--- |
|  |
| 2.88 | \& 2.2

9.4 \& <br>
\hline
\end{tabular}

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{\dagger} C P / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $V_{I N}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\mathrm{DS}_{0}$ | Serial Data Input for Right Shift |
| $\mathrm{DS}_{7}$ | Serial Data Input for Left Shift |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs |
| $\overline{\mathrm{MR}}$ | Asynchronous Master Reset Input (Active LOW) |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}$ | 3-State Output Enable Inputs (Active LOW) |
| $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | Parallel Data Inputs or 3-State Parallel Outputs |
| $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ | Serial Outputs |

## TRUTH TABLE

| INPUTS |  |  |  | RESPONSE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { MR }}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | CP |  |
| L | X | X | X | Asynchronous Reset; $\mathrm{Q}_{0}-\mathrm{Q}_{7}=$ LOW |
| H | H | H | 5 | Parallel Load; $1 / \mathrm{O}_{N} \rightarrow \mathrm{Q}_{N}$ |
| H | L | H | 5 | Shift Right; $\mathrm{DS}_{0} \rightarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}$, etc. |
| H | H | L | $\stackrel{5}{5}$ | Shift Left; $\mathrm{DS}_{7} \rightarrow \mathrm{Q}_{7}, \mathrm{Q}_{7} \rightarrow \mathrm{Q}_{6}$, etc. |
| H | L | L | x | Hold |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & \mathbf{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $C P$ to $Q_{0}$ or $Q_{7}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pf} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 9.0 | 3.5 | 13.0 | - | 17.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay CP to $1 / O_{N}$ |  | 8.0 | 4.0 | 15.0 | - | 15.0 | ns |
| $t_{\text {PHL }}$ | Propagation Delay $\overline{M R}$ to $Q_{0}$ or $Q_{7}$ |  | 9.0 | 4.5 | 13.0 | - | 15.0 | ns |
| $t_{\text {PHL }}$ | Propagation Delay MR to $I / O_{N}$ |  | 9.0 | 6.5 | 15.0 | - | 15.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time OE to $I / O_{N}$ |  | 10.0 | 3.5 | 14.0 | - | 18.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{N}}$ |  | 7.5 | 2.0 | 10.0 | - | 12.0 | ns |
| $\mathrm{t}_{\text {S }}$ | Setup Time HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP |  | 4.0 | 8.5 | - | 8.5 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP |  | 1.0 | 1.0 | - | 1.0 | - | ns |
| $t_{S}$ | Setup Time HIGH or LOW I/O $\mathrm{O}_{\mathrm{N}}, \mathrm{DS}_{0}$ or $\mathrm{DS}_{7}$ to CP |  | 1.5 | 5.5 | - | 5.5 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $\mathrm{I} / \mathrm{O}_{\mathrm{N}}, \mathrm{DS}_{0}$ or $\mathrm{DS}_{7}$ to CP |  | 0 | 3.0 | - | 4.0 | - | ns |
| $t_{w}$ | CP Pulse Width HIGH or LOW |  | 8.0 | 8.0 | - | 8.0 | - | ns |
| $t_{\text {w }}$ | $\overline{\mathrm{MR}}$ Pulse Width Low |  | 8.0 | 8.0 | - | 8.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time $\overline{\mathrm{MR}}$ to CP |  | 8.0 | 8.0 | - | 8.0 | - | ns |



> HIGH-SPEED CMOS OCTAL TRANSPARENT LATCH

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $10 n$ typical data to output delay
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- Octal transparent latch with enable
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT373 are 8-bit latches built using advanced CEMOS ${ }^{\text {rm }}$, a dual metal CMOS technology. This octal latch has 3-state output and is intended for bus-oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{\mathrm{OE}}$ ) is LOW. When $\overline{\mathrm{OE}}$ is HIGH , the bus output is in the high impedance state.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=M_{\text {axi }}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=\operatorname{Max}$. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current Per TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{c c}=\text { Max. }$ <br> Outputs Open $f_{i}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $f_{i}=250 \mathrm{kHz}$ <br> 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 2.3 | 8.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| $\frac{\mathrm{LE}}{\mathrm{OE}}$ | Latch Enables Input (Active HIGH) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Output Enables Input (Active LOW) |

## TRUTH TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{L E}$ | $\overline{\mathbf{O E}}$ | $\mathbf{O}_{\boldsymbol{n}}$ |
| $H$ | $H$ | $L$ | $\mathbf{H}$ |
| L | $H$ | $L$ | $L$ |
| $X$ | $X$ | $H$ | $Z$ |

H = HIGH Voltage Level
L = LOW Voltage Level
X $=$ Don't Care
$Z=H I G H$ Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ <br> $t_{\mathrm{PHL}}$ | Propagation Delay $\mathrm{D}_{\mathrm{N}}$ to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 10.0 | 2.0 | 16.0 | 2.0 | 19.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 15.0 | 5.0 | 20.0 | 5.0 | 24.0 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \end{aligned}$ | Output Disable Time |  | 9.0 | 2.0 | 12.0 | 2.0 | 16.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay $L E$ to $\mathrm{O}_{\mathrm{N}}$ |  | 20.0 | 6.0 | 23.0 | 6.0 | 27.0 | ns |
| $t_{s}$ | $\begin{aligned} & \text { Set-up Time } \\ & \text { HIGH or LOW } \\ & D_{N} \text { to LE } \end{aligned}$ |  | 4.0 | 10.0 | - | 10.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{N}$ to LE |  | 3.0 | 7.0 | - | 7.0 | - | ns |
| $t_{\text {w }}$ | LE Pulse Width <br> HIGH or LOW |  | 7.0 | 10.0 | - | 10.0 | - | ns |

HIGH-SPEED CMOS OCTAL D REGISTER

## IDT54/74AHCT374

 (3-STATE)
## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical address to output delay
- $I_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5 $\mu \mathrm{A}$ max.)
- Octal D register (3-state)
- 100\% product assurance screening to MIL-STD-833, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT374 are 8-bit registers built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. This register consists of eight D-type flip-flops with a buffered common clock and bu!fered three-state output control. When the output enable ( $\overline{\mathrm{OE}}$ ) input is LOW, the eight outputs are enabled. When the $\overline{O E}$ input is HIGH, the outputs are in the three-state conditions.

Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.

## PIN CONFIGURATIONS



SSD54/74AHCT374-001
DIP
TOP VIEW


## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $V_{C C}=M a x ., V_{\text {IN }}=$ GND |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{C C}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | V LC | V |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{cca}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{I N} \geq V_{\mathrm{HC}} ; V_{I N} \leq V_{L C} \\ & f_{\mathrm{CP}}=\mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {c }}$ ct | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| ${ }^{\text {CCOD }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. Outputs Open $\mathrm{OE}=\mathrm{GND}$ One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA/} \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{OE}=\mathrm{GND}$ One Bit Toggling at $f_{i}=500 \mathrm{kHz}$ 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{AHCT}) \end{aligned}$ | - - | 0.15 0.65 | 1.8 3.4 | mA |
|  |  | $V_{c C}=$ Max. <br> Outputs Open $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ Eight Bits Toggling at $f_{i}=250 \mathrm{kHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{V_{N} \geq V_{H C}} \\ & V_{I N} \leq V_{L C} \\ & (A H C T) \end{aligned}$ | - | 0.63 | 2.2 |  |
|  |  |  | $\begin{aligned} & V_{\text {IN }}=3.4 \mathrm{~V} \\ & \text { or } \\ & V_{\text {IN }}=G N \end{aligned}$ | - | 2.88 | 9.4 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f} \mathrm{CP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\mathrm{D}_{1}$ | The D flip-flop data inputs. <br> CP |
| Clock Pulse for the register. Enters data on the <br> LOW-to-HIGH transition. |  |
| OE | The register three-state outputs. <br> Output Control. An active-LOW three-state <br> control used to enable the outputs. A HIGH level <br> input forces the outputs to the high impedance <br> (off) state. |

## TRUTH TABLE

| FUNCTION | INPUTS |  |  | OUTPUTS | INTERNAL |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{O E}}$ | CLOCK | $\mathbf{D}_{\mathbf{I}}$ | $\mathbf{O}_{\mathbf{I}}$ | $\mathbf{Q}_{\mathbf{I}}$ |
| Hi-Z | H | L | X | Z | NC |
|  | H | H | X | Z | NC |
| LOAD | L | - | L | L | L |
|  | H | H | H | H | H |
|  | H | F | L | Z | L |
|  | H | Z | H |  |  |

$H=H I G H$
L = LOW
X = Don't Care
$Z=$ High Impedance
F LOW-to-HIGH transition
NO = No Change

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay $C P$ to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 10.0 | 3.0 | 16.0 | 3.0 | 18.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 11.0 | 5.0 | 18.0 | 5.0 | 20.0 | ns |
| $\begin{aligned} & t_{H Z} \\ & t_{L Z} \\ & \hline \end{aligned}$ | Output Disable Time |  | 9.0 | 2.0 | 18.0 | 2.0 | 24.0 | ns |
| ${ }^{\text {ts }}$ | Setup Time HIGH or LOW $D_{N}$ to CP |  | 2.0 | 10.0 | - | 10.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{N}$ to CP |  | 0.5 | 3.0 | - | 4.0 | - | ns |
| $t_{\text {w }}$ | CP Pulse Width HIGH or LOW |  | 10.0 | 14.0 | - | 16.5 | - | ns |



## DESCRIPTION:

The IDT54/74AHCT377 is an octal D flip-flop built using advanced $\mathrm{CEMOS}^{\text {m }}$, a dual metal CMOS technology. The IDT54/74AHCT377 has eight edge-triggered, D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\mathrm{CE}})$ is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The $\overline{\mathrm{CE}}$ input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 10 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\overline{C E}=G N D$ <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> One Bit Toggling <br> at $\mathrm{f}_{\mathrm{i}}=500 \mathrm{KHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\mathrm{LC}} \\ & (\mathrm{AHCT}) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $V_{I N}=3.4 \mathrm{~V}$ <br> or $V_{I N}=G N D$ | - | 0.65 | 3.4 |  |
|  |  | $V_{c c}=\text { Max. }$ <br> Outputs Open <br> $F_{C P}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{C E}=\mathrm{GND}$ <br> Eight Bits Toggling <br> at $f_{i}=250 \mathrm{KHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (A H C T) \end{aligned}$ | - | 0.63 | 2.2 |  |
|  |  |  | $V_{I N}=3.4 \mathrm{~V}$ <br> or $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ | - | 2.88 | 9.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
${ }^{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\frac{\mathrm{D}_{0}-\mathrm{D}_{7}}{\mathrm{CE}}$ | Data Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Clock Enable (Active LOW) |
| CP | Data Outputs |
|  | Clock Pulse Input |

## TRUTH TABLE

| OPERATING MODE | INPUTS |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | CP | $\overline{\mathbf{C E}}$ | $\mathbf{D}_{\mathbf{N}}$ | OUTPUTS $_{\mathbf{N}}$ |
| Load "1" | $\dagger$ | l | h | H |
| Load "0" | $\dagger$ | I | l | L |
| Hold (Do Nothing) | $\dagger$ | h | X | No Change |
|  | X | H | X | No Change |

H = HIGH Voltage Level
$h=$ HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
L = LOW Voltage Level
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition X = Immaterial
I = LOW-to-HIGH Clock Transition

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 p f \\ & R_{L}=500 \Omega \end{aligned}$ | 10.0 | 4.0 | 18.0 | 4.0 | 20.0 | ns |
| $t_{s}$ | Set Up Time HIGH or LOW $D_{N}$ to CP |  | 5.0 | 6.0 | - | 6.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $\mathrm{D}_{\mathrm{N}}$ to CP |  | 2.0 | 3.0 | - | 4.0 | - | ns |
| $t_{s}$ | $\begin{aligned} & \text { Set Up Time } \\ & \text { HIGH or LOW } \\ & \overline{\mathrm{CE}} \text { to } \mathrm{CP} \end{aligned}$ |  | 3.0 | 5.0 | - | 5.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW CE to CP |  | 2.0 | 6.0 | - | 8.0 | - | ns |
| $t_{w}$ | Clock Pulse Width, LOW |  | 7.0 | 10.0 | - | 10.0 | - | ns |



## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 9ns typical propagation delay
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5 5 A max.)
- 8-bit identity comparator
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT521 is an 8-bit identity comparator built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. The device compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input $\overline{\mathrm{I}}_{\mathrm{A}=\mathrm{B}}$ also serves as an active LOW enable input.

## PIN CONFIGURATIONS



SSDAHCT521-002
LCC
TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



SSDAHCT521-003

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:

| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | Min. $=4.75 \mathrm{~V}$ | Max. $=5.25 \mathrm{~V}$ (Commercial) |
| :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | Min. $=4.50 \mathrm{~V}$ | Max. $=5.50 \mathrm{~V}$ (Military) |

$+12{ }^{\circ}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=M_{\text {ax., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=\operatorname{Max} .^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I cco | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current Per TTL Inputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max} \\ & \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| ${ }^{\text {cc }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{\text {LC }}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 0.4 | 2.6 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 N}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $G N D$.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\left.V_{{ }_{I N}}=3.4 V\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Word $A$ inputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Word B inputs |
| $\bar{I}_{A}=\mathrm{B}$ | Expansion or Enable Input (Active LOW) |
| $\overline{\mathrm{O}}_{\mathrm{A}}=\mathrm{B}$ | Identity Output (Active Low) |

TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{T}}_{\mathbf{A}=\mathbf{B}}$ | $\mathbf{A}, \mathbf{B}$ | $\overline{\mathbf{O}}_{\mathbf{A}=\mathbf{B}}$ |
| L | $\mathrm{A}=\mathrm{B}^{\star}$ | L |
| L | $\mathrm{A} \neq \mathrm{B}$ | H |
| $H$ | $\mathrm{~A}=\mathrm{B}^{\star}$ | $H$ |
| $H$ | $\mathrm{~A} \neq \mathrm{B}$ | H |

$H=H I G H$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$* A_{0}=B_{0}, A_{1}=B_{1}, A_{2}=B_{2}$, etc.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{A}_{N}$ or $\mathrm{B}_{\mathrm{N}}$ to $\overline{\mathrm{O}}_{\mathrm{A}}=\mathrm{B}$ | $\begin{aligned} C_{L} & =50 \mathrm{pf} \\ R_{\mathrm{L}} & =500 \Omega \end{aligned}$ | 9.0 | - | 13.0 | - | 17.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\overline{\mathrm{I}}_{\mathrm{A}=\mathrm{B}} \text { to } \overline{\mathrm{O}}_{\mathrm{A}}=\mathrm{B}$ |  | 5.0 | - | 12.0 | - | 11.0 | ns |

HIGH-SPEED CMOS OCTAL TRANSPARENT LATCH (3-STATE)

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 11ns typical clock to output
- $I_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu$ max.)
- Octal transparent latch with 3-state output
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT533 are octal transparent latches built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. The IDT54/74AHCT533 consist of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When $\overline{\mathrm{OE}}$ is HIGH , the bus output is in the high impedance state.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min . $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current Per TTL Input HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ $L E=V_{C C}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\text { Max. }$ <br> Outputs Open $f_{i}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ $L E=V_{C C}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $f_{i}=250 \mathrm{KHz}$ <br> 50\% Duty Cycle $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \mathrm{LE}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 2.3 | 8.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
${ }^{\prime} \mathrm{CCD}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{\mathrm{f}}{ }_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| $\frac{\mathrm{LE}}{}$ | Latch Enable Input (Active HIGH) |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}$ | Complementary 3-State Outputs |

## TRUTH TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{D}_{\mathbf{N}}$ | LE | $\overline{\text { OE }}$ | $\overline{\mathbf{O}}_{\mathbf{N}}$ |
| $H$ | $H$ | $L$ | $L$ |
| L | $H$ | $L$ | $H$ |
| $X$ | $X$ | $H$ | $Z$ |

$H=H I G H$ Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = HIGH Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $D_{N}$ to $\bar{O}_{N}$ | $\begin{gathered} C_{\mathrm{L}}=50 \mathrm{pf} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 11.0 | 4.0 | 19.0 | 4.0 | 24.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 15.0 | 4.0 | 18.0 | 4.0 | 20.0 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 11.0 | 2.0 | 16.0 | 2.0 | 22.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay LE to $\overline{\mathrm{O}}_{\mathrm{N}}$ |  | 15.0 | 4.0 | 23.0 | 4.0 | 28.0 | ns |
| $t_{S}$ | Set Up Time HIGH or LOW $D_{N}$ to LE |  | 7.0 | 15.0 | - | 15.0 | - | ns |
| $t_{H}$ | $\begin{aligned} & \text { Hold Time } \\ & \text { HIGH or LOW } \\ & \mathrm{D}_{N} \text { to LE } \end{aligned}$ |  | 5.0 | 7.0 | - | 7.0 | - | ns |
| $t_{w}$ | LE Pulse Width HIGH or LOW |  | 7.0 | 15.0 | - | 15.0 | - | ns |

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical clock to output
- $I_{\text {OL }}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with 3-state output
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT534 are octal D flip-flops built using advanced CEMOS ${ }^{\text {Tm }}$, a dual metal CMOS technology. The IDT54/74FCT534 are high-speed, low-power octal D-type flipflops featuring separate D-type inputs for each flip-flop and 3 -state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{\mathrm{OE})}$ are common to all flip-flops.

## PIN CONFIGURATIONS



## FUNCTIONAL BLOCK DIAGRAM



SSDFCT534-003

ABSOLUTE MAXIMUM RATING( ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | $-55 . t 0+125$ | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ Min. $=4.75 \mathrm{~V} \quad$ Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ 'L. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=3.4 V^{(4)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\operatorname{Max}$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling at $f_{i}=500 \mathrm{KHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 0.65 | 3.4 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{OE}=\mathrm{GND}$ <br> Eight Bits Toggling at $f_{i}=250 \mathrm{KHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.63 | 2.2 |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 2.88 | 9.4 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{j} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\overline{\mathrm{OE}}$ | 3-State Output Enable Input (Active LOW) |
| $\overline{\mathrm{O}_{0}}-\overline{\mathrm{O}}_{7}$ | Complementary 3-State Outputs |

## TRUTH TABLE

| FUNCTION | INPUTS |  |  | OUTPUTS | INTERNAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{O E}}$ | CP | $\mathrm{D}_{1}$ | $\overline{O_{N}}$ | $Q_{1}$ |
| Hi-Z | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & Z \\ & Z \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ |
| LOAD REGISTER | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\sqrt{5}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & Z \\ & Z \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & H \\ & L \end{aligned}$ |

$H=H I G H$
L = LOW
$\mathrm{X}=$ Don't Care
$Z^{\prime}=$ High Impedance
= LOW-to-HIGH transition
NC $=$ No Change

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay CP to $\overline{\mathrm{O}}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 10.0 | 3.0 | 16.0 | 3.0 | 18.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{zL}} \\ & \hline \end{aligned}$ | Output Enable Time |  | 11.0 | 5.0 | 18.0 | 5.0 | 20.0 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & t_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 11.0 | 2.0 | 14.0 | 2.0 | 16.0 | ns |
| $t_{s}$ | Set Up Time HIGH or LOW $D_{N}$ to CP |  | 2.0 | 10.0 | - | 10.0 | - | ns |
| $t_{\text {H }}$ | Hold Time HIGH or LOW $D_{N}$ to CP |  | 0.5 | 3.0 | - | 4.0 | - | ns |
| $t_{w}$ | CP Pulse Width HIGH or LOW |  | 7.0 | 14.0 | - | 16.0 | - | ns |



> HIGH-SPEED CMOS OCTAL TRANSPARENT LATCH

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- $10 n s$ typical data to output delay
- $I_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- Octal transparent latch with enable
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT573 are 8-bit latches built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. This octal latch has 3 -state outputs and is intended for bus-oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{\mathrm{OE})}$ is LOW. When $\overline{\mathrm{OE}}$ is HIGH , the bus output is in the high impedance state.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ Min. $=4.75 \mathrm{~V} \quad$ Max. $=5.25 \mathrm{~V}$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min . $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }}$, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Sc }}$ | Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {LC }}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {LC }}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Íco | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} ; V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & f_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\mathrm{CCT}}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $\mathrm{LE}=\mathrm{V}_{\mathrm{Cc}}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=$ Max. Outputs Open $f_{i}=1.0 \mathrm{MHz}$ 50\% Duty Cycle OE = GND $L E=V_{C C}$ One Bit Toggling | $\begin{aligned} & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{AHCT}) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 0.4 | 2.6 |  |
|  |  | $\begin{aligned} & V_{C C}=\text { Max. } \\ & \text { Outputs Open } \\ & f_{\mathrm{i}}=250 \mathrm{KHz} \\ & 50 \% \text { Duty Cycle } \\ & O E=G N D \\ & \text { LE }=V_{C C} \\ & \text { Eight Bits Toggling } \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{AHCT}) \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.3 | 8.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{1 N}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{( }{ }_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
${ }^{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| $\frac{\mathrm{LE}}{\mathrm{OE}}$ | Latch Enables Input (Active HIGH) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Output Enables Input (Active LOW) |

## TRUTH TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{D}_{\boldsymbol{n}}$ | LE | $\overline{\mathbf{O E}}$ | $\mathbf{O}_{\boldsymbol{n}}$ |
| $H$ | $H$ | $L$ | $H$ |
| L | $H$ | L | L |
| X | X | $H$ | Z |

$H=H I G H$ Voltage Level
$L=$ LOW Voltage Level
X = Don't Care
$Z=$ HIGH Impedance

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $D_{N}$ to $O_{N}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 10.0 | 2.0 | 14.0 | 2.0 | 15.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 15.0 | 4.0 | 18.0 | 4.0 | 21.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 9.0 | 2.0 | 13.0 | 2.0 | 15.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay LE to $O_{N}$ |  | 20.0 | 8.0 | 20.0 | 8.0 | 27.0 | ns |
| ${ }^{\text {ts }}$ | Set-up Time HIGH or LOW $D_{N}$ to LE |  | 4.0 | 10.0 | - | 10.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{N}$ to LE |  | 3.0 | 7.0 | - | 7.0 | - | ns |
| ${ }^{\text {w }}$ w | LE Pulse Width HIGH or LOW |  | 7.0 | 10.0 | - | 10.0 | - | ns |

## IDT54/74AHCT574

## DESCRIPTION:

The IDT54/74AHCT574 are 8-bit registers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. This register consists of eight D-type flip-flops with a buffered common clock and buffered three-state output control. When the output enable ( $\overline{\mathrm{OE}})$ input is LOW, the eight outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH, the outputs are in the three-state conditions.

Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.

## PIN CONFIGURATIONS



## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\begin{array}{llll}\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% & \text { Min. }=4.75 \mathrm{~V} & \text { Max. }=5.25 \mathrm{~V} \text { (Commercial) } \\ \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% & \text { Min. }=4.50 \mathrm{~V} & \text { Max. }=5.50 \mathrm{~V} \text { (Military) }\end{array}$
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM'L}$. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{(3)} \\ & \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}^{(3)} \\ & \hline \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $\mathrm{I}_{\mathrm{CCD}}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $\overline{O E}=G N D$ One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / 2 \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{Cc}}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ One Bit Toggling at $\mathrm{f}_{\mathrm{i}}=500 \mathrm{kHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{\mathrm{HC}} \\ & V_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (AHCT) } \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 0.65 | 3.4 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=1.0 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> OE = GND <br> Eight Bits Toggling <br> at $\mathrm{f}_{\mathrm{i}}=250 \mathrm{kHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & \text { (AHCT) } \end{aligned}$ | - | 0.63 | 2.2 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.88 | 9.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f} \mathrm{CP} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{iN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{\dagger}{ }_{\text {CP }}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\mathrm{D}_{1}$ | The D flip-flop data inputs. <br> CP |
| $\frac{\mathrm{O}_{1}}{\text { Clock Pulse for the register. Enters data on the }}$ |  |
| OE | The register three-state outputs. <br> Output Control. An active-LOW three-state <br> control used to enable the outputs. A HIGH level <br> input forces the outputs to the high impedance <br> (off) state. |

## TRUTH TABLE

| FUNCTION | INPUTS |  |  | OUTPUTS | INTERNAL |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{O E}}$ | CLOCK | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{O}_{\mathbf{1}}$ | $\mathbf{Q}_{\mathbf{1}}$ |
| Hi Z | $H$ | L | $X$ | $Z$ | NC |
|  | $H$ | $H$ | $X$ | $Z$ | NC |
| LOAD | L | - | L | L | L |
|  | L | $H$ | $H$ | $H$ | $H$ |
|  | $H$ | - | L | $Z$ | Z |
|  | $H$ | $H$ | $Z$ | $H$ |  |

[^12]
## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PL.H}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 10.0 | 4.0 | 14.0 | 4.0 | 15.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 11.0 | 4.0 | 18.0 | 4.0 | 21.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 9.0 | 2.0 | 12.0 | 2.0 | 15.0 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Setup Time HIGH or LOW $D_{N}$ to $C P$ |  | 2.0 | 15.0 | - | 15.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{N}$ to CP |  | 0.5 | 4.0 | - | 4.0 | - | ns |
| $t_{\text {w }}$ | CP Pulse Width HIGH or LOW |  | 10.0 | 14.0 | - | 16.5 | - | ns |

## HIGH-SPEED CMOS OCTAL INVERTING

## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns data to output
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5 $\mu \mathrm{A}$ max.)
- Inverting buffer transceiver
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT640 are 8-bit inverting buffer transceivers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the $A$ bus to the $B$ bus or from the $B$ bus to the A bus depending upon the level at the direction control (T/ $\bar{R}$ ) input. The enable input $(\overline{\mathrm{OE}})$ can be used to disable the device so the buses are effectively isolated.

## PIN CONFIGURATIONS



TOP VIEW


## FUNCTIONAL BLOCK DIAGRAM



SSD54/74AHCT640-003

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ Min. $=4.75 \mathrm{~V} \quad$ Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

$$
V_{C C}=5.0 \mathrm{~V} \pm 10 \%
$$

$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| IL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {sc }}$ | Short Circuit Current | $V_{\text {CC }}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M \operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{L}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

[^13]
## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icco | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {cct }}$ | Power Supply Current Per TTL Input HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $T / \bar{R}=G N D$ or $V_{C C}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA/} \\ & \mathrm{MHz} \end{aligned}$ |
| Icc | Total Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \text { Outputs Open } \\ & \mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \mathrm{SOE}=\mathrm{GND} \\ & \text { One Bit Toggling } \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{AHCT}) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }}=\text { GND } \end{aligned}$ | - | 0.4 | 2.6 |  |
|  |  | $\begin{aligned} & \hline V_{C C}=\text { Max. } \\ & \text { Outputs Open } \\ & f_{i}=250 \mathrm{kHz} \\ & 50 \% \text { Duty Cycle } \\ & \hline 0 \mathrm{OE}=\mathrm{GND} \\ & \text { Eight Bits Toggling } \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{V_{N}} \geq V_{\text {HC }} \\ & V_{\text {IN }} \leq V_{\text {LC }} \text { (AHCT) } \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{aligned} & V_{\text {IN }}=3.4 \mathrm{~V} \text { or } \\ & V_{\text {IN }}=G N D \end{aligned}$ | - | 2.3 | 8.4 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{I N}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
${ }^{\prime}{ }^{\text {CCQ }}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or |
|  | 3-State Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Side B Inputs or |
|  | 3-State Outputs |

## FUNCTION TABLE

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{O E}$ | T/ $/ \overline{\mathbf{R}}$ |  |
| L | L | Bus B Data to Bus A |
| L | H | Bus A Data to Bus B |
| H | X | Isolation |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $A$ to $B$ or B to A | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pf} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 10.0 | 2.0 | 11.0 | 2.0 | 14.0 | ns |
| $\mathrm{t}_{\mathrm{zH}} \mathrm{t}_{\mathrm{zL}}$ | Output Enable Time |  | 15.0 | 5.0 | 24.0 | 5.0 | 27.0 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \end{aligned}$ | Output Disable Time |  | 12.0 | 2.0 | 15.0 | 2.0 | 20.0 | ns |



## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 8 ns typical data to output delay
- $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5 \mu \mathrm{~A}$ max.)
- Non-inverting buffer transceiver
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74AHCT645 are 8-bit non-inverting buffer transceivers built using advanced CEMOS ${ }^{\top M}$, a dual metal CMOS technology. These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending upon the level at the direction control (T/R) input. The enable input ( $\overline{\mathrm{OE}}$ ) can be used to disable the device so the buses are effectively isolated.

## PIN CONFIGURATIONS



SSD54/74AHCT645-001


SSD54/74AHCT645-002
LCC
TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



SSD54/74AHCT645-003

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%$
$V_{C C}=5.0 V \pm 10 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\text {LC }}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| $I_{1 H}$ | Input HIGH Current (Except I/O Pins) | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| 111 | Input LOW Current (Except I/O Pins) | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {sc }}$ | Short Circuit Current | $\mathrm{V}_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -100 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA} \mathrm{MIL}$ | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \mathrm{COM}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {I CCT }}$ | Power Supply Current Per TTL Input HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $T / \bar{R}=G N D$ or $V_{C C}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I_{N}} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=1.0 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{\text {LC }}(A H C T) \end{aligned}$ | - | 0.15 | 1.8 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } \mathrm{V}_{I N}=\mathrm{GND} \end{aligned}$ | - | 0.4 | 2.6 |  |
|  |  | $V_{c c}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=250 \mathrm{kHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(A H C T) \end{aligned}$ | - | 0.3 | 2.0 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } V_{I N}=G N D \end{aligned}$ | - | 2.3 | 8.4 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $V_{I N}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f_{C P}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)

$$
f_{i}=\text { Input Frequency }
$$

$$
N_{i}=\text { Number of Inputs at } f_{i}
$$

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or |
|  | 3-State Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Side B Inputs or |
|  | 3-State Outputs |

## FUNCTION TABLE

| INPUTS |  |  |
| :---: | :---: | :--- |
| $\overline{\mathbf{O E}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ |  |
| L OPERATION |  |  |
| L | L | Bus B Data to Bus A |
| $H$ | $H$ | Bus A Data to Bus B |
| X | Isolation |  |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | TYPICAL | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $A$ to $B$ $B$ to $A$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 8.0 | 3.0 | 10.0 | 3.0 | 15.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 15.0 | 5.0 | 20.0 | 5.0 | 25.0 | ns |
| $\begin{gathered} t_{\mathrm{HZ}} \\ t_{\mathrm{LZ}} \\ \hline \end{gathered}$ | Output Disable Time |  | 11.0 | 2.0 | 15.0 | 2.0 | 18.0 | ns |
| $t_{\text {DLH }}$ <br> $t_{\text {DHL }}$ | Propagation Delay $\mathrm{T} / \overline{\mathrm{R}}$ to A or $\mathrm{B}^{*}$ |  | 15.0 | - | - | - | - | ns |

[^14]

## FEATURES:

- IDT54/74FCT138 equivalent to FAST™ speed; IDT54/74FCT138A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to $\mathrm{FAST}^{\text {™ }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- 1-of-8 decoder with enables
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT138 and IDT54/74FCT138A are 1-of-8 decoders built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The IDT54/74FCT138 and IDT54/74FCT138A accept three binary weighed inputs ( $A_{0}, A_{1}, A_{2}$ ) and, when enabled, provide eight mutually exclusive active LOW outputs $\left(\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}\right)$. The IDT54/74FCT138 and IDT54/74FCT138A feature three enable inputs, two active LOW ( $E_{1}, E_{2}$ ) and one active HIGH $\left(E_{3}\right)$. All outpus will be HIGH unless $\bar{E}_{1}$ and $\bar{E}_{2}$ are LOW and $E_{3}$ is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1 -of- 32 ( 5 lines to 32 lines) decoder with just four IDT54/74FCT138 or IDT54/74FCT138A devices and one inverter.

## PIN CONFIGURATIONS



SSD54/74FCT138-001

## DIP/SOIC

 TOP VIEW

SSD54/74FCT138-002

## LCC/PLCC

TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{\text {IH }}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{C C}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=$ GND |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {LC }}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\text {LC }}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

[^15]
## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{c C}=M a x .$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Input Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\text {LC }}(\text { FCT }) \end{aligned}$ | - | 1.5 | 4.5 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 5.3 |  |
|  |  | $V_{C C}=M a x .$ <br> Outputs Open $f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}(\text { FCT }) \end{aligned}$ | - | 0.38 | 2.3 |  |
|  |  |  | $\begin{aligned} & V_{\text {IN }}=3.4 \mathrm{~V} \\ & V_{\mathrm{IN}}=G N D \end{aligned}$ | - | 0.63 | 3.1 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C O}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $V_{I_{N}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{A}}_{0}-\mathrm{A}_{2}$ | Address Inputs |
| $\overline{\mathrm{E}}_{1}, \mathrm{E}_{2}$ | Enable Inputs (Active LOW) |
| $\mathrm{E}_{3}-\overline{\mathrm{O}}_{7}$ | Enable Input (Active HIGH) |
| $\overline{\mathrm{O}}_{0}-$ Outputs (Active LOW) $^{2}$ |  |

TRUTH TABLE

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\bar{E}_{2}$ | $\mathrm{E}_{3}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\overline{\mathrm{O}}_{0}$ | $\overline{\mathrm{O}}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\overline{\mathrm{O}}_{3}$ | $\overline{\mathrm{O}}_{4}$ | $\overline{\mathrm{O}}_{5}$ | $\overline{\mathrm{O}}_{6}$ | $\overline{\mathrm{O}}_{7}$ |
| H | X | $x$ | X | X | X | H | H | H | H | H | H | H | H |
| X | H | X | X | X | X | H | H | H | H | H | H | H | H |
| X | X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | L | H | L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | L | H | L | H | H | H | H | H | H |
| L | L | H | L | H | L | H | H | L | H | H | H | H | H |
| L | L | H | H | H | L | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| L | L | H | H | L | H | H | H | H | H | H | L | H | H |
| L | L | H | L | H | H | H | H | H | H | H | H | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | H | L |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT138 |  |  |  |  | IDT54/74FCT138A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & A_{0} \text { to } \overline{O_{N}} \end{aligned}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 7.0 | 3.5 | 9.0 | 3.5 | 12.0 | 4.5 | 1.5 | 5.8 | 1.5 | 7.8 | ns |
| $t_{\text {PLH }}$ $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay $\mathrm{E}_{1}$ or $\mathrm{E}_{2}$ to $\mathrm{O}_{\mathrm{N}}$ |  | 6.0 | 3.0 | 9.0 | 3.0 | 12.5 | 4.5 | 1.5 | 5.9 | 1.5 | 8.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\mathrm{PHL}}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \bar{E}_{3} \text { to } \bar{O}_{N} \end{aligned}$ |  | 6.0 | 3.5 | 9.0 | 3.5 | 12.5 | 4.5 | 1.5 | 5.9 | 1.5 | 8.0 | ns |

## FAST CMOS <br> IDT54/74FCT139 DUAL 1-OF-4 DECODER

## Integrated Device Technology. Inc.

## FEATURES:

- IDT54/74FCT139 equivalent to FAST $^{\text {TM }}$ speed; IDT54/74FCT139A 35\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to $\mathrm{FAST}^{\text {M }}$ output drive over full temperature and voltage supply extremes
- $I_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- Dual 1-of-4 decoder with enable
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT139 and IDT54/74FCT139A are dual 1-of-4 decoders built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The devices have two independent decoders, each of which accept two binary weighed inputs ( $A_{0}-A_{1}$ ) and provide four mutually exclusive active LOW outputs $\left(\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{3}\right)$. Each decoder has an active LOW enable $(\overline{\mathrm{E}})$. When $\overline{\mathrm{E}}$ is HIGH, all outputs are forced HIGH.

## PIN CONFIGURATIONS



SSD54/74FCT139-002
LCC/PLCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\text {LC }}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{1 H}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $V_{C C}=$ Max., $V_{\text {IN }}=$ GND |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, 1_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $V_{C C}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, I_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CCQ}}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.3 | $\mathrm{mA} /$ |
| $I_{\text {cc }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=$ Max. <br> Outputs Open $f_{i}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Input Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 1.5 | 4.5 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 5.3 |  |
|  |  | $V_{C C}=M a x .$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle One Input Toggling on Each Decoder | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{\mathrm{LC}}(\text { FCT }) \end{aligned}$ | - | 3.0 | 7.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 3.5 | 9.1 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{C C}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\mathrm{CC}}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
${ }^{\text {CCD }}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## TRUTH TABLE

| INPUTS |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}$ | $A_{0}$ | $A_{1}$ | $\bar{O}_{0}$ | $\bar{O}_{1}$ | $\bar{O}_{2}$ | $\bar{O}_{3}$ |  |
| $H$ | $X$ | $X$ | $H$ | $H$ | $H$ | $H$ |  |
| $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $H$ |  |
| $L$ | $H$ | $L$ | $H$ | $L$ | $H$ | $H$ |  |
| $L$ | $L$ | $H$ | $H$ | $H$ | $L$ | $H$ |  |
| $L$ | $H$ | $H$ | $H$ | $H$ | $H$ | $L$ |  |

$H=H I G H$ Voltage Level
L = LOW Voltage Level
X = Don't Care

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}$ | Address Inputs |
| $\overline{\mathrm{E}}$ | Enable Inputs (Active LOW) |
| $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{3}$ | Outputs (Active LOW) |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT139 |  |  |  |  | IDT54/74FCT139A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \mathrm{A}_{0} \text { or } \mathrm{A}_{1} \text { to } \mathrm{O}_{\mathrm{n}} \\ & \hline \end{aligned}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.0 | 3.0 | 9.0 | 2.5 | 12.0 | 4.5 | 15 | 59 | $1.5$ | 7.8 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay E to $\mathrm{O}_{\mathrm{n}}$ |  | 5.5 | 3.0 | 8.0 | 2.5 | 9.0 | 4.0 | 1.5 | 5.5 | 1.5 | 7.2 | ns |



## FEATURES:

- IDT54/74FCT161/163 equivalent to FAST $^{\text {m }}$ speed; IDT54/74FCT161A/163A 35\% faster than FAST ${ }^{\text {m }}$
- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $I_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT161/163 and IDT54/74FCT161A/163A are high-speed synchronous modulo-16 binary counters built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The IDT54/74FCT161/163 and IDT54/74FCT161A/ 163A have asynchronous Master Reset inputs that override all other inputs and force the outputs LOW. The IDT54/74FCT161/163 and IDT54/74FCT161A/163A have Synchronous Reset inputs that override counting and parallel loading and allow the outputs to be simultaneously reset on the rising edge of the clock.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operation <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }}$, $\mathrm{V}_{\text {I }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {sc }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC},} \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | V LC | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second

POWER SUPPLY CHARACTERISTICS (IDT54/74FCT161/A)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Power Supply Current per TTL Input HIGH | $\begin{aligned} & V_{\mathrm{CC}}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| ${ }^{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open Count Mode $\begin{aligned} & P_{0-3}=V_{L C} \\ & C E P=C E T=M R= \\ & P E=V_{H C} \end{aligned}$ | $\begin{aligned} & C P \\ & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(\text { FCT }) \end{aligned}$ | - | 0.3 | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$, <br> 50\% Duty Cycle <br> Count Mode $\begin{aligned} & \mathrm{P}_{0-3}=\mathrm{V}_{\mathrm{LC}} \\ & \mathrm{CEP}=\mathrm{CET}=\overline{\mathrm{MR}}= \\ & \mathrm{PE}=\mathrm{V}_{\mathrm{HC}} \end{aligned}$ | $\begin{aligned} & C P \\ & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 3.0 | - | mA |
|  |  |  | $\begin{aligned} & C P \\ & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 3.8 | - |  |

POWER SUPPLY CHARACTERISTICS (IDT54/74FCT163/A)
$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {CCCT }}$ | Power Supply Current per TTL Input HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open <br> Count Mode $\begin{aligned} P_{0-3} & =V_{L C} \\ C E P & =C E T \\ \overline{P E} & =V_{H C} \end{aligned}$ | $\begin{aligned} & C P \\ & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\text {LC }}(F C T) \end{aligned}$ | - | 0.3 | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{Cc}}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$, <br> 50\% Duty Cycle <br> Count Mode $\begin{aligned} P_{0-3} & =V_{L C} \\ C E P & =C E T=\overline{S R}= \\ P E & =V_{H C} \end{aligned}$ | $\begin{aligned} & C P \\ & V_{I N} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{\text {LC }}(\text { FCT }) \end{aligned}$ | - | 3.0 | - | mA |
|  |  |  | $\begin{aligned} & C P \\ & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 3.8 | - |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{I N}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{C C}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C O}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f} \mathrm{CP}+\mathrm{f}_{\mathrm{i}} \mathrm{N}_{\mathrm{i}}\right)$
$I_{C C Q}=$ Quiescent Current
${ }^{\prime}{ }_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL. Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{\mathrm{CP}}=$ Count Clock or Load Clock Frequency
$f_{i}=P_{0-3}$ Input Frequency (Load)
$N_{i}=$ Number of $P_{0-3}$ Inputs at $f_{i}$ (Load)
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| CEP | Count Enable Parallel Input |
| CET | Count Enable Trickle Input |
| $\overline{\mathrm{CP}}$ | Clock Pulse Input (Active Rising Edge) |
| $\overline{\mathrm{MR}}$ ('161) | Asynchronous Master Reset Input (Active LOW) |
| SR |  |
| ('163) | Synchronous Reset Input (Active LOW) |
| $\frac{P_{0-3}}{\mathrm{PE}}$ | Parallel Data Inputs |
| $\mathrm{Q}_{0-3}$ | Parallel Enable Input (Active LOW) |
| TC | Flip-Flop Outputs |
|  | Terminal Count Output |

TRUTH TABLE

| $\overline{\mathbf{S R}}^{(1)}$ | PE | CET | CEP | ACTION ON THE RISING CLOCK EDGE ( 5 ) |
| :---: | :---: | :---: | :---: | :---: |
| L | X | X | X | Reset (Clear) |
| H | L | x | X | Load ( $\mathrm{P}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ ) |
| H | H | H | H | Count (Increment) |
| H | H | L | X | No Change (Hold) |
| H | H | X | L | No Change (Hold) |

NOTES:

1. For FCT163/163A ONLY

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT161 IDT54/74FCT163 |  |  |  |  | IDT54/74FCT161A IDT54/74FCT163A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | MIL. |  | COM'L. |  | TYP. | MIL. |  | COM'L. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\begin{gathered} \text { Propagation Delay } \\ \quad \text { CP to } Q_{n} \\ (\overline{P E} \text { Input HIGH) } \end{gathered}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 7.0 | 3.5 | 11.5 | 3.5 | 11.0 | 4.5 | 2.0 | 7.5 | 2.0 | 7.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $C P$ to $Q_{n}$ <br> (PE Input LOW) |  | 7.0 | 4.0 | 10.0 | 4.0 | 9.5 | 4.5 | 2.0 | 6.5 | 2.0 | 6.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to TC |  | 10.0 | 5.0 | 16.5 | 5.0 | 15.0 | 6.5 | 2.0 | 10.8 | 2.0 | 9.8 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay CET to TC |  | 4.5 | 2.5 | 9.0 | 2.5 | 8.5 | 3.0 | 1.5 | 5.9 | 1.5 | 5.5 | ns |
| $t_{\text {PHL }}$ | Propagation Delay MR to $Q_{n}$ ('F161A) |  | 9.0 | 5.5 | 14.0 | 5.5 | 13.0 | 5.9 | 2.0 | 9.1 | 2.0 | 8.5 | ns |
| $t_{\text {PHL }}$ | Propagation Delay MR to TC |  | 8.0 | 4.5 | 12.5 | 4.5 | 11.5 | 5.2 | 2.0 | 8.2 | 2.0 | 7.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to CP |  | 5.0 | 5.5 | - | 5.0 | - | 4.0 | 4.5 | - | 4.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{N}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{N}}(\mathrm{~L}) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to CP |  | 2.0 | 2.5 | - | 2.0 | - | 1.5 | 2.0 | - | 1.5 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW PE or SR to CP |  | 11.0 | 13.5 | - | 11.5 | - | 9.0 | 11.5 | - | 9.5 | - | ns |
| $\begin{aligned} & t_{N}(H) \\ & t_{N}(L) \end{aligned}$ | $\begin{gathered} \text { Hold Time, } \\ \text { HIGH or LOW } \\ \hline \text { PE or SR to } \mathrm{CP} \end{gathered}$ |  | 2.0 | 2.0 | - | 2.0 | - | 1.5 | 1.5 | - | 1.5 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, <br> HIGH or LOW CEP or CET to CP |  | 11.0 | 13.0 | - | 11.5 | - | 9.0 | 11.0 | - | 9.5 | - | ns |
| $\begin{aligned} & t_{N}(H) \\ & t_{N}(L) \end{aligned}$ | Hold Time, HIGH or LOW CEP or CET to CP |  | 0 | 0 | - | 0 | - | 0 | 0 | - | 0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Clock Pulse Width (Load) <br> HIGH or LOW |  | 5.0 | 5.0 | - | 5.0 | - | 4.0 | 4.0 | - | 4.0 | - | ns |
| $\begin{aligned} & t_{w}(H) \\ & t_{w}(\mathrm{~L}) \end{aligned}$ | Clock Pulse Width (Count) <br> HIGH or LOW |  | 6.0 | 8.0 | - | 7.0 | - | 5.0 | 7.0 | - | 6.0 | - | ns |
| $t_{W}(L)$ | MR Pulse Width, LOW ('F161A) |  | 5.0 | 5.0 | - | 5.0 | - | 4.0 | 4.0 | - | 4.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time $\overline{M R}$ to CP ('F161A) |  | 6.0 | 6.0 | - | 6.0 | - | 5.0 | 5.0 | - | 5.0 | - | ns |

FAST CMOS CARRY LOOKAHEAD GENERATOR

IDT54/74FCT182 IDT54/74FCT182A

## DESCRIPTION:

The IDT54/74FCT182 and IDT54/74FCT182A are high-speed carry lookahead generators built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/74FCT182 and IDT54/ 74FCT182A are generally used with a 4 -bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

## PIN CONFIGURATIONS



SSDFCT182-001
DIP/SOIC TOP VIEW


SSDFCT 182-002
LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{iH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {CC }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $f_{i}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Input Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\mathrm{LC}}(F C T) \end{aligned}$ | - | 1.5 | 4.5 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 5.3 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $G N D$.
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\bar{C}_{n}$ | Carry Input |
| $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{2}$ | Carry Generate Inputs (Active LOW) |
| $\overline{\mathrm{G}}_{1}$ | Carry Generate Input (Active LOW) |
| $\overline{\mathrm{P}}_{0}, \overline{\mathrm{P}}_{1}$ | Carry Generate Input (Active LOW) |
| $\overline{\mathrm{P}}_{2}$ | Carry Propagate Inputs (Active LOW) |
| $\overline{\mathrm{P}}_{3}$ | Carr Propagate Input (Active LOW) |
| $\mathrm{C}_{n+\mathrm{x}}-\mathrm{C}_{\mathrm{n}+\mathrm{z}}$ | Cary Propagate Input (Active LOW) |
| $\overline{\bar{G}}^{2}$ | Carry Outputs |
| $\overline{\mathrm{P}}$ | Carry Generate Output (Active LOW) |
|  | Carry Propagate Output (Active LOW) |

TRUTH TABLE

| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{n}$ | $\overline{\mathbf{G}}_{0}$ | $\overline{\mathbf{P}}_{0}$ | $\overline{\mathbf{G}}_{1}$ | $\bar{P}_{1}$ | $\overline{\mathbf{G}}_{2}$ | $\overline{\mathbf{P}}_{2}$ | $\overline{\mathbf{G}}_{3}$ | $\overline{\mathbf{P}}_{3}$ | $C_{n+x}$ | $C_{n+y}$ | $C_{n+2}$ | $\overline{\mathbf{G}}$ | $\overline{\mathbf{P}}$ |
| $\begin{aligned} & X \\ & L \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & \hline H \\ & X \\ & X \\ & X \\ & L \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & X \\ & X \\ & X \\ & L \\ & X \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & H \\ & X \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & L \\ & X \\ & X \end{aligned}$ | H <br> X <br> X <br> $X$ <br> L |  |  |  |  |  | $\begin{aligned} & L \\ & L \\ & L \\ & H \\ & H \\ & H \end{aligned}$ |  |  |  |
| $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & X \\ & X \\ & X \\ & X \\ & H \end{aligned}$ | X <br> X <br> H <br> H <br> X <br> X <br> $\frac{L}{\mathrm{~L}}$ | $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & X \\ & X \\ & X \\ & X \\ & L \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & H \\ & H \\ & X \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & L \\ & L \end{aligned}$ | H <br> H <br> H <br> H <br> L X <br> X <br> X | H <br> X <br> X <br> X <br> X <br> L <br> L |  |  |  |  | $\begin{aligned} & L \\ & L \\ & L \\ & L \\ & H \\ & H \\ & H \\ & H \end{aligned}$ |  |  |
|  | X <br> X <br> X <br> H <br> X <br> X <br> X <br> L |  | $X$ <br> X <br> H <br> H <br> X <br> $X$ $L$ $X$ | $\begin{aligned} & X \\ & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & L \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & H \\ & H \\ & H \\ & X \\ & \text { L } \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & X \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & L \\ & X \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & H \\ & X \\ & X \\ & X \\ & X \\ & X \\ & L \\ & L \\ & L \end{aligned}$ |  |  |  | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & H \\ & L \\ & L \\ & L \end{aligned}$ |  |
|  |  | $\begin{aligned} & H \\ & X \\ & X \\ & X \\ & X \\ & L \end{aligned}$ |  | $\begin{aligned} & X \\ & H \\ & X \\ & X \\ & X \\ & L \end{aligned}$ |  | $\begin{aligned} & X \\ & X \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & H \\ & L \end{aligned}$ |  |  |  |  | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & L \end{aligned}$ |

$H=H I G H$ Voltage Level
L L LOW Voltage Level
X = Don't Care

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT182 |  |  |  |  | IDT54/74FCT182A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & C_{N} \text { to } C_{N+X} \\ & C_{N+Y}, C_{N+Z} \end{aligned}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.0 | 3.0 | 10.0 | 3.0 | 16.5 | 4.0 | 2.0 | 6.5 | 2.0 | $10.7$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \bar{P}_{0}, \bar{P}_{1}, \bar{P}_{2} \text {, to } \\ & C_{N+X}, C_{N+Y}, C_{N+Z} \end{aligned}$ |  | 6.0 | 2.0 | 9.0 | 2.0 | 11.5 | 4.0 | 1.5 | 5.8 | $1.5$ | \% 7.4 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}, \text { to } \\ & \mathrm{C}_{\mathrm{N}+\mathrm{X}}, \mathrm{C}_{\mathrm{N}+\mathrm{Y}}, \mathrm{C}_{\mathrm{N}+\mathrm{Z}} \end{aligned}$ |  | 6.0 | 2.0 | 9.5 | 2.0 | 11.5 | 4.0 | 1.5 | 6.0 | $1.5$ | 7.4 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\bar{P}_{1}, \bar{P}_{2}, \bar{P}_{3}$ to $\bar{G}$ |  | 7.0 | 3.0 | 11.0 | 3.0 | 16.5 | 4.8 | 2.0 | $70$ | 2.0 | 10.7 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\overline{\mathrm{G}}_{\mathrm{N}}$ to $\overline{\mathrm{G}}$ |  | 7.5 | 3.0 | 11.5 | 3.0 | 16.5 | 5.0 | 2.0 | * 7.4 | 2.0 | 10.7 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\bar{P}_{N}$ to $\bar{P}$ |  | 6.0 | 2.5 | 8.5 | 2.5 | 12.5 | 4.0 | 1.5 | 5.5 | 1.5 | 7.4 | ns |



## FAST CMOS UP/DOWN BINARY COUNTER

## IDT54/74FCT191 IDT54/74FCT 191/A

## DESCRIPTION:

The IDT54/74FCT191 and IDT54/74FCT191A are reversible modulo-16 binary counters, featuring synchronous counting and asynchronous presetting, and built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The preset feature allows the IDT54/74FCT191 and IDT54/74FCT191A to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

## FEATURES:

- IDT54/74FCT191 equivalent to FASTT ${ }^{\text {™ }}$ speed; IDT54/74FCT191A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to FAST $^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $I_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



SSDFCT191-002
DIP/SOIC TOP VIEW


SSDFCT191-003
LCC/PLCC TOP VIEW

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operation <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icco | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C C} V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }_{\text {ICCT }}$ | Power Supply Current TTL Input HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {cCD }}$ | Dynamic Power Supply Current | $V_{C C}=M a x .$ <br> Outputs Open <br> Count Up or Down Mode $\begin{aligned} & \mathrm{CE}=V_{\mathrm{LC}} \\ & \mathrm{PL}=P_{0}-\mathrm{P}_{3}=\mathrm{V}_{\mathrm{HC}} \end{aligned}$ $\bar{U} / \mathrm{D}=\mathrm{V}_{\mathrm{HC}} \text { or } \mathrm{V}_{\mathrm{LC}}$ | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.3 | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| ${ }^{\text {ccc }}$ | Total Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \text { Outputs Open } \\ & \mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \text { Count Up or Down Mode } \\ & \frac{P L}{}=P_{0}-P_{3}=V_{H C} \\ & \hline C E=V_{\mathrm{LC}} \\ & \mathrm{U} / D=V_{\mathrm{HC}} \text { or } V_{\mathrm{LC}} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{FCT}) \end{aligned}$ | - | 3.0 | - | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 3.8 | - |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
3. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}{ }^{\prime}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P}+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Input High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
${ }^{\prime} C_{C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f_{C P}}=$ Count Clock or Load Clock Frequency
$f_{i}=P_{0-3}$ Input Frequency (Load)
$N_{i}=$ Number of $P_{0-3}$ Inputs at $f_{i}$ (Load)
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\overline{\mathrm{CE}}$ | Count Enable Input (Active LOW) |
| CP | Count Pulse Input (Active Rising Edge) |
| $\overline{P_{0-3}}$ | Parallel Data Inputs |
| $\overline{\mathrm{PL}}$ | Asynchronous Parallel Load Input (Active LOW) |
| $\bar{U} / \mathrm{D}$ | Up/Down Count Control Input |
| $\mathrm{Q}_{0-3}$ | Flip-Flop Outputs |
| $\overline{\mathrm{RC}}$ | Ripple Clock Output (Active LOW) |
| TC | Terminal Clock Output (Active HIGH) |

TRUTH TABLES MODE SELECT TABLE

NOTES:

1. TC is generated internally.
$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

| INPUTS |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{P L}}$ | $\overline{C E}$ | U/D | CP |  |
| $H$ $H$ $L$ $H$ | $\begin{aligned} & L \\ & L \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ |  | Count Up <br> Count Down <br> Preset (Asynch.) <br> No Change (Hold) |

$\overline{\text { RC }}$ TRUTH TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\text { CE }}$ | TC |  |  |
| L | CP | $\overline{\text { RC }}$ |  |
| H | H | Ur | Zr |
| X | X | X | H |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT191 |  |  |  |  | IDT54/74FCT191A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | MIL. |  | COM'L. |  | TYP. | MIL. |  | COM'L. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $C P$ to $Q_{n}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 8.5 | 1.5 | 16.0 | 3.0 | 12.0 | 5.5 | 1.5 | 10.5 | 2.5 | 7.8 | ns |
| $t_{\text {PLH }}$ <br> $t_{\mathrm{PHL}}$ | Propagation Delay CP to TC |  | 10.0 | 4.5 | 16.0 | 5.0 | 14.0 | 6.5 | 2.0 | 10.5 | 3.0 | 9.1 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to RC |  | 5.5 | 1.5 | 12.5 | 3.0 | 8.5 | 3.6 | 1.5 | 8.2 | 2.5 | 5.6 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay $\overline{C E}$ to $\overline{R C}$ |  | 5.5 | 3.0 | 8.5 | 3.0 | 8.0 | 3.6 | 2.0 | 5.6 | 2.0 | 5.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\bar{U} / \mathrm{D}$ to $\overline{\mathrm{RC}}$ |  | 11.0 | 5.5 | 22.5 | 5.5 | 20.0 | 7.2 | 4.0 | 14.7 | 4.0 | 13.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay U/D to TC |  | 7.0 | 4.0 | 13.0 | 4.0 | 11.0 | 4.6 | 3.0 | 8.5 | 3.0 | 7.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $P_{n}$ to $Q_{n}$ |  | 10.0 | 1.5 | 16.0 | 3.0 | 14.0 | 6.5 | 1.5 | 10.4 | 2.0 | 9.1 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay PL to $Q_{n}$ |  | 9.0 | 5.0 | 14.0 | 5.0 | 13.0 | 5.9 | 3.0 | 9.1 | 3.0 | 8.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $P_{n}$ to $\overline{\text { PL }}$ |  | 4.5 | 6.0 | - | 5.0 | - | 4.0 | 5.0 | - | 4.0 | - | ns |
| $\begin{aligned} & t_{H}(H) \\ & t_{H}(\mathrm{H}) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ |  | 2.0 | 2.0 | - | 2.0 | - | 1.5 | 1.5 | - | 1.5 | - | ns |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | Setup Time LOW CE to CP |  | 10.0 | 10.5 | - | 10.0 | - | 9.0 | 9.5 | - | 9.0 | - | ns |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{L})$ | Hold Time LOW CE to CP |  | 0 | 0 | - | 0 | - | 0 | 0 | - | 0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time, HIGH or LOW $\bar{U} / D$ to $C P$ |  | 12.0 | 12.0 | - | 12.0 | - | 10.0 | 10.0 | - | 10.0 | - | ns |
| $\begin{aligned} & t_{H}(H) \\ & t_{H}(\mathrm{H}) \end{aligned}$ | Hold Time, HIGH or LOW U/D to CP |  | 0 | 0 | - | 0 | - | 0 | 0 | - | 0 | - | ns |
| $t_{w}(L)$ | $\overline{\text { PL Pulse Width, LOW }}$ |  | 6.0 | 8.5 | - | 6.0 | - | 5.5 | 8.0 | - | 5.5 | - | ns |
| $t_{\text {W }}(\mathrm{L})$ | CP Pulse Width, LOW |  | 5.0 | 7.0 | - | 5.0 | - | 4.0 | 6.0 | - | 4.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time PL to CP |  | 6.0 | 7.5 | - | 6.0 | - | 5.0 | 6.5 | - | 5.0 | - | ns | COUNTERS

## IDT54／74FCT193A

Integrated Device Technology．Inc

## FEATURES：

－IDT54／74FCT193 equivalent to FAST $^{\text {M }}$ speed； IDT54／74FCT193A 35\％faster than FAST ${ }^{\text {™ }}$
－Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
－ $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
－CMOS power levels（ $5 \mu \mathrm{~W}$ typ．static）
－Both CMOS and TTL output compatible
－Substantially lower input current levels than FAST ${ }^{\text {m }}$ （ $5 \mu \mathrm{~A}$ max．）
－100\％product assurance screening to MIL－STD－883，Class B is available

## DESCRIPTION：

The IDT54／74FCT193 and IDT54／74FCT193A are up／down modulo－16 binary counters built using advanced CEMOS ${ }^{\text {m }}$ ，a dual metal CMOS technology．Separate Count－up and Count－ down Clocks are used and，in either counting mode，the circuits operate synchronously．The outputs change state synchro－ nøusly with the LOW－to－HIGH transitions on the clock inputs． Separate Terminal Count－up and Terminal Count－down outputs are provided that are used as the clocks for subsequent stage without extra logic，thus simplifying multistage counter designs． Individual preset inputs allow the circuit to be used as a programmable counter．Both the Parallel（PL）and the Master Reset（ $\overline{\mathrm{MR}}$ ）inputs asynchronously override the clocks．

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operation <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output <br> Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{L C}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 V$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=\operatorname{Max} .^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\text { Min. } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P_{U}}=f_{C P_{D}}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {CCCT }}$ | Power Supply Current TTL Input HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(4)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open Count Up or Down $\begin{aligned} & \overline{\mathrm{PL}}=\mathrm{P}_{0}-\mathrm{P}_{3}=\mathrm{V}_{\mathrm{HC}} \\ & \mathrm{MR}=\mathrm{V}_{\mathrm{LC}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.3 | - | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply Current | $V_{c C}=\text { Max. }$ <br> Outputs Open $f_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> Count Up or Down $\begin{aligned} & \mathrm{PL}=\mathrm{P}_{0}-\mathrm{P}_{3}=\mathrm{V}_{\mathrm{HC}} \\ & \mathrm{MR}=\mathrm{V}_{\mathrm{LC}} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ (\mathrm{FCT}) \\ \hline \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - - | 3.0 3.8 | - - | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output shold be shorted at one time. Duration of the short circuit test should not exceed one second
4. Per TTL driven input ( $\mathrm{V}_{I N}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND
5. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {iNPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f} C P+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Input High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Count Clock or Load Clock Frequency
$f_{i}=P_{0-3}$ Input Frequency (Load)
$N_{i}=$ Number of $P_{0-3}$ Inputs at $f_{i}$ (Load)
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{CP}_{\mathrm{U}}$ | Count Up Clock Input (Active Rising Edge) |
| CP | Count Down Clock Input (Active Rising Edge) |
| $\frac{\mathrm{MR}}{\mathrm{PL}}$ | Asynchronous Master Reset (Active HIGH) |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Asynchronous Parallel Load Input (Active LOW) |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Farallel Data Inputs |
| $\mathrm{TC}_{\mathrm{D}}$ | Terminal Count Down (Borrow) Output (Active LOW) |
| $\mathrm{TC}_{U}$ | Terminal Count Up (Carry) Output (Active LOW) |

TRUTH TABLE

| MR | $\overline{\text { PL }}$ | $\mathrm{CP}_{u}$ | $\mathrm{CP}_{\text {D }}$ | MODE |
| :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | Reset (Asyn.) |
| L | L | X | X | Preset (Asyn.) |
| L | H | H | H | No Change |
| L | H | $\dagger$ | H | Count Up |
| L | H | H | $\uparrow$ | Count Down |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT193 |  |  |  |  | IDT54/74FCT193A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | MIL. |  | COM'L. |  | TYP. | MIL. |  | COM'L. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $C P_{u}$ or $C P_{D}$ to $\overline{T C}_{U}$ or $\overline{T C}_{D}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 7.0 | 3.5 | 10.5 | 3.5 | 10.5 | 4.6 | 2.0 | 6.9 | 2.0 | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $C P_{U}$ or $C P_{D}$ to $Q_{n}$ |  | 9.5 | 4.0 | 14.0 | 4.0 | 13.5 | 6.2 | 2.0 | 9.1 | 2.0 | 8.8 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $P_{n}$ to $Q_{n}$ |  | 11.0 | 3.0 | 16.5 | 3.0 | 15.5 | 7.2 | 2.0 | 10.8 | 2.0 | 10.1 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $P L$ to $Q_{n}$ |  | 10.0 | 5.0 | 13.5 | 5.0 | 14.0 | 6.5 | 2.0 | 9.1 | 2.0 | 8.8 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $M R$ to $Q_{n}$ |  | 11.0 | 6.5 | 16.0 | 6.5 | 15.5 | 7.0 | 3.0 | 10.4 | 3.0 | 10.1 | ns |
| $t_{\text {PLH }}$ | Propagation Delay MR to TC $u$ |  | 10.5 | 6.0 | 15.0 | 6.0 | 14.5 | 6.5 | 3.0 | 9.8 | 3.0 | 9.4 | ns |
| $t_{\text {PHL }}$ | Propagation Delay MR to $\overline{T C}_{D}$ |  | 11.5 | 7.0 | 16.0 | 7.0 | 15.5 | 7.5 | 3.0 | 10.4 | 3.0 | 10.1 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\overline{P L}$ to $\mathrm{TC}_{U}$ or $\overline{T C}_{D}$ |  | 12.0 | 7.0 | 18.5 | 7.0 | 16.5 | 8.0 | 3.0 | 12.0 | 3.0 | 10.8 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay $P_{n}$ to $\overline{T C}_{U}$ or $\overline{T C}_{D}$ |  | 11.5 | 6.5 | 16.5 | 6.5 | 15.5 | 7.5 | 3.0 | 10.8 | 3.0 | 10.1 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | $\begin{aligned} & \text { Setup Time, } \\ & \text { HIGH or LOW } \\ & \mathrm{P}_{\mathrm{n}} \text { to } \mathrm{PL} \end{aligned}$ |  | 4.5 | 6.0 | - | 5.0 | - | 4.0 | 5.0 | - | 4.0 | - | ns |
| $\begin{aligned} & t_{H}(H) \\ & t_{H}(\mathrm{~L}) \end{aligned}$ | Hold Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ |  | 2.0 | 2.0 | - | 2.0 | - | 1.5 | 1.5 | - | 1.5 | - | ns |
| $t_{w}(\mathrm{~L})$ | $\overline{\mathrm{PL}}$ Pulse Width, LOW |  | 6.0 | 7.5 | - | 6.0 | - | 5.0 | 6.5 | - | 5.0 | - | ns |
| $t_{w}(\mathrm{~L})$ | $\begin{gathered} \mathrm{CP}_{\mathrm{U}} \text { or } \mathrm{CP}_{\mathrm{D}} \\ \text { Pulse Width, LOW } \end{gathered}$ |  | 5.0 | 7.0 | - | 5.0 | - | 4.0 | 6.0 | - | 4.0 | - | ns |
| $t_{w}(\mathrm{~L})$ | $C P_{\cup} \text { or } C P_{D}$ <br> Pulse Width, LOW (Change of Direction) |  | 10.0 | 12.0 | - | 10.0 | - | 8.0 | 10.0 | - | 8.0 | - | ns |
| $t_{w}(H)$ | MR Pulse Width, HIGH |  | 6.0 | 6.0 | - | 6.0 | - | 5.0 | 5.0 | - | 5.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time PL to $\mathrm{CP}_{\mathrm{U}}$ or $\mathrm{CP}_{\mathrm{D}}$ |  | 6.0 | 8.0 | - | 6.0 | - | 5.0 | 7.0 | - | 5.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time MR to $\mathrm{CP}_{\mathrm{U}}$ or $\mathrm{CP}_{\mathrm{D}}$ |  | 4.0 | 4.5 | - | 4.0 | - | 3.0 | 3.5 | - | 3.0 | - | ns |



## FEATURES:

- IDT54/74FCT240 equivalent to FAST $^{\text {™ }}$ speed; IDT54/74FCT240A 35\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to FAST $^{\text {™ }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {™ }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal buffer/line driver with 3-state output
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT240 and IDT54/74FCT240A are octal buffer/ line drivers built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved board density.

## PIN CONFIGURATIONS



SSDFCT240-002
LCC/PLCC
TOP VIEW


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }}$ V $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| 1 L | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| Isc | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I'co | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} \\ & V_{\text {IN }} \geq V_{\mathrm{HC} ;} \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & f_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }_{\text {ICCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Icc | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathbf{N N}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{\text {IN }}=3.4 \mathrm{~V} \\ & V_{\text {IN }}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C O}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{\text {CcQ }}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathbf{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Input (Active LOW) <br> $\mathrm{D}_{\mathrm{O}}$ |
| $\overline{\mathrm{O}}_{\mathrm{xx}}$ | Outputs |

## TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{O E}}_{\mathbf{A}}, \overline{\mathbf{O E}}_{\mathbf{B}}$ | D |  |
| L | L | H |
| L | $H$ | L |
| $H$ | $X$ | $Z$ |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
$Z=$ High Impedance

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT240 |  |  |  |  | IDT54/74FCT240A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{array}{r} \mathrm{t}_{\mathrm{PLH}} \\ \mathrm{t}_{\mathrm{PHL}} \\ \hline \end{array}$ | Propagation Delay $D_{N} \text { to } O_{N}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega 2 \end{aligned}$ | 5.0 | 2.0 | 8.0 | 2.0 | 9.0 | 3.5 | 1.5 | 4.8 | 1.5 | 51. | ns |
| $\begin{aligned} & t_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 7.0 | 2.0 | 10.0 | 2.0 | 10.5 | 4.8 | 15 | 62. | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 9.5 | 2.0 | 12.5 | 4.3 | 1.5 | 5.6 | 1.5 | 5.9 | ns |



## FEATURES:

- IDT54/74FCT244 equivalent to FAST $^{\text {m }}$ speed; IDT54/74FCT244A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to $\mathrm{FAST}^{\text {M }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal buffer/line driver with 3-state output
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT244 and IDT54/74FCT244A are octal buffer/ line drivers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/ receivers which provide improved PC and board density.

## PIN CONFIGURATIONS



DIP/SOIC TOP VIEW


FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M \operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}^{+}-\mathrm{V}^{-}$ | Hysteresis | On Data Inputs |  | - | 0.4 | - | v |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icco | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{I N} \geq V_{H C i} V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{i}} \leq 0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {ccct }}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\text { Max }^{(3)} \\ & V_{I N}=3.4 V^{3} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Total Power Supply ${ }^{(4)}$ Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\mathrm{OE}_{\mathrm{A}}=\mathrm{OE}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\text {LC }} \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ Eight Bits Toggling | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{\text {LC }}(F C T) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{I N}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input $\left(V_{I N}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices) $f_{i}=$ Input Frequency $N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Input (Active LOW) <br> Dxx <br> Oxx |
| Inputs <br> Outputs |  |

## TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{O E}}_{\mathbf{A}}, \overline{\mathbf{O E}}_{\mathbf{B}}$ | $\mathbf{D}$ |  |
| L | L | L |
| L | $H$ | $H$ |
| $H$ | X | Z |

$H=H I G H$ Voltage Level
L LOW Voltage Level
X = Don't Care
$Z=$ High Impedance

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT244 |  |  |  |  | IDT54/74FCT244A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $\mathrm{D}_{\mathrm{N}}$ to $\mathrm{O}_{\mathrm{N}}$ | $\begin{gathered} C_{L}=50 \mathrm{pf} \\ R_{L}=500 \Omega \end{gathered}$ | 4.5 | 2.5 | 6.5 | 2.0 | 7.0 | 3.1 | 1.5 | 4.3 | 1.5 | 4.6 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 6.0 | 2.0 | 8.0 | 2.0 | 8.5 | 3.8\% | 15 | 5.2 | 1.5 | 5.5 | ns |
| $t_{\mathrm{t} Z}$ | Output Disable Time |  | 5.0 | 2.0 | 7.0 | 2.0 | 7.5 | 3.3 | 1.5 | 4.6 | 1.5 | 4.9 | ns |

FAST CMOS
NON-INVERTING BUFFER TRANSCEIVER

## FEATURES:

- IDT54/74FCT245 equivalent to $\mathrm{FAST}^{\text {M }}$ speed; IDT54/74FCT245A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ port $\mathrm{A}, 48 \mathrm{~mA}$ port B over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- Non-inverting buffer transceiver
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## PIN CONFIGURATIONS

 TOP VIEW

SSD54/74FCT245-002

LCC/PLCC
SSD54/74FCT245-001


## DESCRIPTION:

The IDT54/74FCT245 and IDT54/74FCT245A are 8-bit noninverting, bidirectional buffers built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. These bidirectional buffers have 3-state outputs and are intended for bus-oriented applications. The Transmit/Receive ( $T / \bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports. Receive (active LOW) enables data from $B$ ports to $A$ ports. The Output Enable (OE) input, when HIGH, disables both A and B ports by placing them in High Z condition.

FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{1 \mathrm{~L}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (Except I/O Pins) | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| 111 | Input LOW Current (Except I/O Pins) | $V_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {Sc }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage Ports A and B | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage Port A | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage Port B | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$ | - | 0.3 | 0.55 |  |
| $\mathrm{V}^{+}-\mathrm{V}^{-}$ | Hysteresis | On $\mathrm{A}_{\mathrm{i}}$ and $\mathrm{B}_{\mathrm{i}}$ |  | - | 0.4 | - | v |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $O E=G N D$ <br> $\mathrm{T} / \overline{\mathrm{R}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {CC }}$ | Total Power Supply Current ${ }^{(4)}$ | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \leq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{~V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{FCT}) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{1 N}=3.4 \mathrm{~V}\right)$; all other inputs at $V_{C C}$ or $G N D$.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f} \mathrm{CP} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathbf{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or |
|  | 3-State Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{0}$ | Side B Inputs or |
|  | 3-State Outputs |

TRUTH TABLE

| INPUTS |  |  |
| :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ | OUTPUT |
| $L$ | $L$ | Bus B Data to Bus A |
| $L$ | $H$ | Bus A Data to Bus B |
| $H$ | $X$ | High Z State |

$H=$ HIGH Voltage Level
L = LOW Voltage Level X = Don't care

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT245 |  |  |  |  | IDT54/74FCT245A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \end{aligned}$ | Propagation Delay <br> $A$ to $B$ <br> $B$ to $A$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 5.0 | 2.5 | 7.0 | 2.0 | 7.5 | 3.3 | 1.5 | 4.6 | $\qquad$ | $4.9$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 6.0 | 3.0 | 9.5 | 3.0 | 10.0 | 4.8 | 1.5 | 6.2 | $1.5$ | 6.5 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 7.5 | 2.5 | 10.0 | 4.5 | $1.5$ | 5.0 | 1.5 | 6.0 | ns |
| $t_{\text {DLH }}$ <br> $t_{\text {DHL }}$ | Propagation Delay $T / R$ to $A$ or $B^{(1)}$ |  | 6.0 | - | - | - | - | 5.0 | - | - | - | - | ns |

## NOTE:

1. Guaranteed by design.


> FAST CMOS OCTAL D FLIP-FLOP WITH CLEAR

## DESCRIPTION:

The IDT54/74FCT273 and IDT54/74FCT273A are octal flipflops built using advanced CEMOS ${ }^{\text {rw }}$, a dual metal CMOS technology. The IDT54/74FCT273 and IDT54/74FCT273A have eight edge-triggered D -type flip-flops with individual $D$ inputs and $O$ outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\mathrm{MR}}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

## FEATURES:

- IDT54/74FCT273 equivalent to FAST $^{\text {M }}$ speed; IDT54/74FCT273A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $I_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {rM }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with clear
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\text {LC }}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max} . \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {sc }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{C C}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $V_{H C}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.4 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ COM'L. | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{i N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\overrightarrow{M R}=V_{C C}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{c c}=\operatorname{Max}$ <br> Outputs Open $f_{C P}=10 M H z$ <br> 50\% Duty Cycle $\overline{M R}=V_{C C}$ <br> One Bit Toggling at $f_{i}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{\mathrm{HC}} \\ & V_{\text {IN }} \leq V_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 2.0 | 5.6 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $F_{C P}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{M R}=V_{C C}$ <br> Eight Bits Toggling at $f_{i}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{{ }_{I N}} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 6.0 | 15.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {OUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C O}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
${ }^{I_{C C D}}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{\prime}{ }_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\frac{D_{0}-D_{7}}{\overline{M R}}$ | Data Inputs |
| CP | Master Reset (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Clock Pulse Input (Active Rising Edge) |

## TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUT |
| :--- | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{M R}}$ | $\mathbf{C P}$ | $\mathbf{D}_{\mathbf{N}}$ | $\mathbf{O}_{\mathbf{N}}$ |
| Reset (Clear) | L | X | X | L |
| Load "1" | H | $\mathrm{\dagger}$ | h | H |
| Load "0" | H | $\dagger$ | I | L |

$H=$ HIGH Voltage Level steady state
$h=$ HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
L = LOW Voltage Level steady state
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
X = DON'T CARE
$\uparrow=$ LOW to HIGH clock transition

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT273 |  |  |  |  | IDT54/74FCT273A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay Clock to Output | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 7.0 | 3.0 | 13.0 | 3.0 | 15.0 | 5.0 | 2.0 | 7.2 | 2.0 | 8.3 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay MR to Output |  | 8.0 | 2.0 | 13.0 | 2.0 | 15.0 | 5.0 | 2.0 | 7.2 | 2.5 | 8.3 | ns |
| $t_{s}$ | Set Up time HIGH or LOW Data to CP |  | 3.0 | 3.0 | - | 3.5 | - | 1.0 | $2.0$ |  | 2.0 |  | ns |
| $t_{H}$ | Hold Time HIGH or LOW Data to CP |  | 1.0 | 2.5 | - | 2.5 | - | $10 \%$ | $1.5$ | - | 1.5 | - | ns |
| $t_{w}$ | Clock Pulse Width HIGH or LOW |  | 4.0 | 7.0 | - | 7.0 | - | - | - | - | 6.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time $\overline{M R}$ to CP |  | 3.0 | 4.0 | - | 5.0 | - | 1.5 | 2.5 | - | 3.0 | - | ns |

FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

## IDT54/74FCT299 IDT54/74FCT299A

## FEATURES:

- IDT54/74FCT299 equivalent to FAST $^{\text {m }}$ speed; IDT54/74FCT299A 35\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {M }}$ ( $5 \mu \mathrm{~A}$ max.)
- 8-input universal shift register
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT299 and IDT54/74FCT299A are 8-bit universal shift registers built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. The IDT54/74FCT299 and IDT54/74FCT299A are 8-bit universal shift/storage registers with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops $Q_{0}-Q_{7}$ to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

## PIN CONFIGURATIONS




LCC/PLCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
SSD54/74FCT299-003 FAST is a trademark of Fairchild Semiconductor Co.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$V_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| Isc | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, I_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| Ioz | Off State (High Impedance) Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | 40 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output shouid be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline SYMBOL \& PARAMETER \& \multicolumn{2}{|l|}{TEST CONDITIONS \({ }^{(1)}\)} \& MIN. \& TYP. \({ }^{(2)}\) \& MAX. \& UNIT \\
\hline \(I_{\text {CCQ }}\) \& Quiescent Power Supply Current \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V_{\mathrm{CC}}=\text { Max. } \\
\& V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\
\& f_{C P}=f_{i}=0
\end{aligned}
\]} \& - \& 0.001 \& 1.5 \& mA \\
\hline \({ }^{\text {CCCT }}\) \& Quiescent Power Supply Current TTL Inputs HIGH \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V_{C C}=M a x \\
\& V_{I N}=3.4 V^{(3)}
\end{aligned}
\]} \& - \& 0.5 \& 1.6 \& mA \\
\hline \(I_{\text {CCD }}\) \& Dynamic Power Supply Current \& \begin{tabular}{l}
\[
V_{C C}=\text { Max. }
\] \\
Outputs Open
\[
\begin{aligned}
\& \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\
\& \mathrm{MR}=\mathrm{V}_{\mathrm{CC}} \\
\& \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{V}_{\mathrm{CC}} \\
\& \mathrm{DS}_{0}=\mathrm{DS} \mathrm{~S}_{1}=\mathrm{GND} \\
\& \text { One Bit Toggling } \\
\& 50 \% \text { Duty Cycle }
\end{aligned}
\]
\end{tabular} \& \[
\begin{aligned}
\& V_{\mathrm{IN}} \geq V_{\mathrm{HC}} \\
\& V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}
\end{aligned}
\] \& - \& 0.15 \& 0.25 \& \[
\begin{aligned}
\& \mathrm{mA} / \\
\& \mathrm{MHz}
\end{aligned}
\] \\
\hline \multirow[b]{2}{*}{\(I_{C C}\)} \& \multirow[t]{2}{*}{Total Power Supply \({ }^{(4)}\) Current} \& \begin{tabular}{l}
\[
V_{C C}=\text { Max. }
\] \\
Outputs Open \\
\(\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}\) \\
50\% Duty Cycle
\[
\begin{aligned}
\& \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\
\& \mathrm{MR}=\mathrm{V}_{\mathrm{CC}} \\
\& \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{V}_{\mathrm{CC}} \\
\& \mathrm{DS}_{0}=\mathrm{DS}_{7}=\mathrm{GND}
\end{aligned}
\] \\
One Bit Toggling \\
at \(f_{i}=5 \mathrm{MHz}\) \\
50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& V_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\
\& \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\
\& (\mathrm{FCT})
\end{aligned}
\]
\[
\begin{aligned}
\& V_{I N}=3.4 \mathrm{~V} \\
\& V_{I N}=G N D
\end{aligned}
\] \& -

- \& \begin{tabular}{r}
1.5 <br>
\hline <br>
2.0

 \& 

4.0 <br>
\hline <br>
\hline 5.6
\end{tabular} \& \multirow{2}{*}{mA} <br>

\hline \& \& | $V_{C C}=\text { Max. }$ |
| :--- |
| Outputs Open |
| $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ |
| 50\% Duty Cycle $\mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND}$ $\overline{M R}=V_{C C}$ $\mathrm{S}_{0}=\mathrm{S}_{1}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{DS}_{0}=\mathrm{DS}_{1}=\mathrm{GND}$ |
| Eight Bits Toggling at $f_{i}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | \& \[

$$
\begin{aligned}
& V_{I N} \geq V_{H C} \\
& V_{I N} \leq V_{L C} \\
& (F C T)
\end{aligned}
$$
\]

\[
$$
\begin{aligned}
& V_{I N}=3.4 \mathrm{~V} \\
& V_{I N}=G N D
\end{aligned}
$$

\] \& | - |
| :---: |
|  |
| - | \& 3.75

6.0 \& 7.8

15.0 \& <br>
\hline
\end{tabular}

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL. High Input ( $V_{I N}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\mathrm{DS}_{0}$ | Serial Data Input for Right Shift |
| $\mathrm{DS}_{7}$ | Serial Data Input for Left Shift |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs |
| $\frac{\mathrm{MR}}{}$ | Asynchronous Master Reset Input (Active LOW) |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}$ | 3-State Output Enable Inputs (Active LOW) |
| $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | Parallel Data Inputs or 3-State Parallel Inputs |
| $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ | Serial Outputs |

TRUTH TABLE

| INPUTS |  |  |  | RESPONSE |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{M R}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | CP |  |
| L | X | X | X | Asynchronous Reset; $\mathrm{Q}_{0}-\mathrm{Q}_{7}=$ LOW |
| H | H | H | 5 | Parallel Load; $1 / O_{N} \rightarrow Q_{N}$ |
| H | L | H | 5 | Shift Right; $\mathrm{DS}_{0} \rightarrow \mathrm{Q}_{0}, \mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1}$, etc. |
| H | H | L | 5 | Shift Left; $\mathrm{DS}_{7} \rightarrow \mathrm{Q}_{7}, \mathrm{Q}_{7} \rightarrow \mathrm{Q}_{6}$, etc. |
| H | L | L | X | Hold |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
X = Don't Care

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT299 |  |  |  |  | IDT54/74FCT299A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $C P$ to $Q_{0}$ or $Q_{7}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | 7.0 | 3.5 | 10.0 | 4.0 | 14.0 | 5.0 | 2.5 | 7.2 | 2.5 | 9.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $1 / O_{N}$ |  | 6.0 | 4.0 | 12.0 | 3.5 | 12.0 | 5.0 | 2.5 | 7.2 | 2.5 | 9.5 | ns |
| $t_{\text {PHL }}$ | Propagation Delay MR to $Q_{0}$ or $Q_{7}$ |  | 7.0 | 4.5 | 10.0 | 4.0 | 12.0 | 5.0 | 2.5 | 7.2 | 2.5 | 9.5 | ns |
| $t_{\text {PHL }}$ | Propagation Delay MR to $I / O_{N}$ |  | 7.0 | 6.5 | 15.0 | 7.0 | 15.0 | 6.0 | 2.5 | 8.7 | 2.5 | 11.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \\ & \hline \end{aligned}$ | Output Enable Time OE to $1 / O_{N}$ |  | 8.0 | 3.5 | 11.0 | 4.0 | 15.0 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \\ & \hline \end{aligned}$ | Output Disable Time OE to $1 / O_{N}$ |  | 5.5 | 2.0 | 7.0 | 3.0 | 9.0 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| $t_{s}$ | Setup Time HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP |  | 2.0 | 8.5 | - | 8.5 | - | 2.5 | 4.0 | - | $\begin{array}{r}5.0 \\ \times \\ \hline\end{array}$ | -* | ns |
| $t_{H}$ | Hold Time HIGH or LOW $\mathrm{S}_{0}$ or $\mathrm{S}_{1}$ to CP |  | 0 | 0 | - | 0 | - | -1.5 |  |  | 0 | - | ns |
| $t_{s}$ | Setup Time HIGH or LOW, $1 / \mathrm{O}_{\mathrm{N}}$. $\mathrm{DS}_{0}$ or $\mathrm{DS}_{7}$ to CP |  | 0.5 | 5.5 | - | 5.5 | - | $2.5$ | 4.0 | - | 5.0 | - | ns |
| $t_{s}$ | $\begin{aligned} & \text { Hold Time HIGH } \\ & \text { or LOW, } 1 / \mathrm{O}_{\mathrm{N}} \text {. } \\ & \mathrm{DS}_{0} \text { or } \mathrm{DS} \mathrm{~S}_{7} \text { to } \mathrm{CP} \end{aligned}$ |  | 0 | 2.0 | - | 2.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{\text {w }}$ | CP Pulse Width HIGH or LOW |  | 7.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |
| $t_{\text {w }}$ | MR Pulse Width LOW |  | 7.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |
| $t_{\text {REC }}$ | Recovery Time MR to CP |  | 7.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |



## FEATURES:

- IDT54/74FCT373 equivalent to $\mathrm{FAST}^{\text {M }}$ speed; IDT54/74FCT373A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to FAST ${ }^{\text {rm }}$ output drive over full temperature and voltage supply extremes.
- $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST $^{\text {im }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal transparent latch with enable
- 100\% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT373 and IDT54/74FCT373A are 8-bit latches built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus-oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable $(\overline{\mathrm{OE}})$ is LOW. When $\overline{\mathrm{OE}}$ is HIGH, the bus output is in the high impedance state.

## PIN CONFIGURATIONS


DIP/SOIC


SSD54/74FCT373-002
LCC/PLCC TOP VIEW
FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{\text {LC }}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Sc }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\text {OL }}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {CCCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{c C}=\text { Max. }$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{C C}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{c c}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 5.6 |  |
|  |  | $V_{c c}=\text { Max. }$ <br> Outputs Open $f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{OE}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Per TTL driven input $\left(\mathrm{V}_{I N}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathbf{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| $\frac{\mathrm{LE}}{\mathrm{OE}}$ | Latch Enable Input (Active HIGH) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Output Enable Input (Active LOW) |
| 3-State Latch Outputs |  |

## TRUTH TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{L E}$ | $\overline{\mathbf{O E}}$ | $\mathbf{O}_{\boldsymbol{n}}$ |
| $H$ | $H$ | $L$ | $H$ |
| $L$ | $H$ | $L$ | $L$ |
| $X$ | $X$ | $H$ | $Z$ |

$H=H I G H$ Voltage Level
L = LOW Voltage Level
X = Don't Care
$Z=$ High Impedance

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT373 |  |  |  |  | IDT54/74FCT373A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $D_{n}$ to $O_{n}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 5.0 | 2.0 | 8.0 | 2.0 | 8.5 | 4.0 | 1.5 | 5.2 | 1.5 | 5.6 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 7.0 | 2.0 | 12.0 | 2.0 | 13.5 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 7.5 | 2.0 | 10.0 | 4.0 | 1.5 | 5.5 | 1.5 | $6.5$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay LE to $\mathrm{O}_{\mathrm{n}}$ |  | 9.0 | 3.0 | 13.0 | 3.0 | 15.0 | 7.0 | 20 | 8.5 | 2.0 | 9.8 | ns |
| $t_{s}$ | Set up Time HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to LE |  | 1.0 | 2.0 | - | 2.0 | - | $1.0$ | 2.0 | - | 2.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{n}$ to LE |  | 1.0 | 3.0 | - | 3.0 | - | 1.0 | 1.8 | - | 1.8 | - | ns |
| $t_{w}$ | LE Pulse Width HIGH or LOW |  | 5.0 | 6.0 | - | 6.0 | - | 4.0 | 6.0 | - | 5.0 | - | ns |

## FEATURES:

- IDT54/74FCT374 equivalent to FAST $^{\text {m }}$ speed; IDT54/74FCT374A 35\% faster than FAST ${ }^{\text {m }}$
- Equivalent to FAST $^{\text {im }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {tm }}$ ( $5 \mu \mathrm{~A}$ max.)
- Positive, edge-triggered master/slave, D-type flip-flops
- Buffered common clock and buffered common three-state control
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/75FCT374 and IDT54/74FCT374A are 8-bit registers built using advanced CEMOS ${ }^{\text {m, }}$, a dual metal CMOS technology. These registers consist of eight D-type flip-flops with a buffered common clock and buffered three-state output control. When the output enable ( $\overline{\mathrm{OE}})$ input is LOW, the eight outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH , the outputs are in the three-state conditions.

Input data meeting the setup and hold time requirements of the $D$ inputs is transferred the the $O$ outputs on the LOW-toHIGH transition of the clock input.

## PIN CONFIGURATIONS



SSDAHCT374-001


LCC/PLCC TOP VIEW

## DIP/SOIC

 TOP VIEW
## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{1 L}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $V_{C C}=\operatorname{Max} .^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icco | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=f_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\mathrm{Max}_{1} \\ & \mathrm{~V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open OE = GND One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Icc | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ One Bit Toggling at $f_{i}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{\text {HC }} \\ & V_{\text {IN }} \leq V_{\text {LC }} \\ & \text { (FT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.6 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}=\mathrm{GND}$ <br> Eight Bits Toggling <br> at $f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | 15.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\overline{\mathrm{OE}}$ | 3-State Output Enable Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Complementary 3-State Outputs |

## TRUTH TABLE

| FUNCTION | INPUTS |  |  | OUTPUTS | INTERNAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{OE}}$ | CP | $\mathrm{D}_{1}$ | $\mathrm{O}_{\mathrm{N}}$ | $\mathrm{O}_{1}$ |
| $\mathrm{Hi}-\mathrm{Z}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ |
| LOAD <br> REGISTER | $\begin{aligned} & L \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{array}{r} \text { F } \\ \sqrt{5} \end{array}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & Z \\ & Z \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & H \\ & L \end{aligned}$ |

$H=H I G H$
L LOW
X = Don't Care
$Z=$ High Impedance
$=$ LOW-to-HIGH transition
NC = No Change

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT374 |  |  |  |  | IDT54/74FCT374A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $C P$ to $O_{N}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.6 | 4.0 | 10.0 | 4.0 | 11.0 | 4.5 | 2.0 | 6.5 | 2.0 | 7.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 9.0 | 2.0 | 12.5 | 2.0 | 14.0 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & t_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 8.0 | 2.0 | 8.0 | 4.0 | 1.5 | 5.5 | $1.5$ | $6.5$ | ns |
| $t_{s}$ | Set Up Time HIGH or LOW $D_{N}$ to CP |  | 1.0 | 2.0 | - | 2.5 | - | $10$ | $20$ |  | 2.0 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time HIGH or LOW $D_{N}$ to CP |  | 0.5 | 2.0 | - | 2.5 | - | 0.5 | 1.5 | - | 1.5 | - | ns |
| ${ }^{\text {t }}$ w | CP Pulse Width HIGH or LOW |  | 4.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |

## $\int d t$ <br> FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE

Integrated Device Technology. Inc.

## IDT54/74FCT377 IDT54/74FCT377A

## FEATURES:

- IDT54/74FCT377 equivalent to FAST $^{\text {m }}$ speed; IDT54/74FCT377A 35\% faster than FAST ${ }^{\text {m }}$
- Equivalent to FAST ${ }^{\text {rm }}$ output drive over full temperature and voltage supply extremes
- $I_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST $^{\text {im }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with clock enable
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT377 and IDT54/74FCT377A are octal D flipflops built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. The IDT54/74FCT377 and IDT54/74FCT377A have eight edge-triggered, D-type flip-flops with individual $D$ inputs and O outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\mathrm{CE}}$ ) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The $\overline{C E}$ input must be stable only one setup time prior to the LOW-toHIGH clock transition for predictable operation.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


FAST is a trademark of Fairchild Semiconductor Co
CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $V_{C C}=\operatorname{Max} .{ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C C}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 3.0 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 3.0 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N} \geq V_{H C} V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=M a x .$ <br> Outputs Open $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\text { Max. }$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> One Bit Toggling <br> at $f_{i}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{gathered} V_{I N} \geq V_{H C} \\ V_{I N} \leq V_{L C} \\ (F C T) \end{gathered}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 2.0 | 5.6 |  |
|  |  | $V_{c C}=\operatorname{Max} .$ <br> Outputs Open $f_{C P}=10 M H z$ <br> 50\% Duty Cycle $\overline{C E}=\mathrm{GND}$ <br> Eight Bits Toggling at $f_{i}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{gathered} V_{I N} \geq V_{H C} \\ V_{I N} \leq V_{L C} \\ (F C T) \end{gathered}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 6.0 | 15.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{\text {cca }}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\frac{\mathrm{D}_{0}-\mathrm{D}_{7}}{\mathrm{CE}}$ | Data Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Clock Enable (Active LOW) |
| CP | Data Outputs |

## TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUTS |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{C P}$ | $\overline{\mathbf{C E}}$ | $\mathbf{D}_{\mathbf{N}}$ | $\mathbf{O}_{\mathbf{N}}$ |
| Load "1" | t | I | h | H |
| Load "0" | t | I | l | L |
| Hold (Do Nothing) | t | h | X | No Change |
|  | X | H | X | No Change |

H = HIGH Voltage Level
$h=$ HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
L = LOW Voltage Level
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition X = Don't care
1 = LOW-to-HIGH Clock Transition

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT377 |  |  |  |  | IDT54/74FCT377A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $C P$ to $Q_{N}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pf} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 7.0 | 3.0 | 13.0 | 3.0 | 15.0 | 5.0 | 2.0 | 7.2 | 2.0 | 8.3 | ns |
| ${ }^{\text {t }}$ | Set Up Time HIGH or LOW $D_{N}$ to $C P$ |  | 1.0 | 2.5 | - | 3.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{N}$ to $C P$ |  | 1.0 | 2.0 | - | 2.5 | - | 1.0 | 1.5 | - | 1.5 | - | ns |
| $t_{s}$ | Set Up Time HIGH or LOW CE to CP |  | 1.5 | 3.0 | - | 3.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW CE to CP |  | 3.0 | 4.0 | - | 5.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{w}$ | Clock Pulse Width, LOW |  | 4.0 | 7.0 | - | 7.0 | - | 4.0 | - | - | - | - | ns |

## DESCRIPTION:

The IDT54/74FCT521 and IDT54/74FCT521A are 8-bit identity comparators built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. The devices compare two words of up to eight bits each and provide a LOW output when the two words match bit for bit. The expansion input $\bar{I}_{A=B}$ also serves as an active LOW enable input.

## PIN CONFIGURATIONS



SSDFCT521-001


LCC/PLCC TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{1 N}=V_{C C}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SC}}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I^{\prime} \mathrm{CCQ}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{\text {CCCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}}(\mathrm{FCT}) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{iN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{f} C P / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
${ }^{\prime} \mathrm{CCT}=$ Power Supply Current for a TTL High input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I^{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f_{C P}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $A_{0}-A_{7}$ | Word $A$ inputs |
| $B_{0}-B_{7}$ | Word $B$ inputs |
| $\bar{I}_{A}=B$ | Expansion or Enable Input (Active LOW) |
| $\mathrm{O}_{A}=B$ | Identity Output (Active Low) |

## TRUTH TABLE

| INPUTS |  |
| :---: | :---: |
| $\bar{T}_{A=B}$ | $\mathbf{A}, \mathbf{B}$ |
| OUTPUT |  |
| $L$ | $A=B^{*}$ |
| $L_{A}$ | $A \neq B$ |
| $H$ | $A=B^{*}$ |
| $H$ | $A \neq B$ |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
${ }^{*} A_{0}=B_{0}, A_{1}=B_{1}, A_{2}=B_{2}$, etc.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT521 |  |  |  |  | IDT54/74FCT521A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{A}_{\mathrm{N}}$ or $\mathrm{B}_{\mathrm{N}}$ to $\mathrm{O}_{\mathrm{A}=\mathrm{B}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 7.0 | 3.5 | 11.0 | 3.5 | 15.0 | 5.5 | $15$ | 7.2 | 1.5 | 9.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\bar{I}_{A=B} \text { to } \bar{O}_{A}=B$ |  | 5.0 | 3.0 | 10.0 | 3.0 | 9.0 | 4.4 | 1.5 | 6.0 | 1.5 | 7.8 | ns |

FAST CMOS OCTAL TRANSPARENT LATCH (3-STATE)

## IDT54/74FCT533 IDT54/74FCT533A

## DESCRIPTION:

The IDT54/74FCT533 and IDT54/74FCT533A are octal transparent latches built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. The IDT54/74FCT533 and IDT54/74FCT533A consist of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{\mathrm{OE})}$ ) is LOW. When $\overline{\mathrm{OE}}$ is HIGH, the bus output is in the high impedance state.

## PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM


SSDAHCT533-003

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{L C}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{C C}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | $V_{C C}=$ Max., $V_{\text {IN }}=G N D$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=\operatorname{Max}{ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\text {OL }}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\prime} \\ & \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $\mathrm{V}_{\mathrm{cc}}=\text { Max. }$ <br> Outputs Open <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{OE}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 5.6 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ & \text { (FCT) } \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{1 N}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $G N D$.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$.^{f_{C P}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| $\frac{\mathrm{LE}}{\mathrm{OE}}$ | Latch Enable Input (Active HIGH) |
| $\overline{\mathrm{OE}}-\overline{\mathrm{O}}_{0}-\mathrm{O}_{7}$ | Output Enable Input (Active LOW) |
| Complementary 3-State Outputs |  |

TRUTH TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{D}_{\mathbf{N}}$ | $\mathbf{L E}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{O}}_{\mathbf{N}}$ |
| $H$ | $H$ | L | L |
| L | $H$ | L | $H$ |
| X | X | H | Z |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level L = LOW Voltage Level X = Don't Care
$Z=$ HIGH Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT533 |  |  |  |  | IDT54/74FCT533A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{D}_{\mathrm{N}}$ to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pf} \\ & R_{\mathrm{L}}=500 \mathrm{~s} 2 \end{aligned}$ | 6.0 | 3.0 | 10.0 | 3.0 | 12.0 | 4.0 | 1.5 | 5.2 | 1.5 | 5.6 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} . \end{aligned}$ | Output Enable Time |  | 8.0 | 2.0 | 11.0 | 2.0 | 12.5 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & t_{H Z} \\ & t_{L Z} \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 7.0 | 2.0 | 8.5 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay LE to $\mathrm{O}_{\mathrm{N}}$ |  | 9.0 | 3.0 | 13.0 | 3.0 | 14.0 | 7.0 | 2.0 | 8.5 | 2.0 | 9.8 | ns |
| $t_{s}$ | Set Up Time HIGH or LOW $D_{N}$ to LE |  | 1.0 | 2.0 | - | 2.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time HIGH or LOW $D_{N}$ to LE |  | 1.0 | 3.0 | - | 3.0 | - | 1.0 | 1.8 | - | 1.8 | - | ns |
| $t_{w}$ | LE Pulse Width HIGH or LOW |  | 5.0 | 6.0 | - | 6.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |

## FEATURES:

- IDT54/74FCT534 6.5ns typical clock to output; IDT54/74FCT534A 4.5ns typical clock to output
- Equivalent to FAST $^{\text {rm }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with 3-state output
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT534 and IDT54/74FCT534A are octal D flipflops built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The IDT54/74FCT534 and IDT54/74FCT534A are highspeed, low-power octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3 -state outputs for busoriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops.

## PIN CONFIGURATIONS



SSDFCT534-001
DIP/SOIC TOP VIEW


LCC/PLCC TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $T_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ | Min. $=4.75 \mathrm{~V}$ | Max. $=5.25 \mathrm{~V}$ (Commercial) |
| :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | Min. $=4.50 \mathrm{~V}$ | Max. $=5.50 \mathrm{~V}$ (Military) |

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=$ Max., $V_{\text {IN }}=V_{C C}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $V_{\text {LC }}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$V_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N} \geq V_{H C} ; V_{I N}=\leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $\mathrm{I}_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ <br> Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling <br> at $f_{j}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{gathered} V_{I N}=3.4 \mathrm{~V} \\ \text { or } \\ V_{I N}=G N D \end{gathered}$ | - | 2.0 | 5.6 |  |
|  |  | $V_{c c}=\text { Max. }$ <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ <br> Eight Bits Toggling <br> at $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & \text { (FCT) } \end{aligned}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{gathered} V_{I N}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 6.0 | 15.0 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}{ }^{+} I_{C C T} D_{H} N_{T}+I_{C C D}\left({ }^{\prime}{ }_{C P} / 2+f_{j} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathbf{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| $\overline{\mathrm{CP}}$ | Clock Pulse Input (Active Rising Edge) |
| $\overline{\mathrm{O} E}$ | 3-State Output Enable Input (Active LOW) |
| $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}$ | Complementary 3-State Outputs |

## TRUTH TABLE

| FUNCTION | INPUTS |  |  | OUTPUTS | INTERNAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{O E}$ | CP | $\mathrm{D}_{1}$ | $\overline{\mathrm{O}}_{\mathrm{N}}$ | $Q_{1}$ |
| $\mathrm{Hi}-\mathrm{Z}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $z$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ |
| $\begin{aligned} & \text { LOAD } \\ & \text { REGISTER } \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | F | L H L $H$ | $\begin{aligned} & H \\ & L \\ & Z \\ & Z \\ & \hline \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & L \end{aligned}$ |

[^16]
## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT534 |  |  |  |  | IDT54/74FCT534A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYPICAL | COMMERCIAL |  | MILITARY |  | TYPICAL | COMMERCIAL |  | MILITARY |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $\overline{\mathrm{O}}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.5 | 4.0 | 10.0 | 4.0 | 11.0 | 4.5 | 2.0 | 6.5 | 2.0 | 7.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{zL}} \\ & \hline \end{aligned}$ | Output Enable Time |  | 9.0 | 2.0 | 12.5 | 2.0 | 14.0 | 5.5 | 1.5 | 6.5 | 15 | 7.5 | ns |
| $\begin{aligned} & t_{H Z} \\ & t_{L Z} \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 8.0 | 2.0 | 8.0 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| ${ }^{\text {ts }}$ | Set Up Time HIGH or LOW $D_{N}$ to CP |  | 1.0 | 2.0 | - | 2.5 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time HIGH or LOW $\mathrm{D}_{\mathrm{N}}$ to CP |  | 0.5 | 2.0 | - | 2.5 | - | 1.0 | 1.5 | - | 1.5 | - | ns |
| $t_{\text {w }}$ | CP Pulse Width HIGH or LOW |  | 4.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |

FAST ${ }^{\text {TM }}$ CMOS OCTAL TRANSPARENT LATCH

## IDT54/74FCT573 IDT54/74FCT573A

## FEATURES:

- IDT54/74FCT573 equivalent to $\mathrm{FAST}^{\text {m }}$ speed; IDT54/74FCT573A 35\% faster than FAST ${ }^{\text {m }}$
- Equivalent to $\mathrm{FAST}^{\text {M }}$ output drive over full temperature and voltage supply extremes.
- $I_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- Octal transparent latch with enable
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## PIN CONFIGURATIONS

DIP TOP VIEW


## DESCRIPTION:

The IDT54/74FCT573 and IDT54/74FCT573A are 8-bit latches built using advanced CEMOS $^{\text {™ }}$, a dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus-oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable $(\overline{O E})$ is LOW. When $\overline{O E}$ is HIGH, the bus output is in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| V $_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified:


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$V_{L C}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP( ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cca }}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{CP}}=\mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $I_{\text {CCT }}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{i N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Suppiy ${ }^{(4)}$ Current | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{OE}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Bit Toggling | $\begin{gathered} V_{I N} \geq V_{H C} \\ V_{I N} \leq V_{L C} \\ (F C T) \end{gathered}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \text { or } \\ & V_{\mathbb{I N}}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{c C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{OE}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> Eight Bits Toggling | $\begin{gathered} V_{\text {IN }} \geq V_{\mathrm{HC}} \\ V_{\text {IN }} \leq \mathrm{V}_{\mathrm{LC}} \\ (\mathrm{FCT}) \end{gathered}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{\mathbb{I N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathbb{I N}}=\mathrm{GND} \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\mathrm{CC}}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$\mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CCQ}}+\mathrm{I}_{\mathrm{CCT}} \mathrm{D}_{\mathrm{H}} \mathrm{N}_{\mathrm{T}}+\mathrm{I}_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}} / 2+\mathrm{f}_{\mathrm{i}} \mathrm{N}_{\mathrm{i}}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}_{\mathrm{N}}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f}{ }^{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## TRUTH TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{L E}$ | $\overline{\mathrm{OE}}$ | $\mathrm{O}_{\boldsymbol{n}}$ |
| $H$ | $H$ | $L$ | $H$ |
| L | $H$ | L | L |
| X | X | H | $Z$ |

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :---: | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| LE | Latch Enable Input (Active HIGH) |
| OE | Output Enable Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3-State Latch Outputs |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
X $=$ Don't Care
$Z=$ High Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT573 |  |  |  |  | IDT54/74FCT573A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $D_{n}$ to $O_{n}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 5.0 | 2.0 | 8.0 | 2.0 | 8.5 | 4.0 | 1.5 | 5.2 | 1.5 | 5.6 | ns |
| $\begin{aligned} & t_{\mathrm{ZH}} \\ & t_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 7.0 | 2.0 | 12.0 | 2.0 | 13.5 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 7.5 | 2.0 | 10.0 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay LE to $\mathrm{O}_{n}$ |  | 9.0 | 3.0 | 13.0 | 3.0 | 15.0 | 7.0 | 2.0 | 8.5 | 2.0 | 9.8 | ns |
| $t_{s}$ | $\begin{aligned} & \text { Set up Time } \\ & \text { HIGH or LOW } \\ & D_{n} \text { to LE } \end{aligned}$ |  | 1.0 | 2.0 | - | 2.0 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{n}$ to LE |  | 1.0 | 3.0 | - | 3.0 | - | 1.0 | 1.8 | - | 1.8 | - | ns |
| $t_{w}$ | LE Pulse Width HIGH or LOW |  | 5.0 | 6.0 | - | 6.0 | - | 4.0 | 6.0 | - | 5.0 | - | ns |

## FAST CMOS OCTAL D REGISTER (3-STATE)

Integrated Device Technology. Inc.

## FEATURES:

- IDT54/74FCT574 equivalent to FAST $^{\text {™ }}$ speed; IDT54/74FCT574A 35\% faster than FAST ${ }^{\text {w }}$
- Equivalent to $\mathrm{FAST}^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ over full military temperature range
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- Positive, edge-triggered master/slave, D-type flip-flops
- Buffered common clock and buffered common three-state control
- $100 \%$ product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


## DESCRIPTION:

The IDT54/74FCT574 and IDT54/74FCT574A are 8-bit registers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. These registers consist of eight D-type flip-flops with a buffered common clock and buffered three-state output control. When the output enable $(\overline{\mathrm{OE}})$ input is LOW, the eight control. When the output enable (OE) input is LOW, the eight
outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH, the outputs are in the three-state conditions.

Input data meeting the setup and hold time requirements of the $D$ inputs is transferred the the $O$ outputs on the LOW-toHIGH transition of the clock input.

## PIN CONFIGURATIONS



DIP TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



SSDAHCT374-003

FAST is a trademark of Fairchild Semiconductor Company.
CEMOS is a trademark of Integrated Device Technology, Inc.

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified:

| $\begin{aligned} & A=0^{\circ} \mathrm{C} \text { to }+ \\ & A=-55^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{ll} { }^{\circ} \mathrm{C} & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \\ 125^{\circ} \mathrm{C} & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{array}$ | $\begin{aligned} & \text { Min. }=4.75 \mathrm{~V} \\ & \text { Min. }=4.50 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Max. }=5.25 \mathrm{~V} \text { (Cor } \\ & \text { Max. }=5.50 \mathrm{~V} \text { (Mili } \end{aligned}$ | nercia ry) |  | $\begin{aligned} & =0.2 \mathrm{~V} \\ & =\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $1 / 1$ | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Sc }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | v |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$ | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM}$ | - | 0.3 | 0.5 |  |
| $\mathrm{I}_{\mathrm{oz}}$ | Off State (High Impedance) <br> Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | -40 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | 40 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=M_{a x} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{C P}=f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open <br> $f_{C P}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling at $f_{j}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{gathered} \mathrm{V}_{I N} \geq \mathrm{V}_{\mathrm{HC}} \\ \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ (\mathrm{FCT}) \end{gathered}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 2.0 | 5.6 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling $\text { at } f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{gathered} \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ (\mathrm{FCT}) \end{gathered}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \\ \text { or } \\ \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{gathered}$ | - | 6.0 | 15.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$\mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CCQ}}+\mathrm{I}_{\mathrm{CCT}} \mathrm{D}_{\mathrm{H}} \mathrm{N}_{\mathrm{T}}+\mathrm{I}_{\mathrm{CCD}}\left(\mathrm{f}_{\mathrm{CP}} / 2+\mathrm{f}_{\mathrm{i}} \mathrm{N}_{\mathrm{i}}\right)$
$I_{C C Q}=$ Quiescent Current
${ }^{\prime} \mathrm{CCT}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f} \mathrm{CP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\overline{\mathrm{OE}}$ | 3-State Output Enable Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Complementary 3-State Outputs |

TRUTH TABLE

| FUNCTION | INPUTS |  |  | OUTPUTS | INTERNAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{O E}}$ | CP | $\mathrm{D}_{1}$ | $\mathrm{O}_{\mathrm{N}}$ | 01 |
| $\mathrm{Hi}-\mathrm{Z}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & z \\ & z \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ |
| LOAD REGISTER | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Ir | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{Z} \\ & \mathrm{Z} \\ & \hline \end{aligned}$ | $H$ L $H$ L |

$H=H I G H$
L = LOW
$x=$ Don't Care
= High Impedance
$\Gamma=$ LOW-to-HIGH transition
NC $=$ No Change

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT574 |  |  |  |  | IDT54/74FCT574A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{N}}$ | $\begin{aligned} & C_{L}=50 \mathrm{pf} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.6 | 4.0 | 10.0 | 4.0 | 11.0 | 4.5 | 2.0 | 6.5 | 2.0 | 7.2 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ | Output Enable Time |  | 9.0 | 2.0 | 12.5 | 2.0 | 14.0 | 5.5 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 8.0 | 2.0 | 8.0 | 4.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| $\mathrm{t}_{S}$ | Set Up Time HIGH or LOW $D_{N}$ to CP |  | 1.0 | 2.0 | - | 2.5 | - | 1.0 | 2.0 | - | 2.0 | - | ns |
| $t_{H}$ | Hold Time HIGH or LOW $D_{N}$ to $C P$ |  | 0.5 | 2.0 | - | 2.5 | - | 0.5 | 1.5 | - | 1.5 | - | ns |
| $t_{w}$ | CP Pulse Width HIGH or LOW |  | 4.0 | 7.0 | - | 7.0 | - | 4.0 | 5.0 | - | 6.0 | - | ns |



## DESCRIPTION:

The IDT54/74FCT640 and IDT54/74FCT640A are 8-bit inverting buffer transceivers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. These octal bus transceivers are designed for asynchronous two-way communication between data busses. The devices transmit data from the $A$ bus to the $B$ bu's or from the $B$ bus to the $A$ bus, depending upon the level at the direction control ( $T / \bar{R}$ ) input. The enable input ( $\overline{\mathrm{OE}}$ ) can be used to disable the device so the busses are effectively isolated.

## PIN CONFIGURATIONS



SSD54/74FCT640-002
LCC/PLCC TOP VIEW

FUNCTIONAL BLOCK DIAGRAM


SSD54/74FCT640-003

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| I OUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | Min. $=4.75 \mathrm{~V}$ | Max. $=5.25 \mathrm{~V}$ (Commercial) |
| :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | Min. $=4.50 \mathrm{~V}$ | Max. $=5.50 \mathrm{~V}$ (Military) |

$V_{\text {LC }}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $V_{C C}=M a x ., V_{\text {IN }}=G N D$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $V_{C C}=M_{\text {ax }}{ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{C C}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {LC }}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\text {LC }}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}^{+}-\mathrm{V}^{-}$ | Hysteresis | On $A_{i}$ and $B_{i}$ |  | - | 0.4 | - | V |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cco }}$ | Power Supply Current | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N} \geq V_{H C} ; V_{I N} \leq V_{L C} \\ & f_{i}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{C C D}$ | Dynamic Power Supply Current | $V_{C C}=\text { Max. }$ <br> Outputs Open $O E=G N D$ <br> $\mathrm{T} / \overline{\mathrm{R}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{c C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }}=\mathrm{GND} \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{c C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{\text {IN }} \leq V_{\mathrm{LC}}(\text { FCT }) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{1 N}=3.4 \mathrm{~V} \text { or } \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input ( $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## FUNCTION TABLE

| INPUTS |  |  |
| :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ | OPERATION |
| L | L | Bus B Data to Bus A <br> L |
| $H$ | Bus A Data to Bus B |  |
| $H$ | $X$ | Isolation |

## DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or |
|  | 3-State Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Side B Inputs or |
|  | 3-State Outputs |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT640 |  |  |  |  | IDT54/74FCT640A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay A to B or B to A | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | 6.0 | 2.0 | 7.0 | 2.0 | 8.0 | 3.5 | 1.5 | 5.0 | 1.5 | 5.3 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZLL}} \end{aligned}$ | Output Enable Time |  | 7.0 | 2.0 | 10.0 | 2.0 | 12.0 | 4.5 | 1.5 | 5.0 | 1.5 | 6.0 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time |  | 11.0 | 2.0 | 13.0 | 2.0 | 16.0 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $t_{\text {DLH }}$ <br> $t_{\text {DHL }}$ | Propagation Delay T/R to $A$ or $B^{(1)}$ |  | 7.0 | - | - | - | - | 5.0 | - | - | - | - | ns |

## NOTE:

1. Guaranteed by design


## FAST CMOS <br> NON-INVERTING BUFFER TRANSCEIVER

## IDT54/74FCT645

 IDT54/74FCT645A
## DESCRIPTION:

The IDT54/74FCT645 and IDT54/74FCT645A are 8-bit noninverting buffer transceivers built using advanced CEMOS ${ }^{\text {w, }}$, a dual metal CMOS technology. These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending upon the level at the direction control ( $T / \bar{R}$ ) input. The enable input ( $\overline{\mathrm{OE}}$ ) can be used to disable the device so the buses are effectively isolated.

PIN CONFIGURATIONS


SSD54/74FCT645-001
DIP/SOIC TOP VIEW


SSD54/74FCT645-002

LCC/PLCC TOP VIEW


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min . $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$V_{L C}=0.2 \mathrm{~V}$
$V_{H C}=V_{C C}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $V_{\text {IL }}$ | Input LOW Level (Except I/O Pins) | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $I_{1 H}$ | Input HIGH Current (Except I/O Pins) | $V_{C C}=$ Max., $V_{\text {IN }}=V_{C C}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $I_{\text {SC }}$ | Short Circuit Current | $V_{C C}=\operatorname{Max}$. ${ }^{(3)}$ |  | -60 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC},} \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C C}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $V_{C C}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\text {LC }}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |
| $\mathrm{V}^{+}-\mathrm{V}^{-}$ | Hysteresis | On $\mathrm{A}_{\mathrm{i}}$ and $\mathrm{B}_{\mathrm{i}}$ |  | - | 0.4 | - | V |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {CCQ }}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max} . \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| ${ }^{1} \mathrm{CCT}$ | Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {cco }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. <br> Outputs Open $\overline{O E}=G N D$ <br> $\mathrm{T} / \overline{\mathrm{R}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{C C}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $f_{i}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=\text { Max. }$ <br> Outputs Open $f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(V_{I N}=3.4 V\right)$; all other inputs at $V_{C C}$ or GND.
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {OYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$\mathrm{I}_{\mathrm{CCT}}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$f_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{j}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

DEFINITION OF FUNCTIONAL TERMS

| PIN NAMES | DESCRIPTION |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | 3-State Outputs |
|  | Side B Inputs or |
|  | 3-State Outputs |

FUNCTION TABLE

| INPUTS |  |  |
| :---: | :---: | :--- |
| $\overline{\mathbf{O E}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ |  |
| OPERATIONS |  |  |
| $L$ | $L$ | Bus B Data to Bus A <br> $H$ |
| $H$ | $X$ | Bus A Data to Bus B |
| High Z State |  |  |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| SYMBOL | PARAMETER | CONDITION | IDT54/74FCT645 |  |  |  |  | IDT54/74FCT645A |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | COM'L. |  | MIL. |  | TYP. | COM'L. |  | MIL. |  |  |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $A$ to $B$ or $B$ to $A$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 6.0 | 2.0 | 9.5 | 2.0 | 11.0 | 3.3 | 1.5 | 4.6 | 1.5 | 4.9 | ns |
| $\begin{array}{r} \mathrm{t}_{\mathrm{ZH}} \\ \mathrm{t}_{\mathrm{ZL}} \\ \hline \end{array}$ | Output Enable Time |  | 9.0 | 2.0 | 11.0 | 2.0 | 12.0 | 4.8 | 1.5 | 6.2 | 1.5 | 6.5 | ns |
| $\begin{aligned} & t_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \end{aligned}$ | Output Disable Time |  | 6.0 | 2.0 | 12.0 | 2.0 | 13.0 | 4.5 | 1.5 | 5.0 | 1.5 | 6.0 | ns |
| $t_{\text {DLH }}$ <br> $\mathrm{t}_{\mathrm{DHL}}$ | Propagation Delay $T / R$ to $A$ or $B^{(1)}$ |  | 6.0 | - | - | - | - | 5.0 | - | - | - | - | ns |

NOTE:

1. Guaranteed by design.


# HIGH-PERFORMANCE BUS INTERFACE REGISTERS 

## FEATURES:

- 35\% faster than AMD's Am29821-26 series
- Equivalent to AMD's Am29821-26 bipolar registers in pinout/function and output drive over full temperature and voltage supply extremes
- High-speed parallel registers with positive edge-triggered D-type flip-flops
-Non-inverting CP-Y $t_{P D}=5.0 \mathrm{~ns}$ typ.
- Inverting $C P-Y t_{P D}=5.0 n s$ typ
- Buffered common Clock Enable ( $\overline{\mathrm{EN}}$ ) and asynchronous Clear input (CLR)
- 48 mA commercial $\mathrm{I}_{\mathrm{OL}}, 32 \mathrm{~mA}$ military $\mathrm{I}_{\mathrm{OL}}$
- 200mV (typ.) hysteresis on clock INPUT
- Clamp diodes on all inputs for ringing suppression
- ESD protection 5000V (typ.) - MIL-STD-883 Category B
- Low input/output capacitance
$-6 p F$ inputs (typ.)
$-8 p F$ outputs (typ.)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's bipolar Am 29800 series ( $5 \mu \mathrm{~A}$ max.)
- Military product available 100\% screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800B Series is built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology.

The IDT54/74FCT800B Series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or busses carrying parity. The IDT54/ 74FCT821B and IDT54/74FCT822B are buffered, 10-bit wide versions of the popular '374/'534 functions. The IDT54/74FCT823B and IDT54/74FCT824B are 9-bit wide buffered registers with Clock Enable ( $\overline{\mathrm{EN}}$ ) and Clear ( $\overline{\mathrm{CLR}}$-ideal for parity bus interfacing in high-performance microprogrammed systems. The IDT54/74FCT825B and IDT54/74FCT826B are 8-bit buffered registers with all the ' $823 / 4$ controls plus multiple enables $\left(\overline{O E}_{1}\right.$, $\mathrm{OE}_{2}, \overline{\mathrm{OE}}_{3}$ ) to allow multiuser control of the interface, e.g., $\overline{\mathrm{CS}}$, DMA and RD/WR. They are ideal for use as an output port requiring high $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$.

All of the IDT54/74FCT800B high-performance interface family are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for low capacitance bus loading in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS

## IDT54/74FCT821B/IDT54/74FCT822B 10-BIT REGISTERS



SSD39C821-002

## IDT54/74FCT823B/IDT54/74FCT824B 9-BIT REGISTERS



SSD39C821-007
IDT54/74FCT825B/IDT54/74FCT826B 8-BIT REGISTERS


## PIN DESCRIPTION

| NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{D}_{i}$ | 1 | The D flip-flop data inputs. |
| $\overline{C L R}$ | 1 | For both inverting and noninverting registers, when the clear input is LOW and OE is LOW, the $Q_{i}$ outputs are LOW. When the clear input is HIGH, data can be entered into the register. |
| CP | 1 | Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. |
| $Y_{i}, \bar{Y}_{i}$ | 0 | The register three-state outputs. |
| $\overline{\mathrm{EN}}$ | 1 | Clock Enable. When the clock enable is LOW, data on the $D_{i}$ input is transferred to the $Q_{i}$ output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the $Q_{i}$ outputs do not change state, regardless of the data or clock input transitions. |
| $\overline{\mathrm{OE}}$ | 1 | Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the $Y_{i}$ outputs are in the high impedance state. When the OE input is LOW, the TRUE register data is present at the $Y_{i}$ outputs. |

## FUNCTION TABLES

IDT54/74FCT821/23/25B

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { OE }}$ | $\overline{C L R}$ | EN | $\mathrm{D}_{1}$ | CP | $Q_{i}$ | $Y_{1}$ |  |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $i$ | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{aligned} & Z \\ & Z \end{aligned}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & Z \\ & L \end{aligned}$ | Clear |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{X} \\ \mathrm{X} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\underset{N C}{Z}$ | Hold |
| H $H$ $L$ $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \text { L } \\ & H \\ & \text { L } \\ & H \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & Z \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | Load |

[^17]PRODUCT SELECTOR GUIDE

|  | DEVICE |  |  |
| :--- | :---: | :---: | :---: |
|  | 10-BIT | 9-BIT | $\mathbf{8 - B I T}$ |
| Non-inverting | IDT54/74 | IDT54/74 | IDT54/74 |
|  | FCT821B | FCT823B | FCT825B |
| Inverting | IDT54/74 | IDT54/74 | IDT54/74 |
|  | FCT822B | FCT824B | FCT826B |

IDT54/74FCT822/24/26B

| INPUTS |  |  |  |  | INTERNAL OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CLR | EN | $\mathrm{D}_{1}$ | CP | $Q_{1}$ | $\bar{Y}_{i}$ |  |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $1$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & Z \\ & Z \end{aligned}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & Z \\ & L \end{aligned}$ | Clear |
| $\begin{aligned} & H \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} Z \\ N C \end{gathered}$ | Hold |
| $H$ $H$ $L$ $L$ $L$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & H \\ & L \\ & H \end{aligned}$ | $\dagger$ $\dagger$ $\dagger$ $\dagger$ $\dagger$ | $H$ $L$ $H$ $L$ | $\begin{aligned} & Z \\ & Z \\ & H \\ & L \end{aligned}$ | Load |

$H=H I G H$
L = LOW
X = Don't Care
NC = No Change
1 = LOW-to-HIGH Transition
Z = High Impedance

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 100 | 100 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right.$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \quad$ Min. $=4.75 \mathrm{~V} \quad$ Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.50 \mathrm{~V} \quad$ Max. $=5.50 \mathrm{~V}$ (Military)
$V_{L C}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$


## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {cca }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\text {IN }} \geq V_{\mathrm{HCC}} V_{I N} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{CP}}=\mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{I N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $\mathrm{I}_{\text {cco }}$ | Dynamic Power Supply Current | $V_{C C}=M a x$ <br> Outputs Open $\overline{O E}=G N D$ One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{C C}=$ Max. Outputs Open $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=$ GND One Bit Toggling at $f_{i}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.6 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{CP}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}=$ GND <br> Eight Bits Toggling <br> at $f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \\ & (F C T) \end{aligned}$ | - | 3.75 | 7.8 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \end{aligned}$ | - | 6.0 | 15.0 |  |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND.
4. $I_{\mathrm{CC}}=I_{\text {QuIESGENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
${ }^{\prime} \mathrm{CCT}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
$\mathrm{f}_{\mathrm{CP}}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\boldsymbol{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE



## NOTES:

1. See test circuit and waveforms
2. This parameter guaranteed but not tested.

# HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES 

## FEATURES:

- 35\% faster than AMD's Am29841-46 series
- Equivalent to AMD's Am29841-46 Bipolar Registers in pinout/function, and output drive over full temperature and voltage supply extremes
- High-speed parallel latches
-Non-inverting transparent $t_{P D}=4.0 \mathrm{~ns}$ typ.
-Inverting transparent $t_{P D}=4.5 \mathrm{~ns}$ typ.
- Buffered common latch enable, clear and preset input
- 48 mA commercial $\mathrm{I}_{\mathrm{OL}}, 32 \mathrm{~mA}$ military $\mathrm{I}_{\mathrm{OL}}$
- 200 mV (typ.) hysteresis on latch enable input
- Clamp diodes on all inputs for ringing suppression
- ESD protection 5000V (typ.) - MIL-STD-883 Category B
- Low input/output capacitance
$-6 p F$ inputs (typ.)
-8pF outputs (typ.)
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's bipolar AM29800 Series ( $5 \mu \mathrm{~A}$ max.)
- Military product available $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 Series is built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology.
The IDT54/74FCT840B Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/74FCT841B and IDT54/74FCT842B are buffered, 10-bit wide versions of the popular ' 373 function. The IDT54/74FCT843B and IDT54/74FCT844B are 9-bit wide buffered latches with Preset ( $\overline{\mathrm{PRE}}$ ) and Clear ( $\overline{C L R}$ )-ideal for parity bus interfacing in high-performance systems. The IDT54/74FCT845B and IDT54/74FCT846B are 8 -bit buffered latches with all the ' $843 / 4$ controls plus multiple enables $\left(\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}\right)$ to allow multiuser control of the interface, e.g. $\overline{\mathrm{CS}}, \mathrm{DMA}$ and RD/ $\overline{\mathrm{WR}}$. They are ideal for use as an output port requiring high $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$.

All of the IDT54/74FCT800B high-performance interface family are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for low capacitance bus loading in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM


PRODUCT SELECTOR GUIDE

|  | DEVICE |  |  |
| :--- | :---: | :---: | :---: |
|  | 10-BIT | 9-BIT | 8-BIT |
| Non-inverting | IDT54/74 | IDT54/74 | IDT54/74 |
|  | FCT841B | FCT843B | FCT845B |
| Inverting | IDT54/74 | IDT54/74 | IDT54/74 |
|  | FCT842B | FCT844B | FCT846B |

## PIN CONFIGURATIONS

IDT54/74FCT841B/IDT54/74FCT842B 10-BIT LATCHES


DSR39C841-006

DSR39C841-002


IDT54/74FCT843B/IDT54/74FCT844B 9-BIT LATCHES


LOGIC SYMBOLS


5
DSR39C841-003
IDT54/74FCT845B/IDT54/74FCT846B 8-BIT LATCHES



DSR39C841-010


DSR39C841-004

## PIN DESCRIPTION

| NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| IDT54/74FCT841/43/45B (Non-inverting) |  |  |
| $\overline{\text { CLR }}$ | 1 | When $\overline{\mathrm{CLR}}$ is low, the outputs are LOW if $\overline{\mathrm{OE}}$ is LOW. When $\overline{\mathrm{CLR}}$ is HIGH, data can be entered into the latch. |
| $\mathrm{D}_{\mathrm{i}}$ | 1 | The latch data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| Y | 0 | The 3-state latch outputs. |
| $\overline{O E}$ | 1 | The output enable control. When $\overline{\mathrm{OE}}$ is LOW, the outputs are enabled. When $\overline{O E}$ is HIGH, the outputs $Y_{i}$ are in the high-impedance (off) state. |
| $\overline{\text { PRE }}$ | 1 | Preset line. When $\overline{\text { PRE }}$ is LOW, the outputs are HIGH if $\overline{O E}$ is LOW. Preset overrides $\overline{C L R}$. |
| IDT54/74FCT842/44/46B (Inverting) |  |  |
| $\overline{\text { CLR }}$ | 1 | When $\overline{\mathrm{CLR}}$ is low, the outputs are LOW if $\overline{\mathrm{OE}}$ is LOW. When CLR is HIGH, data can be entered into the latch. |
| $\mathrm{D}_{\mathrm{i}}$ | 1 | The latch data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| $\mathrm{Y}_{\mathrm{i}}$ | 0 | The 3-state latch outputs. |
| $\overline{\mathrm{OE}}$ | 1 | The output enable control. When $\overline{\mathrm{OE}}$ is LOW, the outputs are enabled. When $\overline{O E}$ is HIGH, the outputs $Y_{i}$ are in the high-impedance (off) state. |
| $\overline{\text { PRE }}$ | 1 | Preset line. When $\overline{\text { PRE }}$ is LOW, the outputs are HIGH if $\overline{O E}$ is LOW. Preset overrides $\overline{C L R}$. |

FUNCTION TABLES
IDT54/74FCT841/43/45B

|  |  |  |  |  | INTERNAL <br> OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| FUNCTION |  |  |  |  |  |  |  |
|  | $\overline{\text { PRE }}$ | $\overline{\mathbf{O E}}$ | LE | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{Q}_{\mathbf{i}}$ | $\mathbf{Y}_{\mathbf{I}}$ | H |
| H | H | H | X | X | X | Z | Hi-Z |
| H | H | H | H | L | L | Z | Hi-Z |
| H | H | H | H | H | H | Z | Hi-Z |
| H | H | H | L | X | NC | Z | Latched <br> (Hi-Z) |
| H | H | L | H | L | L | L | Transparent |
| H | H | L | H | H | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | X | X | L | L | Clear |
| L | L | L | X | X | H | H | Preset |
| L | H | H | L | X | L | Z | Latched <br> (Hi-Z) |
| H | L | H | L | X | H | Z | Latched <br> (Hi-Z) |

IDT54/74FCT842/44/46B

|  |  |  |  |  | INTERNAL <br> OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| FUNCTION |  |  |  |  |  |  |  |
|  | $\overline{\text { PRE }}$ | $\overline{\mathbf{O E}}$ | LE | D $_{\mathbf{i}}$ | $\mathbf{Q}_{\mathbf{i}}$ | $\mathbf{Y}_{\mathbf{i}}$ | F |
| H | H | H | X | X | X | Z | Hi-Z |
| H | H | H | H | H | L | Z | Hi-Z |
| H | H | H | H | L | H | Z | Hi-Z |
| H | H | H | L | X | NC | Z | Latched <br> (Hi-Z) |
| H | H | L | H | H | L | L | Transparent |
| H | H | L | H | L | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | X | X | L | L | Clear |
| L | L | L | X | X | H | H | Preset |
| L | H | H | L | X | L | Z | Latched <br> (Hi-Z) |
| H | L | H | L | X | H | Z | Latched <br> (Hi-Z) |

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 100 | 100 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{Min} .=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{LL}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {., }} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ | Clamp Diode Voltage | $\mathrm{V}_{C C}=\mathrm{Min} ., \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ioz | Off State (High Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | 10 |  |
| $\mathrm{I}_{\text {Sc }}$ | Short Circuit Current | $\mathrm{V}_{\mathrm{CC}}=$ Max. ${ }^{(3)}$ |  | -75 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | v |
|  |  | $\begin{aligned} & V_{C C}=\operatorname{Min} . \\ & V_{\text {IN }}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM}$. | 2.0 | 3.5 | - |  |
| $V_{\text {OL }}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{LL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\text {LC }}$ | V |
|  |  | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM}$. | - | - | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on Latch Enable Only | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icco | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}} \leq ; \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \\ & \mathrm{f}_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Power Supply Current TTL inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{\text {IN }}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current | $V_{C C}=\operatorname{Max}$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{\mathrm{IN}} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $I_{\text {cc }}$ | Total Power Supply ${ }^{(4)}$ Current | $V_{c C}=\text { Max. }$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycie $\overline{O E}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> One Bit Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C}(F C T) \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=\operatorname{Max} .$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{\mathrm{LC}}(\text { FCT }) \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{I N}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{C C}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{\mathrm{CCQ}}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input $\left(\mathrm{V}_{\mathbb{I N}}=3.4 \mathrm{~V}\right)$
$\mathrm{D}_{\mathrm{H}}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$\mathrm{I}_{\mathrm{CCD}}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{f}{ }_{C P}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETERS | DESCRIPTION |  | TEST CONDITIONS ${ }^{(1)}$ | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{gathered} \mathrm{t}_{\mathrm{PLH}} \\ \text { (IDT54/74FCT41B } 43 \mathrm{~B}, 45 \mathrm{~B}) \\ \mathrm{t}_{\mathrm{PHL}} \end{gathered}$ | Data ( $D_{i}$ ) to Output ( $Y_{i}$ )$\text { (LE }=\mathrm{HI} \mathrm{GH})$ |  |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 6.5 | - | 7.5 | ns |
| $\begin{aligned} & t_{\mathrm{PLH}} \\ & t_{\mathrm{PHL}} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 6.5 | - | 7.5 | ns |
| $t_{S}$ | Data to LE Setup Ti |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | ns |
| $t_{H}$ | Data to LE Hold Tim |  |  | 2.5 | - | 2.5 | - | ns |
| $\begin{gathered} \mathrm{t}_{\mathrm{PLH}} \\ \text { (IDT54/74FCT42B,44B,46B) } \\ \mathrm{t}_{\mathrm{PHL}} \end{gathered}$ | Data $\left(D_{i}\right)$ to Output $\left(Y_{i}\right)$$(\mathrm{LE}=\mathrm{HIGH})$ |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \\ & \hline \end{aligned}$ | - | 8.0 | - | 9.0 | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ |  |  | $\begin{aligned} C_{L} & =300 \mathrm{pF} \\ R_{L} & =500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | ns |
| $t_{S}$ | Data to LE Setup Ti |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Data to LE Hold Tim |  |  | 2.5 | - | 2.5 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Latch Enable (LE) to $Y_{i}$ |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 8.0 | - | 10.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ |  |  | $\begin{aligned} C_{\mathrm{L}} & =300 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay, | et to $Y_{i}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 8.0 | - | 10.0 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | Preset recovery ( $\overline{\text { PR }}$ | Time |  | - | 10.0 | - | 13.0 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation ${ }^{\text {Delay, }}$ | to Y |  | - | 10.0 | - | 11.0 | ns |
| $\mathrm{t}_{\text {S }}$ | Clear Recovery ( $\overline{\mathrm{CL}}$ | Time |  | 10.0 | - | 10.0 | - | ns |
| $\mathrm{t}_{\text {PWH }}$ | LE Pulse Width | HIGH | $\begin{aligned} & C_{L}=50 p F \\ & R_{L}=500 \Omega \end{aligned}$ | 4.0 | - | 4.0 | - | ns |
| $t_{\text {PWL }}$ | Preset Pulse Width | LOW |  | 4.0 | - | 4.0 | - | ns |
| $t_{\text {PWL }}$ | Clear Pulse Width | LOW |  | 4.0 | - | 4.0 | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ | Output Enable Time ( $\overline{\mathrm{OE}} .5$ ) Time |  | $\begin{aligned} C_{L} & =300 \mathrm{pF} \\ R_{L} & =500 \Omega \end{aligned}$ | - | 8.0 | - | 8.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{zL}} \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 8.0 | - | 8.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ | Output Disable Time ( $\overline{\mathrm{OE}}$ 」) Time |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | - | 7.0 | - | 7.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HZ}}{ }^{(2)} \\ & \mathrm{t}_{\mathrm{LZ}} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} C_{L}=5 p F \\ R_{L}=500 \Omega \end{gathered}$ | - | 7.0 | - | 7.5 | ns |

## NOTES:

1. See test circuit and waveforms.
2. This parameter guaranteed but not tested.

## HIGH-PERFORMANCE IDT54/74FCT861-64B CMOS BUS TRANSCEIVERS

Integrated Device Technology. Inc

## FEATURES:

- 35\% faster than AMD's Am29861-64 series
- Equivalent to AMD's Am29861-64 bipolar registers in pinout/function and output drive over full temperature and voltage supply extremes
- High-speed symmetrical bidirectional transceivers
-Non-inverting $t_{P D}=3.5 n s$ typ.
-Inverting $t_{P D}=4.0 n s$ typ.
- 48 mA commercial $\mathrm{I}_{\mathrm{OL}}, 32 \mathrm{~mA}$ military $\mathrm{I}_{\mathrm{OL}}$
- 200 mV (typ.) hysteresis on T and R buses
- Clamp diodes on all inputs for ringing suppression
- ESD protection 5000V (typ.) - MIL-STD-883 Category B
- Low input/output capacitance
- CMOS power levels ( $5 \mu \mathrm{~W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- Military product available 100\% screened to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 Series is built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology.

The IDT54/74FCT860 Series bus transceivers provide highperformance bus interface buffering for wide data/address paths or buses carrying parity. The IDT54/74FCT863B and IDT54/ 74FCT864B 9-bit transceivers have NORed output enables for maximum control flexibility.
All of the IDT54/74FCT800B high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for low-capacitance bus loading in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM

## IDT54/74FCT861B/IDT54/74FCT862B 10-BIT TRANSCEIVERS



PRODUCT SELECTOR GUIDE

|  | DEVICE |  |
| :--- | :---: | :---: |
|  | 10-BIT | 9-BIT |
| Non-inverting | IDT54/74FCT861B | IDT54/74FCT863B |
| Inverting | IDT54/74FCT862B | IDT54/74FCT864B |

FUNCTIONAL BLOCK DIAGRAM
IDT54/74FCT863B/IDT54/74FCT864B 9-BIT TRANSCEIVERS


PIN CONFIGURATIONS
IDT54/74FCT861B/IDT54/74FCT862B 10-BIT TRANSCEIVERS

## LOGIC SYMBOLS

##  <br> DIP TOP VIEW SSD39C86,-005



LCC TOP VIEW

SSD39C861-006

IDT54/74FCT861B


SSD39C8610-002

IDT54/74FCT863B


IDT54/74FCT863B/IDT54/74FCT864B 9-BIT TRANSCEIVERS



LCC
TOP VIEW

## PIN DESCRIPTION

| NAME | 1/O | DESCRIPTION |
| :---: | :---: | :---: |
| IDT54/74FCT861/62B |  |  |
| OER | 1 | When LOW in conjunction with OET HIGH activates the RECEIVE mode. |
| $\overline{\text { OET }}$ | 1 | When LOW in conjunction with OER HIGH activates the TRANSMIT mode. |
| $\mathrm{R}_{\mathrm{i}}$ | 1/O | 10-bit RECEIVE input/output. |
| $\mathrm{T}_{\mathrm{i}}$ | 1/O | 10-bit TRANSMIT input/output. |
| IDT54/74FCT863/64B |  |  |
| $\overline{O E R}_{i}$ | 1 | When LOW in conjunction with $\overline{\mathrm{OET}}_{\mathrm{i}} \mathrm{HIGH}$ activates the RECEIVE mode. |
| $\overline{O E T}_{i}$ | 1 | When LOW in conjunction with $\overline{\mathrm{OER}}_{\mathrm{i}} \mathrm{HIGH}$ activates the TRANSMIT mode. |
| $\mathrm{R}_{\mathrm{i}}$ | 1/0 | 9-bit RECEIVE input/output. |
| Ti | 1/0 | 9-bit TRANSMIT input/output. |

## FUNCTION TABLES

IDT54/74FCT861B/IDT54/74FCT863B (Non-inverting)

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| OER | OER | $\mathbf{R}_{\mathbf{i}}$ | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{R}_{\mathbf{i}}$ | $\mathbf{T}_{\mathbf{1}}$ |  |
| L | H | L | N/A | N/A | L | Transmitting |
| L | H | H | N/A | N/A | H | Transmitting |
| H | L | N/A | L | L | N/A | Receiving |
| H | L | N/A | H | H | N/A | Receiving |
| H | H | X | X | Z | Z | Hi-Z |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
Z = High Impedance

IDT54/74FCT862B/IDT54/74FCT864B (Inverting)

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| OER | OER | $\mathbf{R}_{\mathbf{i}}$ | $\mathbf{T}_{\mathbf{1}}$ | $\mathbf{R}_{\mathbf{i}}$ | $\mathbf{T}_{\mathbf{1}}$ |  |
| L | H | L | N/A | N/A | H | Transmitting |
| L | H | H | N/A | N/A | L | Transmitting |
| H | L | N/A | L | H | N/A | Receiving |
| H | L | N/A | H | L | N/A | Receiving |
| H | H | X | X | Z | Z | Hi-Z |

$\mathrm{H}=\mathrm{HIGH}$
L = LOW
$Z=$ High Impedance

X = Don't Care
N/A = Not Applicable

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 100 | 100 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER( ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 5 \%$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
Min. $=4.75 \mathrm{~V}$
Max. $=5.25 \mathrm{~V}$ (Commercial)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Min. $=4.50 \mathrm{~V}$
Max. $=5.50 \mathrm{~V}$ (Military)
$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V}$
$\mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $V_{C C}=M a x ., V_{I N}=V_{C C}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | - | - | -5 | $\mu \mathrm{A}$ |
| $V_{1}$ | Clamp Diode Voltage | $V_{C C}=$ Min., $I_{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| $\mathrm{I}_{\mathrm{Oz}}$ | Off State (High Impedance) Output Current | $V_{C C}=M A X$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | - | - | 10 |  |
| $\mathrm{I}_{\text {SC }}$ | Short Circuit Current | $V_{C C}=$ Max. ${ }^{(3)}$ |  | -75 | -120 | - | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OH}}=-32 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{HC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.0 | - |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \mathrm{COM}$. | 2.0 | 3.5 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LC}}$ or $\mathrm{V}_{\mathrm{HC}}, \mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ |  | - | GND | $\mathrm{V}_{\mathrm{LC}}$ | V |
|  |  | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{V}_{\mathrm{LC}}$ |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.5 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \mathrm{COM}$. | - | - | 0.5 |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis on $\mathrm{R}_{\mathrm{i}}$ and $\mathrm{T}_{\mathrm{i}}$ | - |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{V}_{\mathrm{LC}}=0.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {cco }}$ | Quiescent Power Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max. } \\ & V_{\text {IN }} \geq V_{\mathrm{HC}} V_{\mathrm{IN}} \leq V_{\mathrm{LC}} \\ & f_{\mathrm{i}}=0 \end{aligned}$ |  | - | 0.001 | 1.5 | mA |
| $\mathrm{I}_{\text {CCT }}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} \\ & V_{i N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 1.6 | mA |
| ${ }^{\text {CCOD }}$ | Dynamic Power Supply Current | $V_{C C}=$ Max. <br> Outputs Open <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $T / R=G N D$ or $V_{C C}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V_{\text {IN }} \geq V_{H C} \\ & V_{I N} \leq V_{\text {LC }} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| ${ }^{\prime} \mathrm{cc}$ | Total Power Supply ${ }^{(4)}$ Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max. } \\ & \text { Outputs Open } \\ & \mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \mathrm{SOE}=\mathrm{GND} \\ & \text { One Bit Toggling } \end{aligned}$ | $\begin{aligned} & V_{I N} \geq V_{\mathrm{HC}} \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{LC}} \text { (FCT) } \end{aligned}$ | - | 1.5 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{\text {IN }}=G N D \end{aligned}$ | - | 1.8 | 4.8 |  |
|  |  | $V_{C C}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \text { (FCT) } \end{aligned}$ | - | 3.0 | 6.5 |  |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 \mathrm{~V} \\ & V_{\text {IN }}=G N D \end{aligned}$ | - | 5.0 | 12.9 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Per TTL driven input $\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND .
4. $I_{\text {CC }}=I_{\text {QUIESCENT }}+I_{\text {INPUTS }}+I_{\text {DYNAMIC }}$
$I_{C C}=I_{C C Q}+I_{C C T} D_{H} N_{T}+I_{C C D}\left(f_{C P} / 2+f_{i} N_{i}\right)$
$I_{C C Q}=$ Quiescent Current
$I_{C C T}=$ Power Supply Current for a TTL High Input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ )
$D_{H}=$ Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$I_{C C D}=$ Dynamic Current caused by an Input Transition pair (HLH or LHL)
${ }^{\mathrm{C}} \mathrm{CP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$N_{i}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| PARAMETERS | DESCRIPTION | TEST CONDITIONS ${ }^{(1)}$ | COMMERCIAL |  | MILITARY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay from $R_{i}$ to $T_{i}$ or $T_{i}$ to $R_{i}$ IDT54/74FCT861B/IDT54/74FCT863B (Non-inverting) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega 2 \end{aligned}$ | - | 5.0 | - | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 5.0 | - | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay from $R_{i}$ to $T_{i}$ or $T_{i}$ to $R_{i}$ IDT54/74FCT862B/IDT54/74FCT863B (Inverting) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 5.5 | - | 6.5 | ns |
| $\mathrm{t}_{\mathrm{PLH}}$ $\mathrm{t}_{\mathrm{PHL}}$ |  | $\begin{aligned} & C_{L}=300 p F \\ & R_{L}=500 \Omega \end{aligned}$ | - | 5.5 | - | 6.5 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ | Output Enable Time OET to $T_{i}$ or OER to $R_{i}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}}{ }^{(2)} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \hline \end{aligned}$ | Output Enable Time OET to $T_{i}$ or OER to $R_{i}$ | $\begin{aligned} & C_{\mathrm{L}}=5 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 7.0 | - | 8.0 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \end{aligned}$ |  | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 7.0 | - | 8.0 | ns |

## NOTE:

1. See test circuit and waveforms.
2. This parameter guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR THREE-STATE OUTPUTS


SSDAHCT645-005

PROPAGATION DELAY


SSDAHCT645-006

SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $t_{L Z}$ | Closed |
| $\mathrm{t}_{Z L}$ | Closed |
| All Other | Open |

DEFINITIONS
$R_{L}=$ Load resistor: see AC CHARACTERSICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance: see $A C$ CHARACTERISTICS for value.
$R_{T}=$ Termination should be equal to $Z_{O U T}$ of pulse generators.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


SSDAHCT645-008
NOTES:

1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
2. Pulse Generator for ALI Pulses: $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns} ; \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$.

Logic
Ordering Information

| ORDER PART NUMBER | SPEED (ns) | PACKAGE TYPE | OPER. <br> TEMP. | ORDER PART NUMBER | SPEED ( ns ) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT39C821P | 12.0 | P24-2 | Com'l. | IDT39C841P | 9.5 | P24-2 | Com'l. |
| IDT39C821J |  | J28 |  | IDT39C841J |  | J28 |  |
| IDT39C821D |  | D24-2 |  | IDT39C841D |  | D24-2 |  |
| IDT39C821L |  | L28-1 |  | IDT39C841L |  | L28-1 |  |
| IDT39C821DB |  | D24-2 | Mil. | IDT39C841DB | 11.0 | D24-2 | Mil. |
| IDT39C821LB |  | L28-1 |  | IDT39C841LB |  | L28-1 |  |
|  |  |  |  |  |  |  |  |
| IDT39C822P | 12.0 | P24-2 | Com'l. | IDT39C842P | 9.5 | P24-2 | Com'l. |
| IDT39C822J |  | J28 |  | IDT39C842J |  | J28 |  |
| IDT39C822D |  | D24-2 |  | IDT39C842D |  | D24-2 |  |
| IDT39C822L |  | L28-1 |  | IDT39C842L |  | L28-1 |  |
| IDT39C822DB |  | D24-2 | Mil. | IDT39C842DB | 11.0 | D24-2 | Mil. |
| IDT39C822LB |  | L28-1 |  | IDT39C842LB |  | L28-1 |  |
|  |  |  |  |  |  |  |  |
| IDT39C823P | 12.0 | P24-2 | Com'l. | IDT39C843P | 9.5 | P24-2 | Com'l. |
| IDT39C823J |  | J28 |  | IDT39C843J |  | J28 |  |
| IDT39C823D |  | D24-2 |  | IDT39C843D |  | D24-2 |  |
| IDT39C823L |  | L28-1 |  | IDT39C843L |  | L28-1 |  |
| IDT39C823DB |  | D24-2 | Mil. | IDT39C843DB | 11.0 | D24-2 | Mil. |
| IDT39C823LB |  | L28-1 |  | IDT39C843LB |  | L28-1 |  |
|  |  |  |  |  |  |  |  |
| IDT39C824P | 12.0 | P24-2 | Com'l. | IDT39C844P | 9.5 | P24-2 | Com'l. |
| IDT39C824J |  | J28 |  | IDT39C844J |  | J28 |  |
| IDT39C824D |  | D24-2 |  | IDT39C844D |  | D24-2 |  |
| IDT39C824L |  | L28-1 |  | IDT39C844L |  | L28-1 |  |
| IDT39C824DB |  | D24-2 | Mil. | IDT39C844DB | 11.0 | D24-2 | Mil. |
| IDT39C824LB |  | L28-1 |  | IDT39C844LB |  | L28-1 |  |
|  |  |  |  |  |  |  |  |
| IDT39C825P | 12.0 | P24-2 | Com'l. | IDT39C845P | 9.5 | P24-2 | Com'l. |
| IDT39C825J |  | J28 |  | IDT39C845J |  | J28 |  |
| IDT39C825D |  | D24-2 |  | IDT39C845D |  | D24-2 |  |
| IDT39C825L |  | L28-1 |  | IDT39C845L |  | L28-1 |  |
| IDT39C825DB |  | D24-2 | Mil. | IDT39C845DB | 11.0 | D24-2 | Mil. |
| IDT39C825LB |  | L28-1 |  | IDT39C845LB |  | L28-1 |  |
|  |  |  |  |  |  |  |  |
| IDT39C826P | 12.0 | P24-2 | Com'l. | IDT39C846P | 9.5 | P24-2 | Com'l. |
| IDT39C826J |  | J28 |  | IDT39C846J |  | J28 |  |
| IDT39C826D |  | D24-2 |  | IDT39C846D |  | D24-2 |  |
| IDT39C826L |  | L28-1 |  | IDT39C846L |  | L28-1 |  |
| IDT39C826DB |  | D24-2 | Mil. | IDT39C846DB | 11.0 | D24-2 | Mil. |
| IDT39C826LB |  | L28-1 |  | IDT39C846LB |  | L28-1 |  |


| ORDER PART NUMBER | SPEED (ns) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT39C861P | 8.0 | P24-2 | Com'l. |
| IDT39C861J |  | J28 |  |
| IDT39C861D |  | D24-2 |  |
| IDT39C861L |  | L28-1 |  |
| IDT39C861DB | 10.0 | D24-2 | Mil. |
| IDT39C861LB |  | L28-1 |  |
| IDT39C862P | 8.0 | P24-2 | Com'l. |
| IDT39C862J |  | J28 |  |
| IDT39C862D |  | D24-2 |  |
| IDT39C862L |  | L28-1 |  |
| IDT39C862DB | 10.0 | D24-2 | Mil. |
| IDT39C862LB |  | L28-1 |  |
| IDT39C863P | 8.0 | P24-2 | Com'l. |
| IDT39C863J |  | J28 |  |
| IDT39C863D |  | D24-2 |  |
| IDT39C863L |  | L28-1 |  |
| IDT39C863DB | 10.0 | D24-2 | Mil. |
| IDT39C863LB |  | L28-1 |  |
| IDT39C864P | 8.0 | P24-2 | Com'l. |
| IDT39C864J |  | J28 |  |
| IDT39C864D |  | D24-2 |  |
| IDT39C864L |  | L28-1 |  |
| IDT39C864DB | 10.0 | D24-2 | Mil. |
| IDT39C864LB |  | L28-1 |  |
| IDT49C818 | Consult Factory |  |  |
| IDT54AHCT138DB | 27.0 | D16 | Mil. |
| IDT54AHCT138LB |  | L20-2 |  |
| IDT54AHCT138EB |  | E20 |  |
| IDT54AHCT139DB | 25.0 | D16 | Mil. |
| IDT54AHCT139LB |  | L20-2 |  |
| IDT54AHCT139EB |  | E20 |  |
| IDT54AHCT161DB | 20.0 | D16 | Mil. |
| IDT54AHCT161LB |  | L20-2 |  |
| IDT54AHCT161EB |  | E20 |  |
| IDT54AHCT163DB | 20.0 | D16 | Mil. |
| IDT54AHCT163LB |  | L20-2 |  |
| IDT54AHCT163EB |  | E20 |  |
| IDT54AHCT182DB | 15.0 | D20 | Mil. |
| IDT54AHCT182LB |  | L20-2 |  |
| IDT54AHCT182EB |  | E20 |  |


| ORDER PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ns) } \end{gathered}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT54AHCT191DB | 22.0 | D16 | Mil. |
| IDT54AHCT191LB |  | L20-2 |  |
| IDT54AHCT191EB |  | E20 |  |
| IDT54AHCT193DB | 19.0 | D16 | Mil. |
| IDT54AHCT193LB |  | L20-2 |  |
| IDT54AHCT193EB |  | E20 |  |
| IDT54AHCT240DB | 12.0 | D20 | Mil. |
| IDT54AHCT240LB |  | L20-2 |  |
| IDT54AHCT240EB |  | E20 |  |
| IDT54AHCT244DB | 13.0 | D20 | Mil. |
| IDT54AHCT244LB |  | L20-2 |  |
| IDT54AHCT244EB |  | E20 |  |
| IDT54AHCT245DB | 15.0 | D20 | Mil. |
| IDT54AHCT245LB |  | L20-2 |  |
| IDT54AHCT 245 EB |  | E20 |  |
| IDT54AHCT273DB | 17.0 | D20 | Mil. |
| IDT54AHCT273LB |  | L20-2 |  |
| IDT54AHCT273EB |  | E20 |  |
| IDT54AHCT299DB | 20.0 | D20 | Mil. |
| IDT54AHCT299LB |  | L20-2 |  |
| IDT54AHCT299EB |  | E20 |  |
| IDT54AHCT373DB | 19.0 | D20 | Mil. |
| IDT54AHCT373LB |  | L20-2 |  |
| IDT54AHCT373EB |  | E20 |  |
| IDT54AHCT374DB | 18.0 | D20 | Mil. |
| IDT54AHCT374LB |  | L20-2 |  |
| IDT54AHCT374EB |  | E20 |  |
| IDT54AHCT377DB | 18.0 | D20 | Mil. |
| IDT54AHCT377LB |  | L20-2 |  |
| IDT54AHCT377EB |  | E20 |  |
| IDT54AHCT521DB | 18.0 | D20 | Mil. |
| IDT54AHCT521LB |  | L20-2 |  |
| IDT54AHCT521EB |  | E20 |  |
| IDT54AHCT533DB | 24.0 | D20 | Mil. |
| IDT54AHCT533LB |  | L20-2 |  |
| IDT54AHCT533EB |  | E20 |  |


| ORDER PART NUMBER | $\begin{array}{\|c} \hline \text { SPEED } \\ \text { (ns) } \end{array}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT54AHCT534DB | 18.0 | D20 | Mil. |
| IDT54AHCT534LB |  | L20-2 |  |
| IDT54AHCT534EB |  | E20 |  |
| IDT54AHCT573DB | 15.0 | D20 | Mil. |
| IDT54AHCT573LB |  | L20-2 |  |
| IDT54AHCT573EB |  | E20 |  |
| IDT54AHCT574DB | 15.0 | D20 | Mil. |
| IDT54AHCT574LB |  | L20-2 |  |
| IDT54AHCT574EB |  | E20 |  |
| IDT54AHCT640DB | 14.0 | D20 | Mil. |
| IDT54AHCT640LB |  | L20-2 |  |
| IDT54AHCT640EB |  | E20 |  |
| IDT54AHCT645DB | 15.0 | D20 | Mil. |
| IDT54AHCT645LB |  | L20-2 |  |
| IDT54AHCT645EB |  | E20 |  |
| IDT54FCT 138ADB | 7.8 | D16 | Mil. |
| IDT54FCT138ALB |  | L20-2 |  |
| IDT54FCT138AEB |  | E20 |  |
| IDT54FCT138DB | 12.0 | D16 |  |
| IDT54FCT138LB |  | L20-2 |  |
| IDT54FCT138EB |  | E20 |  |
| IDT54FCT 139ADB | 7.8 | D16 | Mil. |
| IDT54FCT139ALB |  | L20-2 |  |
| IDT54FCT139AEB |  | E20 |  |
| IDT54FCT139DB | 12.0 | D16 |  |
| IDT54FCT139LB |  | L20-2 |  |
| IDT54FCT139EB |  | E20 |  |
| IDT54FCT161ADB | 7.5 | D16 | Mil. |
| IDT54FCT161ALB |  | L20-2 |  |
| IDT54FCT161AEB |  | E20 |  |
| IDT54FCT161DB | 11.5 | D16 |  |
| IDT54FCT161LB |  | L20-2 |  |
| IDT54FCT161EB |  | E20 |  |
| IDT54FCT163ADB | 7.5 | D16 | Mil. |
| IDT54FCT163ALB |  | L20-2 |  |
| IDT54FCT163AEB |  | E20 |  |
| IDT54FCT163DB | 11.5 | D16 |  |
| IDT54FCT163LB |  | L20-2 |  |
| IDT54FCT163EB |  | E20 |  |


| ORDER PART NUMBER | $\begin{gathered} \hline \text { SPEED } \\ \text { (ns) } \\ \hline \end{gathered}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT54FCT182ADB | - | D20 | Mil. |
| IDT54FCT182ALB |  | L20-2 |  |
| IDT54FCT182AEB |  | E20 |  |
| IDT54FCT182DB | 11.5 | D20 |  |
| IDT54FCT182LB |  | L20-2 |  |
| IDT54FCT182EB |  | E20 |  |
| IDT54FCT191ADB | 10.5 | D16 | Mil. |
| IDT54FCT191ALB |  | L20-2 |  |
| IDT54FCT191AEB |  | E20 |  |
| IDT54FCT191DB | 16.0 | D16 |  |
| IDT54FCT191LB |  | L20-2 |  |
| IDT54FCT191EB |  | E20 |  |
| IDT54FCT193ADB | 6.9 | D16 | Mil. |
| IDT54FCT193ALB |  | L20-2 |  |
| IDT54FCT193AEB |  | E20 |  |
| IDT54FCT193DB | 10.5 | D16 |  |
| IDT54FCT193LB |  | L20-2 |  |
| IDT54FCT193EB |  | E20 |  |
| IDT54FCT240ADB | 5.1 | D20 | Mil. |
| IDT54FCT240ALB |  | L20-2 |  |
| IDT54FCT240AEB |  | E20 |  |
| IDT54FCT240DB | 9.0 | D20 |  |
| IDT54FCT240LB |  | L20-2 |  |
| IDT54FCT240EB |  | E20 |  |
| IDT54FCT244ADB | 4.6 | D20 | Mil. |
| IDT54FCT244ALB |  | L20-2 |  |
| IDT54FCT244AEB |  | E20 |  |
| IDT54FCT244DB | 7.0 | D20 |  |
| IDT54FCT244LB |  | L20-2 |  |
| IDT54FCT244EB |  | E20 |  |
| IDT54FCT245ADB | 4.9 | D20 | Mil. |
| IDT54FCT245ALB |  | L20-2 |  |
| IDT54FCT245AEB |  | E20 |  |
| IDT54FCT245DB | 7.5 | D20 |  |
| IDT54FCT245LB |  | L20-2 |  |
| IDT54FCT245EB |  | E20 |  |
| IDT54FCT273ADB | 8.3 | D20 | Mil. |
| IDT54FCT273ALB |  | L20-2 |  |
| IDT54FCT273AEB |  | E20 |  |
| IDT54FCT273DB | 15.0 | D20 |  |
| IDT54FCT273LB |  | L20-2 |  |
| IDT54FCT273EB |  | E20 |  |


| ORDER PART NUMBER | SPEED (ns) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT54FCT299ADB | 9.5 | D20 | Mil. |
| IDT54FCT299ALB |  | L20-2 |  |
| IDT54FCT299AEB |  | E20 |  |
| IDT54FCT299DB | 16.0 | D20 |  |
| IDT54FCT299LB |  | L20-2 |  |
| IDT54FCT299EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT373ADB | 5.6 | D20 | Mil. |
| IDT54FCT373ALB |  | L20-2 |  |
| IDT54FCT373AEB |  | E20 |  |
| IDT54FCT373DB | 8.5 | D20 |  |
| IDT54FCT373LB |  | L20-2 |  |
| IDT54FCT373EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT374ADB | 7.2 | D20 | Mil. |
| IDT54FCT374ALB |  | L20-2 |  |
| IDT54FCT374AEB |  | E20 |  |
| IDT54FCT374DB | 11.0 | D20 |  |
| IDT54FCT374LB |  | L20-2 |  |
| IDT54FCT374EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT377ADB | 8.3 | D20 | Mil. |
| IDT54FCT377ALB |  | L20-2 |  |
| IDT54FCT377AEB |  | E20 |  |
| IDT54FCT377DB | 15.0 | D20 |  |
| IDT54FCT377LB |  | L20-2 |  |
| IDT54FCT377EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT521ADB | 9.5 | D20 | Mil. |
| IDT54FCT521ALB |  | L20-2 |  |
| IDT54FCT521AEB |  | E20 |  |
| IDT54FCT521DB | 15.0 | D20 |  |
| IDT54FCT521LB |  | L20-2 |  |
| IDT54FCT521EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT533ADB | 5.6 | D20 | Mil. |
| IDT54FCT533ALB |  | L20-2 |  |
| IDT54FCT533AEB |  | E20 |  |
| IDT54FCT533DB | 12.0 | D20 |  |
| IDT54FCT533LB |  | L20-2 |  |
| IDT54FCT533EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT534ADB | 7.2 | D20 | Mil. |
| IDT54FCT534ALB |  | L20-2 |  |
| IDT54FCT534AEB |  | E20 |  |
| IDT54FCT534DB | 11.0 | D20 |  |
| IDT54FCT534LB |  | L20-2 |  |
| IDT54FCT534EB |  | E20 |  |


| ORDER PART NUMBER | SPEED <br> (ns) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT54FCT573ADB | 5.6 | D20 | Mil. |
| IDT54FCT573ALB |  | L20-2 |  |
| IDT54FCT573AEB |  | E20 |  |
| IDT54FCT573DB | 8.5 | D20 |  |
| IDT54FCT573LB |  | L20-2 |  |
| IDT54FCT573EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT574ADB | 7.2 | D20 | Mil. |
| IDT54FCT574ALB |  | L20-2 |  |
| IDT54FCT574AEB |  | E20 |  |
| IDT54FCT574DB | 11.0 | D20 |  |
| IDT54FCT574LB |  | L20-2 |  |
| IDT54FCT574EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT640ADB | 5.3 | D20 | Mil. |
| IDT54FCT640ALB |  | L20-2 |  |
| IDT54FCT640AEB |  | E20 |  |
| IDT54FCT640DB | 8.0 | D20 |  |
| IDT54FCT640LB |  | L20-2 |  |
| IDT54FCT640EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT645ADB | 4.9 | D20 | Mil. |
| IDT54FCT645ALB |  | L20-2 |  |
| IDT54FCT645AEB |  | E20 |  |
| IDT54FCT645DB | 11.0 | D20 |  |
| IDT54FCT645LB |  | L20-2 |  |
| IDT54FCT645EB |  | E20 |  |
|  |  |  |  |
| IDT54FCT821BDB | 8.5 | D24-2 | Mil. |
| IDT54FCT821BLB |  | L28-1 |  |
|  |  |  |  |
| IDT54FCT822BDB | 8.5 | D24-2 | Mil. |
| IDT54FCT822BLB |  | L28-1 |  |
|  |  |  |  |
| IDT54FCT823BDB | 8.5 | D24-2 | Mil. |
| IDT54FCT823BLB |  | L28-1 |  |
|  |  |  |  |
| IDT54FCT824BDB | 8.5 | D24-2 | Mil. |
| IDT54FCT824BLB |  | L28-1 |  |
|  |  |  |  |
| IDT54FCT825BDB | 8.5 | D24-2 | Mil. |
| IDT54FCT825BLB |  | L28-1 |  |
|  |  |  |  |
| IDT54FCT826BDB | 8.5 | D24-2 | Mil. |
| IDT54FCT826BLB |  | L28-1 |  |
|  |  |  |  |
| IDT54FCT841BDB | 7.5 | D24-2 | Mil. |
| IDT54FCT841BLB |  | L28-1 |  |


| ORDER PART NUMBER | $\begin{array}{\|c} \hline \text { SPEED } \\ \text { (ns) } \end{array}$ | PACKAGE TYPE | OPER. <br> TEMP. |
| :---: | :---: | :---: | :---: |
| IDT54FCT842BDB | 7.5 | D24-2 | Mil. |
| IDT54FCT842BLB |  | L28-1 |  |
| IDT54FCT843BDB | 7.5 | D24-2 | Mil. |
| IDT54FCT843BLB |  | L28-1 |  |
| IDT54FCT344BDB | 7.5 | D24-2 | Mil. |
| IDT54FCT844BLB |  | L28-1 |  |
| IDT54FCT845BDB | 7.5 | D24-2 | Mil. |
| IDT54FCT845BLB |  | L28-1 |  |
| IDT54FCT846BDB | 7.5 | D24-2 | Mil. |
| IDT54FCT846BLB |  | L28-1 |  |
| IDT54FCT861BDB | 6.5 | D24-2 | Mil. |
| IDT54FCT861BLB |  | L28-1 |  |
| IDT54FCT862BDB | 6.5 | D24-2 | Mil. |
| IDT54FCT862BLB |  | L28-1 |  |
| IDT54FCT863BDB | 6.5 | D24-2 | Mil. |
| IDT54FCT863BLB |  | L28-1 |  |
| IDT54FCT864BDB | 6.5 | D24-2 | Mil. |
| IDT54FCT864BLB |  | L28-1 |  |
| IDT74AHCT138P | 22.0 | Consult Factory | Com'l. |
| IDT74AHCT138SO |  | Consult Factory |  |
| IDT74AHCT138D |  | D16 |  |
| IDT74AHCT 138L |  | L20-2 |  |
| IDT74AHCT139P | 20.0 | Consult Factory | Com'l. |
| IDT74AHCT139SO |  | Consult <br> Factory |  |
| IDT74AHCT139D |  | D16 |  |
| IDT74AHCT139L |  | L20-2 |  |
| IDT74AHCT161P | 17.0 | Consult Factory | Com'l. |
| IDT74AHCT161SO |  | Consult Factory |  |
| IDT74AHCT161D |  | D16 |  |
| IDT74AHCT161L |  | L20-2 |  |


| ORDER PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ns) } \end{gathered}$ (ns) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT74AHCT163P | 17.0 | Consult Factory | Com'l. |
| IDT74AHCT163SO |  | Consult Factory |  |
| IDT74AHCT163L |  | D16 |  |
|  |  | L20-2 |  |
| IDT74AHCT182P |  |  |  |
|  | 12.0 | P20 | Com'l. |
| IDT74AHCT182J |  | J20 |  |
| IDT74AHCT182SO |  | S20 |  |
| IDT74AHCT182D |  | D20 |  |
| IDT74AHCT182L |  | L20-2 |  |
|  |  |  |  |
| IDT74AHCT191P | 18.0 | Consult Factory | Com'l. |
| IDT74AHCT191SO |  | Consult <br> Factory |  |
| IDT74AHCT191L |  | D16 |  |
|  |  | L20-2 |  |
|  |  |  |  |
| IDT74AHCT193P | 16.0 | Consult Factory | Com'l. |
| IDT74AHCT193SO |  | Consult Factory |  |
| IDT74AHCT193L |  | D16 |  |
|  |  | L20-2 |  |
| IDT74AHCT240P |  |  |  |
|  | 9.0 | P20 | Com'l. |
| IDT74AHCT240J |  | J20 |  |
| IDT74AHCT240SO |  | S20 |  |
| IDT74AHCT240D |  | D20 |  |
| IDT74AHCT240L |  | L20-2 |  |
|  |  |  |  |
| IDT74AHCT244P | 10.0 | P20 | Com'l. |
| IDT74AHCT244J |  | J20 |  |
| IDT74AHCT244SO |  | S20 |  |
| IDT74AHCT244D |  | D20 |  |
| IDT74AHCT244L |  | L20-2 |  |
|  |  |  |  |
| IDT74AHCT245P | 10.0 | P20 | Com'l. |
| IDT74AHCT245J |  | J20 |  |
| IDT74AHCT245SO |  | S20 |  |
| IDT74AHCT245D |  | D20 |  |
| IDT74AHCT245L |  | L20-2 |  |
|  |  |  |  |
| IDT74AHCT273P | 15.0 | P20 | Com'l. |
| IDT74AHCT273J |  | J20 |  |
| IDT74AHCT273SO |  | S20 |  |
| IDT74AHCT273D |  | D20 |  |
| IDT74AHCT273L |  | L20-2 |  |


| ORDER PART NUMBER | SPEED (ns) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT74AHCT299P | 14.0 | P20 | Com'l. |
| IDT74AHCT299J |  | J20 |  |
| IDT74AHCT299SO |  | S20 |  |
| IDT74AHCT299D |  | D20 |  |
| IDT74AHCT299L |  | L20-2 |  |
| IDT74AHCT373P | 16.0 | P20 | Com'l. |
| IDT74AHCT373J |  | J20 |  |
| IDT74AHCT373SO |  | S20 |  |
| IDT74AHCT373D |  | D20 |  |
| IDT74AHCT373L |  | L20-2 |  |
| IDT74AHCT374P | 16.0 | P20 | Com'l. |
| IDT74AHCT374J |  | J20 |  |
| IDT74AHCT374SO |  | S20 |  |
| IDT74AHCT374D |  | D20 |  |
| IDT74AHCT374L |  | L20-2 |  |
| IDT74AHCT521P | 16.0 | P20 | Com'l. |
| IDT74AHCT521J |  | J20 |  |
| IDT74AHCT521SO |  | S20 |  |
| IDT74AHCT521D |  | D20 |  |
| IDT74AHCT521L |  | L20-2 |  |
| IDT74AHCT533P | 14.0 | P20 | Com'l. |
| IDT74AHCT533J |  | J20 |  |
| IDT74AHCT533SO |  | S20 |  |
| IDT74AHCT533D |  | D20 |  |
| IDT74AHCT533L |  | L.20-2 |  |
| IDT74AHCT534P | 19.0 | P20 | Com'l. |
| IDT74AHCT534J |  | J20 |  |
| IDT74AHCT534SO |  | S20 |  |
| IDT74AHCT534D |  | D20 |  |
| IDT74AHCT534L |  | L20-2 |  |
| IDT74AHCT573P | 14.0 | P20 | Com'l. |
| IDT74AHCT573J |  | J20 |  |
| IDT74AHCT573SO |  | S20 |  |
| IDT74AHCT573D |  | D20 |  |
| IDT74AHCT573L |  | L20-2 |  |
| IDT74AHCT574P | 14.0 | P20 | Com'l. |
| IDT74AHCT574J |  | J20 |  |
| IDT74AHCT574SO |  | S20 |  |
| IDT74AHCT574D |  | D20 |  |
| IDT74AHCT574L |  | L20-2 |  |


| ORDER PART NUMBER | SPEED ( ns ) | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT74AHCT640P | 11.0 | P20 | Com' |
| IDT74AHCT640J |  | J20 |  |
| IDT74AHCT640SO |  | S20 |  |
| IDT74AHCT640D |  | D20 |  |
| IDT74AHCT640L |  | L20-2 |  |
| IDT74AHCT645P | 10.0 | P20 | Com'l. |
| IDT74AHCT645J |  | J20 |  |
| IDT74AHCT645SO |  | S20 |  |
| IDT74AHCT645D |  | D20 |  |
| IDT74AHCT645L |  | L20-2 |  |
|  |  |  |  |
| IDT74FCT 138AP | 5.8 | Consult Factory | Com'l. |
| IDT74FCT138ASO |  | Consult Factory |  |
| IDT74FCT138AD |  | D16 |  |
| IDT74FCT138AL |  | L20-2 |  |
| IDT74FCT 138 P | 9.0 | Consult Factory |  |
| IDT74FCT138SO |  | Consult Factory |  |
| IDT74FCT138D |  | D16 |  |
| IDT74FCT 138L |  | L20-2 |  |
| IDT74FCT139AP | 5.9 | Consult Factory | Com'l. |
| IDT74FCT139ASO |  | Consult Factory |  |
| IDT74FCT139AD |  | D16 |  |
| IDT74FCT139AL |  | L20-2 |  |
| IDT74FCT139P | 9.0 | Consult Factory |  |
| IDT74FCT139SO |  | Consult Factory |  |
| IDT74FCT139D |  | D16 |  |
| IDT74FCT139L |  | L20-2 |  |
| IDT74FCT 161AP | 7.2 | Consult Factory | Com'l. |
| IDT74FCT161ASO |  | Consult Factory |  |
| IDT74FCT161AD |  | D16 |  |
| IDT74FCT161AL |  | L20-2 |  |
| IDT74FCT161P | 11.0 | Consult Factory |  |
| IDT74FCT161SO |  | Consult Factory |  |
| IDT74FCT161D |  | D16 |  |
| IDT74FCT161L |  | L20-2 |  |


| ORDER PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ns) } \end{gathered}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT74FCT161P | 11.0 | Consult Factory | Com'l. |
| IDT74FCT161SO |  | Consult Factory |  |
| IDT74FCT161D |  | D16 |  |
| IDT74FCT161L |  | L20-2 |  |
| IDT74FCT163AP | 7.2 | Consult Factory | Com'l. |
| IDT74FCT163ASO |  | Consult <br> Factory |  |
| IDT74FCT163AD |  | D16 |  |
| IDT74FCT163AL |  | L20-2 |  |
| IDT74FCT163P | 11.0 | Consult Factory |  |
| IDT74FCT163SO |  | Consult <br> Factory |  |
| IDT74FCT163D |  | D16 |  |
| IDT74FCT163L |  | L20-2 |  |
|  |  |  |  |
| IDT74FCT182AP | - | P20 | Com'l. |
| IDT74FCT182AJ |  | J20 |  |
| IDT74FCT182ASO |  | S20 |  |
| IDT74FCT182AD |  | D20 |  |
| IDT74FCT182AL |  | L20-2 |  |
| IDT74FCT182P | 9.0 | P20 |  |
| IDT74FCT182J |  | J20 |  |
| IDT74FCT182SO |  | S20 |  |
| IDT74FCT182D |  | D20 |  |
| IDT74FCT182L |  | L20-2 |  |
|  |  |  |  |
| IDT74FCT191AP | 7.8 | Consult Factory | Com'l. |
| IDT74FCT191ASO |  | Consult Factory |  |
| IDT74FCT191AD |  | D16 |  |
| IDT74FCT191AL |  | L20-2 |  |
| IDT74FCT191P | 12.0 | Consult Factory |  |
| IDT74FCT191SO |  | Consult Factory |  |
| IDT74FCT191D |  | D16 |  |
| IDT74FCT191L |  | L20-2 |  |
|  |  |  |  |
| IDT74FCT193AP | 6.5 | Consult Factory | Com'l. |
| IDT74FCT193ASO |  | Consult Factory |  |
| IDT74FCT193AD |  | D16 |  |
| IDT74FCT193AL |  | L20-2 |  |


| ORDER PART NUMBER | $\begin{gathered} \text { SPEED } \\ \text { (ns) } \end{gathered}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: |
| IDT74FCT193P | 10.0 | Consult Factory | Com' |
| IDT74FCT193SO |  | Consult Factory |  |
| IDT74FCT193D |  | D16 |  |
| IDT74FCT193L |  | L20-2 |  |
| IDT74FCT240AP | 4.8 | P20 | Com'l. |
| IDT74FCT240AJ |  | J20 |  |
| IDT74FCT240ASO |  | S20 |  |
| IDT74FCT240AD |  | D20 |  |
| IDT74FCT240AL |  | L20-2 |  |
| IDT74FCT240P | 8.0 | P20 |  |
| IDT74FCT240J |  | J20 |  |
| IDT74FCT240SO |  | S20 |  |
| IDT74FCT240D |  | D20 |  |
| IDT74FCT240L |  | L20-2 |  |
| IDT74FCT244AP | 4.3 | P20 | Com'l. |
| IDT74FCT244AJ |  | J20 |  |
| IDT74FCT244ASO |  | S20 |  |
| IDT74FCT244AD |  | D20 |  |
| IDT74FCT244AL |  | L20-2 |  |
| 1DT74FCT244P | 6.5 | P20 |  |
| IDT74FCT244J |  | J20 |  |
| IDT74FCT244SO |  | S20 |  |
| IDT74FCT244D |  | D20 |  |
| IDT74FCT244L |  | L20-2 |  |
| IDT74FCT245AP | 4.6 | P20 | Com'l. |
| IDT74FCT245AJ |  | J20 |  |
| IDT74FCT245ASO |  | S20 |  |
| IDT74FCT245AD |  | D20 |  |
| IDT74FCT245AL |  | L20-2 |  |
| IDT74FCT245P | 7.0 | P20 |  |
| IDT74FCT245J |  | J20 |  |
| IDT74FCT245SO |  | S20 |  |
| IDT74FCT245D |  | D20 |  |
| IDT74FCT245L |  | L20-2 |  |
| IDT74FCT273AP | 7.2 | P20 | Com'l. |
| IDT74FCT273AJ |  | J20 |  |
| IDT74FCT273ASO |  | S20 |  |
| IDT74FCT273AD |  | D20 |  |
| IDT74FCT273AL |  | L20-2 |  |
| IDT74FCT273P | 13.0 | P20 |  |
| IDT74FCT273J |  | J20 |  |
| IDT74FCT273SO |  | S20 |  |
| IDT74FCT273D |  | D20 |  |
| IDT74FCT273L |  | L20-2 |  |


| ORDER PART NUMBER | SPEED (ns) | PACKAGE TYPE | OPER. TEMP. | ORDER PART NUMBER | $\begin{array}{\|c\|} \hline \text { SPEED } \\ \text { (ns) } \end{array}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT74FCT299AP | 7.2 | P20 | Com'l. | IDT74FCT521P | 11.0 | P20 | Com'l |
| IDT74FCT299AJ |  | J20 |  | IDT74FCT521J |  | J20 |  |
| IDT74FCT299ASO |  | S20 |  | IDT74FCT521SO |  | S20 |  |
| IDT74FCT299AD |  | D20 |  | IDT74FCT521D |  | D20 |  |
| IDT74FCT299AL |  | L20-2 |  | IDT74FCT521L |  | L20-2 |  |
| IDT74FCT299P | 10.0 | P20 |  |  |  |  |  |
| IDT74FCT299J |  | J20 |  | IDT74FCT533AP | 5.2 | P20 | Com't. |
| IDT74FCT299SO |  | S20 |  | IDT74FCT533AJ |  | J20 |  |
| IDT74FCT299D |  | D20 |  | IDT74FCT533ASO |  | S20 |  |
| IDT74FCT299L |  | L20-2 |  | IDT74FCT533AD |  | D20 |  |
|  |  |  |  | IDT74FCT533AL |  | L20-2 |  |
| IDT74FCT373AP | 5.2 | P20 | Com'l. | IDT74FCT533P | 10.0 | P20 |  |
| IDT74FCT373AJ |  | J20 |  | IDT74FCT533J |  | J20 |  |
| IDT74FCT373ASO |  | S20 |  | IDT74FCT533SO |  | S20 |  |
| IDT74FCT373AD |  | D20 |  | IDT74FCT533D |  | D20 |  |
| IDT74FCT373AL |  | L20-2 |  | IDT74FCT533L |  | L20-2 |  |
| IDT74FCT373P | 8.0 | P20 |  |  |  |  |  |
| IDT74FCT373J |  | J20 |  | IDT74FCT534AP | 6.5 | P20 | Com'l. |
| IDT74FCT373SO |  | S20 |  | IDT74FCT534AJ |  | J20 |  |
| IDT74FCT373D |  | D20 |  | IDT74FCT534ASO |  | S20 |  |
| IDT74FCT373L |  | L20-2 |  | IDT74FCT534AD |  | D20 |  |
|  |  |  |  | IDT74FCT534AL |  | L20-2 |  |
| IDT74FCT374AP | 6.5 | P20 | Com'l. | IDT74FCT534P | 10.0 | P20 |  |
| IDT74FCT374AJ |  | J20 |  | IDT74FCT534J |  | J20 |  |
| IDT74FCT374ASO |  | S20 |  | IDT74FCT534SO |  | S20 |  |
| IDT74FCT374AD |  | D20 |  | IDT74FCT534D |  | D20 |  |
| IDT74FCT374AL |  | L20-2 |  | IDT74FCT534L |  | L20-2 |  |
| IDT74FCT374P | 10.0 | P20 |  |  |  |  |  |
| IDT74FCT374J |  | J20 |  | IDT74FCT573AP | 5.2 | P20 | Com'l. |
| IDT74FCT374SO |  | S20 |  | IDT74FCT573AJ |  | J20 |  |
| IDT74FCT374D |  | D20 |  | IDT74FCT573ASO |  | S20 |  |
| IDT74FCT374L |  | L20-2 |  | IDT74FCT573AD |  | D20 |  |
|  |  |  |  | IDT74FCT573AL |  | L20-2 |  |
| IDT74FCT377AP | 7.2 | P20 | Com'l. | IDT74FCT573P | 8.0 | P20 |  |
| IDT74FCT377AJ |  | J20 |  | IDT74FCT573J |  | J20 |  |
| IDT74FCT377ASO |  | S20 |  | IDT74FCT573SO |  | S20 |  |
| IDT74FCT377AD |  | D20 |  | IDT74FCT573D |  | D20 |  |
| IDT74FCT377AL |  | L20-2 |  | IDT74FCT573L |  | L20-2 |  |
| IDT74FCT377P | 13.0 | P20 |  |  |  |  |  |
| IDT74FCT377J |  | J20 |  | IDT74FCT574AP | 6.5 | P20 | Com'l. |
| IDT74FCT377SO |  | S20 |  | IDT74FCT574AJ |  | J20 |  |
| IDT74FCT377D |  | D20 |  | IDT74FCT574ASO |  | S20 |  |
| IDT74FCT377L |  | L20-2 |  | IDT74FCT574AD |  | D20 |  |
|  |  |  |  | IDT74FCT574AL |  | L20-2 |  |
| IDT74FCT521AP | 7.2 | P20 | Com'l. | IDT74FCT574P | 10.0 | P20 |  |
| IDT74FCT521AJ |  | J20 |  | IDT74FCT574J |  | J20 |  |
| IDT74FCT521ASO |  | S20 |  | IDT74FCT574SO |  | S20 |  |
| IDT74FCT521AD |  | D20 |  | IDT74FCT574D |  | D20 |  |
| IDT74FCT521AL |  | L20-2 |  | IDT74FCT574L |  | L20-2 |  |



| ORDER PART <br> NUMBER | SPEED <br> (ns) | PACKAGE <br> TYPE | OPER. <br> TEMP. |
| :---: | :---: | :---: | :---: |
| IDT74FCT864BP | 5.0 | P24-2 |  |
| IDT74FCT864BJ |  | J 28 |  |
| IDT74FCT864BD |  | D24-2 |  |
| IDT74FCT864BL |  | L28-1 |  |



Integrated
Device
Technology



## DATA CONVERSION PRODUCT TABLE OF CONTENTS

CONTENTS PAGE
Data ConversionIDT75C18/286-1
Ordering Information ..... 6-3


## FEATURES:

- Graphics-ready
- Pin-compatible with TRW TDC1018
- 8 bits, 1/2 LSB linearity
- $70,100,125 \mathrm{MHz}$ models available
- ECL-compatible inputs - IDT75C18
- TTL-compatible inputs - IDT75C28
- Ultra-low power dissipation $<400 \mathrm{~mW}$
- Power supply noise rejection > 50dB
- Registered data and video controls
- Differential current outputs
- Flexible video controls
- Inherently low glitch energy
- Multiplying mode capability
- Single 5V power supply
- Available in 24-pin hermetic DIP, 24-pin plastic DIP and 28-pin LCC
- Military product is $100 \%$ screened to MIL-STD-883, Class B


## DESCRIPTION

The IDT75C18/28 are 70/100/125 MegaSample per Second (MSPS), 8-bit Digital to Analog Converters, capable of directly driving a $75 \Omega$ load to standard video levels. Most applications require no extra registering, buffering or deglitching. Four special level controls simplify the interface for video applications. The IDT75C18 has ECL-compatible inputs while the IDT75C28 is TTL-compatible.

The IDT75C18/28 are built using IDT's high-performance CEMOS ${ }^{\text {T }}$ process. On chip data registers and precise matching of propagation delays, as well as an improved segmenting/ decoding architecture, significantly reduce glitch energy. The IDT75C18/28 offer high-performance and ultra-low-power in a 24 -pin hermetic DIP, 24 -pin plastic DIP or 28 -pin LCC.

The IDT75C18 is pin and functionally compatible with the TRW TDC1018, with the advantage of low power due to CMOS processing. Besides providing higher reliability by running cooler, power supply requirements are reduced. Another advantage of the lower power dissipation is that this part may be packaged in a space-saving, cost-effective, 0.3 inch plastic package.

The IDT75C $18 / 28$ Military DACs are $100 \%$ processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



SSD75C18-001

## PIN CONFIGURATIONS




| ORDER PART <br> NUMBER | SPEED <br> (ns) | Icc <br> (mAX.) <br> (mA) | PACKAGE <br> TYPE | OPER. <br> TEMP. |
| :--- | :---: | :---: | :---: | :---: |
| IDT75C18 | Consult Factory |  |  |  |
| Consult Factory |  |  |  |  |
| IDT75C28 |  |  |  |  |

$i$

Integrated
Device
Technology

Subsystems Modules

## SUBSYSTEMS MODULES TABLE OF CONTENTS

CONTENTS PAGE
Subsystems Modules
IDT7MP624
1 Megabit ( $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{Kx4}$ ) Plastic Static RAM Module ..... 7-1
IDT7M134/135 $64 \mathrm{~K}(8 \mathrm{Kx8})$ \& 128 K ( $16 \mathrm{~K} \times 8$ ) Dual-Port RAM Module ..... 7-3
IDT7M136/137 128K ( $16 \mathrm{Kx} \times 8$ ) \& $256 \mathrm{~K}(32 \mathrm{Kx} 8$ ) Dual-Port RAM Module ..... 7-13
IDT7M144/145 $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ \& 128 K ( $16 \mathrm{~K} \times 8$ ) Slave Dual-Port RAM Module ..... 7-15
IDT7M203/204 2 Kx 9 \& $4 \mathrm{Kx9}$ Parallel In-Out FIFO ..... 7-18
IDT7M205/206 $8 \mathrm{Kx9}$ \& 16Kx9 Parallel In-Out FIFO ..... 7-28
IDT7M6241 Megabit ( $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$ ) Static RAM Module7-29
IDT7M656 $256 \mathrm{~K}(16 \mathrm{~K} \times 16,32 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 4$ ) Static RAM Module ..... 7-35
IDT7M812/912 $512 \mathrm{~K}(64 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 9$ ) Static RAM Module ..... 7-41
IDT7M824 1 Megabit ( $128 \mathrm{~K} \times 8$ ) Static RAM Module ..... 7-46
IDT7M856 $256 \mathrm{~K}(32 \mathrm{~K} \times 8$ ) Static RAM Module ..... 7-49
IDT7M864/8M864 64K (8Kx8) Static RAM Module ..... 7-55
IDT8MP624/612 512 K ( $32 \mathrm{~K} \times 16$ ) Plastic Static RAM Module ..... 7-60
IDT8MP656/628 $256 \mathrm{~K}(16 \mathrm{~K} \times 16)$ \& 128 K ( $8 \mathrm{~K} \times 16$ ) Plastic Static RAM Module ..... 7-62
IDT8MP824 1 Megabit ( $128 \mathrm{~K} \times 8$ ) Plastic Static RAM Module ..... 7-64IDT8M624/612
1 Megabit ( $64 \mathrm{~K} \times 16$ ) \& $512 \mathrm{~K}(32 \mathrm{~K} \times 16$ ) Static RAM Module ..... 7-66
IDT8M656/628 256K ( $16 \mathrm{~K} \times 16$ ) \& 128K ( $8 \mathrm{~K} \times 16$ ) Static RAM Module ..... 7-68
IDT8M824 1 Megabit ( $128 \mathrm{~K} \times 8$ ) Static RAM Module ..... 7-75
IDT8M856 256K (32K×8) Static RAM Module ..... 7-77
Ordering Information ..... 7-83


## 1 MEGABIT CMOS STATIC RAM PLASTIC MODULE

## FEATURES:

- High-density 1024K-bit CMOS static RAM module
- Customer-configured to $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$
- Fast access times
-30 ns (max.) over commercial temperature range
- Low-power consumption
-Active: 4.8 W (typ. in $64 \mathrm{~K} \times 16$ organization)
-Standby: 1.6 mW (typ.)
- Utilizes 16 IDT7187 high-performance $64 \mathrm{~K} \times 1$ CMOS static RAMs produced with IDT's advanced CEMOS ${ }^{\text {™ }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Offered in 40-pin, 900 mil center plastic DIP, achieving very high memory density
- Cost-effective plastic surface mounted RAM packages on an epoxy laminate (FR4) substrate


## DESCRIPTION:

The IDT7MP624 is a 1024 K -bit high-speed CMOS static RAM constructed on an epoxy laminate substrate using 16 IDT7187 ( $64 \mathrm{~K} \times 1$ ) static RAMs in plastic surface mount packages. Making four chip select lines available (one for each group of 4 RAMs) allows the user to configure the memory into a $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$ organization. In addition, extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's highperformance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64 K static RAMs available.

The IDT7MP624 is available with access times as fast as 30ns commercial temperature range, with maximum operating power consumption of only 10.5 W (significantly less if organized $128 \mathrm{~K} \times$ 8 or $256 \mathrm{~K} \times 4$ ). The module also offers a standby power mode of 4.4W (max.) and a full standby mode of 1.7 W (max.).

The IDT7MP624 is offered in a high-density $40-\mathrm{pin}, 900 \mathrm{mil}$ center plastic DIP to take full advantage of the compact IDT7187s in plastic surface mount packages.
All inputs and outputs of the IDT7MP624 are TTL-compatible and operate from a single 5 V supply. (NOTE: Both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access times for ease of use.

## FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION


## PIN NAMES

| $A_{0}-A_{15}$ | ADDRESSES |
| :--- | :--- |
| $D_{0}-D_{15}$ | DATA INPUT/OUTPUT |
| $\overline{C S}_{x x}$ | CHIP SELECTS |
| $\overline{\mathrm{WE}}$ | WRITE ENABLE |
| $V_{C C}$ | POWER |
| GND | GROUND |

NOTE:

1. Both GND pins need to be grounded for proper operation.


# CMOS DUAL-PORT RAM MODULE 64K (8K x 8-BIT) \& 128K (16K x 8-BIT) 

## DESCRIPTION:

The IDT7M134/135 are $64 \mathrm{~K} / 128 \mathrm{~K}$-bit high-speed CMOS dualport static RAM modules constructed on a multi-layered ceramic substrate using four IDT7132 2K x 8 dual-port RAMs (IDT7M134) or eight IDT7132 dual-port RAMs (IDT7M135) in leadless chip carriers. Dual-port function is achieved by utilization of the two on-board IDT54/74FCT138 decoder circuits that interpret the higher order addresses $A_{L 11-13}$ and $A_{R 11-13}$ to select one of the eight $2 \mathrm{~K} \times 8$ dual-port RAMs. (On IDT7M134 $8 \mathrm{~K} \times 8$ option, the $A_{L 13}$ and $A_{R 13}$ need to be externally grounded and the selection becomes one of the four $2 \mathrm{~K} \times 8$ dual-port RAMs.) Extremely high speeds are achieved in this fashion due to the use of the IDT7132 dual-port RAM, fabricated in IDT's high-performance CEMOS technology.

The IDT7M134/IDT7M135 provide two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in the memory. The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. The on-chip arbitration logic will determine which port has access and sets the $\overline{B U S Y}$ flag of the delayed port. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address and data. The delayed port will have access when BUSY goes high (inactive).

The IDT7M134/135 are available with access times as fast as 70 ns commercial and 90 ns military temperature range, with operating power consumption of only $2.1 \mathrm{~W} / 3.5 \mathrm{~W}$ (max.). The module also offers a standby power mode of $1.4 \mathrm{~W} / 2.8 \mathrm{~W}$ (max.) and a full standby mode of $660 \mathrm{~mW} / 1.3 \mathrm{~W}$ (max.).

AII IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN NAMES

| LEFT PORT | RIGHT PORT | NAMES |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}}_{\mathrm{L}}$ | $\overline{\mathrm{CE}}_{\text {R }}$ | CHIP ENABLE |
| $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{L}}$ | $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}}$ | READ/WRITE ENABLE |
| $\overline{\mathrm{OE}} \mathrm{L}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | OUTPUT ENABLE |
| $\overline{\mathrm{BUSY}} \mathrm{L}^{\text {L }}$ | $\overline{\text { BUSY }}_{\text {R }}$ | $\overline{\text { BUSY FLAG (OPEN DRAIN) }}$ |
| R330 ${ }_{\text {L }}$ | R $330{ }_{\text {R }}$ | PULL-UP RESISTORS for Open-drain BUSY FLAG option |
| $\mathrm{A}_{0}-\mathrm{A}_{13 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{13 \mathrm{R}}$ | ADDRESS |
| $1 / \mathrm{O}_{0 L^{-1 / O}}$ | $1 / \mathrm{O}_{0 \mathrm{R}^{-1 /}} \mathrm{O}_{7 \mathrm{R}}$ | DATA INPUT/OUTPUT |
| $\mathrm{V}_{\mathrm{CC}}$ |  | POWER |
| GND |  | GROUND |

## NOTES



Both $\mathrm{V}_{\mathrm{CC}}$ pins need to be connected to the 5 V supply, and both GND pins need to be grounded for proper operation.
2. On $8 \mathrm{~K} \times 8$ IDT7M134 option, $A_{13 L}$ and $A_{13 R}$ need to be externally connected to ground for proper operation.

## FUNCTIONAL BLOCK DIAGRAMS

(A) IDT7M135 (16K x 8-BIT)

(B) IDT7M134 (8K x 8-BIT)


## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 8.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5(1)$ | - | 0.8 | V |

NOTE:

1. $V_{I L}=-3.5 V$ for pulse width less than 30 ns .

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7M134S |  |  | IDT7M135S |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
| \| ${ }_{\text {LI }}$ | Input Leakage Current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | - | 15 | - | - | 20 | $\mu \mathrm{A}$ |
| ILol | Output Leakage Current | $\overline{C E}=V_{\text {IH }}, V_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | - | 15 | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.2 | - | 6.0 | 2.2 | - | 6.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -1.0 ${ }^{(2)}$ | - | 0.8 | -1.0(2) | - | 0.8 | V |
| ${ }^{\text {cc }}$ | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{LL}}$, Outputs Open | - | 190 | 380 | - | 320 | 640 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Current (Both Ports Standby) | $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ | - | 130 | 260 | - | 260 | 520 | mA |
| $\mathrm{I}_{\mathrm{SB}_{1}}$ | Standby Current (One Port Standby) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{L}} \text { or } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{H}} \\ & \text { Active Port Outputs Open } \end{aligned}$ | - | 160 | 320 | - | 290 | 580 | mA |
| $\mathrm{ISB}_{2}$ | Full Standby Current (Both Ports Full Standby) | Both Ports <br> $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ <br> $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}$ | - | 4 | $120^{(3)}$ | - | 10 | $240^{(3)}$ | mA |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage ( $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ ) | $\mathrm{I}_{\mathrm{OL}}=3.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 0.4 | - | - | 0.4 | v |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 0.5 | - | - | 0.5 | v |
| $V_{\text {OL }}$ | Open Drain Output Low Voltage ( $\overline{\mathrm{BUSY}}$ ) | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 0.5 | - | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OL}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 | - | - | 2.4 | - | - | v |

## NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{V}_{\mathrm{IL}} \mathrm{min} .=-3.5 \mathrm{~V}$ for pulse width less than 30 ns .
3. $\mathrm{I}_{\mathrm{SB}_{2}}$ max. of IDT7M134/IDT7M135 at commercial temperature $=80 \mathrm{~mA} / 150 \mathrm{~mA}$.

AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | IDT7 <br> IDT7 <br> COM' <br> MIN. | 34S70 <br> 35S70 <br> ONLY <br> MAX. | IDT7M <br> IDT7N <br> MIN. | $\begin{aligned} & 134590 \\ & 135 S 90 \\ & \text { MAX. } \end{aligned}$ | IDT7M <br> IDT7M <br> MIN. | $\begin{gathered} 34 S 100 \\ 35 S 100 \\ \\ \text { MAX. } \end{gathered}$ | IDT7M <br> IDT7M <br> MIN. | $\begin{aligned} & 34 S 120 \\ & 35 S 120 \end{aligned}$ <br> MAX. | $\begin{gathered} \text { IDT7M } \\ \text { IDT7M } \\ \text { MIL. } \\ \text { MIN. } \end{gathered}$ | $\begin{aligned} & 34 S 140 \\ & 35 S 140 \\ & \text { NLY } \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 70 | - | 90 | - | 100 | - | 120 | - | 140 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 70 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| $t_{\text {ACE }}$ | Chip Enable Access Time | - | 70 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| $\mathrm{t}_{\mathrm{AOE}}$ | Output Enable Access Time | - | 40 | - | 45 | - | 50 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {CLZ }}$ | Chip Select to Output in Low Z | 10 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Select to Output in High Z | - | 35 | - | 45 | - | 50 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Enable to Output in High Z | - | 30 | - | 40 | - | 40 | - | 40 | - | 50 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {PU }}$ | Chip Enable to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Disable to Power Down Time | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wC }}$ | Write Cycle Time | 70 | - | 90 | - | 100 | - | 120 | - | 140 | - | ns |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip Selection to End of Write | 60 | - | 80 | - | 95 | - | 110 | - | 120 | - | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to End of Write | 60 | - | 80 | - | 95 | - | 110 | - | 120 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 40 | - | 50 | - | 55 | - | 65 | - | 75 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 5 | - | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Valid to End of Write | 30 | - | 40 | - | 40 | - | 40 | - | 50 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Enable to Output in High Z | - | 35 | - | 40 | - | 40 | - | 40 | - | 40 | ns |
| $\mathrm{t}_{\text {wz }}$ | Write Enabled to Output in High Z | - | 35 | - | 40 | - | 40 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| BUSY TIMING |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 70 | - | 90 | - | 100 | - | 120 | - | 140 | - |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 70 | - | 90 | - | 100 | - | 120 | - | 140 | - |  |
| $t_{B A A}$ | BUSY Access Time to Address | - | 45 | - | 45 | - | 50 | - | 60 | - | 70 | ns |
| $t_{\text {BDA }}$ | $\overline{\text { BUSY }}$ Disable Time to Address | - | 45 | - | 45 | - | 50 | - | 60 | - | 70 | ns |
| $t_{\text {BAC }}$ | $\overline{\text { BUSY }}$ Access Time to Chip Enable | - | 40 | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| $\mathrm{t}_{\text {BDC }}$ | $\overline{\text { BUSY }}$ Disable Time to Chip Enable | - | 35 | - | 35 | - | 50 | - | 60 | - | 70 | ns |
| $t_{\text {BDD }}$ | $\overline{\text { BUSY }}$ Disable to Valid Data | - | 50 | - | 50 | - | 60 | - | 80 | - | 90 | ns |
| $t_{\text {WDD }}$ | Write Pulse to Data Delay | - | 90 | - | 100 | - | 120 | - | 140 | - | 160 | ns |
| $t_{\text {DDD }}$ | Write Data Valid to Read Data Delay | - | 70 | - | 80 | - | 100 | - | 120 | - | 140 | ns |
| $\mathrm{t}_{\text {APS }}$ | Arbitration Priority Set Up Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1, 2, and 3 |



SRD7132-005
Figure 1.
Output Load


SRD7132-006

Figure 2.
Output Load
(for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{O W}$ )
*Including scope and jig.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER(1) | CONDITIONS | 7M134S | 7M135S | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 150 | 180 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 40 | 70 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF READ CYCLE NO. 1 EITHER SIDE( $1,2,6$ )


TIMING WAVEFORM OF READ CYCLE NO. 2 EITHER SIDE(1,3)

timing waveform of write cycle no. 2 EITHER SIDE(4,7)

timing waverorm of write cycle no. 1 EITHER SIDE(4,7)


## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1 CE ARBITRATION

$\overline{C E}_{L}$ VALID FIRST:


SRD7132-012
$\overline{C E}_{\mathbf{R}}$ VALID FIRST:


SRD7132-013

TIMING WAVEFORM OF CONTENTION CYCLE NO. 2 ADDRESS VALID ARBITRATION(5) LEFT ADDRESS VALID FIRST


SRD7132-014

RIGHT ADDRESS VALID FIRST


TIMING WAVEFORM OF READ WITH BUSY(5)


SRD7134-001

## TIMING WAVEFORM OF WRITE WITH BUSY(5)



SRD7134-002

## NOTES:

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.
3. Addresses valid prior to or coincident with $\overline{C E}$ transition low.
4. If $\overline{C E}$ goes high simultaneously with $R / \bar{W}$ high, the outputs remain in the high impedance state.
5. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$.
6. $\overline{O E}=V_{\mathrm{IL}}$.
7. $R / \bar{W}=V_{I H}$ during address transition.
8. Transition is measured at $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 \& 3). This parameter is guaranteed by design, but not tested.
9. For slave port (IDT7M144/IDT7M145) only.
10. Port-to-port delay through RAM cells from writing port to reading port.
11. This parameter guaranteed by design, but not tested.

## FUNCTIONAL DESCRIPTION:

The IDT7M134/IDT7M135 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7M134/ IDT7M135 has an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control $(\overline{O E})$. In the read mode, the port's $\overline{O E}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 10 ns minimum and determine which port has access. In all cases, an active $\overline{B U S Y}$ flag will be set for the delayed port.
The $\overline{B U S Y}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and set the delayed port's $\overline{B U S Y}$ flag. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has $\overline{B U S Y}$ set LOW. The delayed port will have access when BUSY goes inactive.
Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) If the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ for access;
or (2) if the $\overline{C E}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III, Address Arbitration). In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $L \overline{B U S Y}$ while another activates its $R$ $\overline{\mathrm{BUSY}}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the $\overline{B U S Y}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{\mathrm{BUSY}}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{B U S Y}$ from the MASTER.

## TRUTH TABLES

## TABLE I - NON-CONTENTION READ/WRITE CONTROL, LEFT OR RIGHT PORT(1)

| R/W | $\overline{C E}$ | $\overline{\text { OE }}$ | $1 / 0_{0-7}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| X | H | X | Z | Port Disabled and in Power Down Mode, $\mathrm{I}_{\text {SB }}$ |
| X | H | X | Z | $\overline{C E}_{R}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{H}$, Power Down Mode, $\mathrm{I}_{\text {SB }}$ or $\mathrm{I}_{\text {SB2 }}$ |
| L | L | X | DATA $_{\text {IN }}$ | Data on Port Written into Memory ${ }^{(2)}$ |
| H | L | L | DATA OUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

## NOTES:

1. $A_{0 L}-A_{13 L} \neq A_{O R}-A_{13 R}$
2. If $\overline{\mathrm{BUSY}}=\mathrm{L}$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see $t_{\text {WDD }}$ and $t_{D D D}$ timing.
$H=H I G H, L=L O W, X=$ DON'T CARE, $Z=$ HIGH IMPEDANCE

TABLE II - ARBITRATION

| LEFT PORT |  | RIGHT PORT |  | FLAGS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}_{L}$ | $\mathrm{A}_{0 L}-\mathrm{A}_{13 \mathrm{~L}}$ | $\overline{C E}_{\text {R }}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{13 \mathrm{R}}$ | $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\mathrm{BUSY}}_{\text {R }}$ |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\neq \mathrm{A}_{\text {OR }}-\mathrm{A}_{13 \mathrm{R}}$ | L | $\neq \mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{13 \mathrm{~L}}$ | H | H | No Contention |
| ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV10R | L | LV10R | H | L | Left-Port Wins |
| L | RV10L | L | LV10R | L | H | Right-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
|  |  |  |  |  |  |  |
| LL10R | $=A_{O R}-A_{13 R}$ | LL10R | $=A_{O L}-A_{13 L}$ | H | L | Left-Port Wins |
| RL10L | $=A_{O R}-A_{13 R}$ | RL10R | $=A_{0 L}-A_{13 L}$ | L | H | Right-Port Wins |
| LW10R | $=A_{0 R}-A_{13 R}$ | LW10R | $=A_{0 L}-A_{13 L}$ | H | L | Arbitration Resolved |
| LW10R | $=A_{O R}-A_{13 R}$ | LW10R | $=A_{0 L}-A_{13 L}$ | L | H | Arbitration Resolved |

NOTE:
X = DON'T CARE, L = LOW, H = HIGH, Same = Left and Right Addresses match within 10ns of each other.
LV10R $=$ Left Address Valid $\geq 10 \mathrm{~ns}$ before Right Address.
RV10L $=$ Right Address Valid $\geq 10$ ns before Left Address.
LL10R $=$ Left $\overline{C E}=L O W \geq 10 n$ before Right $\overline{C E}$.
RL10L $=$ Right $\overline{C E}=$ LOW $\geq 10$ ns before Left $\overline{C E}$.
LW10R = Left and Right $\overline{C E}=$ LOW within 10ns of each other.


# CMOS DUAL-PORT RAM MODULE 128K (16K x 8-BIT) \& 256K (32K x 8-BIT) 

## FEATURES:

- High-density 128K/256K-bit CMOS dual-port RAM module
- $32 \mathrm{~K} \times 8$ organization (IDT7M137) or $16 \mathrm{~K} \times 8$ option (IDT7M136)
- Low-power consumption
- CEMOS ${ }^{\text {TM }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Battery backup operation -2 V data retention
- Fully asynchronous operation from either port
- Single 5V ( $\pm 10 \%$ ) power supply
- Dual $V_{C C}$ and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Fully static operation
- Modules available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirement


## PIN CONFIGURATION



## DESCRIPTION

The IDT7M136/137 are 128K/256K-bit high-speed CMOS dual-port static RAM modules constructed on a multi-layered ceramic substrate using four IDT7134 4K x 8 dual-port RAMs (IDT7M136) or eight IDT7134 dual-port RAMs (IDT7M137) in leadless chip carriers. Dual-port function is achieved by utilization of the two on-board IDT54/74FCT138 decoder circuits that interpret the higher order addresses $A_{\text {L12-14 }}$ and $A_{R 12-14}$ to select one of the eight $4 \mathrm{~K} \times 8$ dual-port RAMs. (On the IDT7M136 16K x 8 option, the $A_{\text {L14 }}$ and $A_{\text {R14 }}$ need to be externally grounded and the selection becomes one of the four $4 \mathrm{~K} \times 8$ dual-port RAMs.) Extremely high speeds are achieved in this fashion due to the use of the IDT7134 dual-port RAM, fabricated in IDT's high-performance CEMOS technology.

The IDT7M136/137s provides two ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in the memory. The IDT7M136/137s are designed to be used in systems where on-chip hardware port arbitration is not needed. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M136/136s are available with access times as fast as 60 ns commercial and 80 ns military temperature ranges, with operating power consumption of only $2.1 \mathrm{~W} / 3.5 \mathrm{~W}$ (max.). The modules also offer a standby power mode of $1.4 \mathrm{~W} / 2.8 \mathrm{~W}$ (max.) and full standby mode of $660 \mathrm{~mW} / 1.3 \mathrm{~W}$ (max.).

All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN NAMES

| LEFT PORT | RIGHT PORT | NAMES |
| :--- | :--- | :--- |
| $\overline{C E}_{L}$ | $\overline{C E}_{R}$ | CHIP ENABLE |
| $R / \bar{W}_{L}$ | $R / \bar{W}_{R}$ | READ/WRITE ENABLE |
| $\overline{O E}_{L}$ | $\overline{O E}_{R}$ | OUTPUT ENABLE |
| $A_{O L-14 L}$ | $A_{0 R-14 R}$ | ADDRESS |
| $1 / O_{O L-7 L}$ | $1 / O_{O R-7 R}$ | DATA INPUT/OUTPUT |
| $V_{C C}$ |  | POWER |
| GND |  | GROUND |

## NOTES:

1. Both $V_{C C}$ pins need to be connected to the 5 V supply, and both GND pins need to be grounded for proper operation.
2. On $16 \mathrm{~K} \times 8$ IDT 7 M 136 option, $\mathrm{A}_{14 \mathrm{~L}}$ and $\mathrm{A}_{14 \mathrm{R}}$ need to be externally connected to ground for proper operation.

FUNCTIONAL BLOCK DIAGRAM
(A) IDT7M137 (32K x 8-BIT)

(B) IDT7M136 (16K x 8-BIT)



CMOS SLAVE DUAL-PORT RAM MODULE 64K (8K x 8-BIT) \& 128K (16K x 8-BIT)

PRELIMINARY IDT7M144S IDT7M145S

## FEATURES:

- High-density $64 \mathrm{~K} / 128 \mathrm{~K}$-bit CMOS slave dual-port RAM module
- Easily expands data bus width to 16-or-more-bits when used with master IDT7M134 or IDT7M135
- $16 \mathrm{~K} \times 8$ organization (IDT7M145) or $8 \mathrm{~K} \times 8$ option (IDT7M144)
- High-speed access
-Military: 90/100/120/140ns (max.)
—Commercial: 70/90/100/120ns (max.)
- Low-power operation
-Active: 950 mW (typ.) (IDT7M144)
—Standby: 20mW (typ.) (IDT7M144)
- BUSY input flags
- Fully asynchronous operation from either port
- Fully static operation
- Dual $V_{C C}$ and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Single 5V ( $\pm 10 \%$ ) power supply
- Modules available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B


## PIN CONFIGURATION



## DESCRIPTION:

The IDT7M144/145 are $64 \mathrm{~K} / 128 \mathrm{~K}$-bit high-speed CEMOS ${ }^{\text {m }}$ SLAVE dual-port static RAM modules constructed on a multilayered, co-fired, ceramic substrate using four IDT7142 2K x 8 slave dual-port RAMs (IDT7M144) or eight IDT7142 slave dualport RAMs (IDT7M145) in leadless chip carriers. Dual-port function is achieved by utilization of the two on-board IDT54/74FCT138 decoder circuits that interpret the higher order addresses $A_{L 11-13}$ and $A_{R 11-13}$ to select one of the eight $2 \mathrm{~K} \times 8$ dual-port RAMs. (On IDT7M144 8K $\times 8$ option, the $A_{L 13}$ and $A_{R 13}$ need to be externally grounded and the selection becomes one of the four $2 \mathrm{~K} \times 8$ dual-port RAMs.)

The IDT7M144/145 are designed as "SLAVE" dual-port RAM modules to be used together with the IDT7M134/135 "MASTER" dual-port RAM modules in 16-or-more-bit systems; whereas, the IDT7M134/135 are designed to be used as stand-alone 8-bit dual-port RAM modules. Using the IDT MASTER/SLAVE dualport RAM module approach in 16-or-more-bit memory system applications results in full speed operation without the need for additional discrete logic.

Both SLAVE IDT7M144/145 and MASTER IDT7M134/135 modules provide two ports with separate control, address and 1/O pins that permit independent asynchronous access for reads or writes to any location in the memory. The $\overline{\mathrm{BUSY}}$ flags are provided for the situation when both ports simultaneously access the same memory location. $\overline{\mathrm{BUSY}}$ is set at speeds that permit the processor to hold the operation and its respective address and data. The delayed port will have access when BUSY goes high (inactive). The $\overline{B U S Y}$ pins are outputs on the MASTER and inputs on the SLAVE.

## PIN NAMES

| LEFT PORT | RIGHT PORT | NAMES |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}}_{\mathrm{L}}$ | $\overline{\mathrm{CE}}_{R}$ | CHIP ENABLE |
| $\mathrm{R} / \bar{W}_{L}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | READ/WRITE ENABLE |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | OUTPUT ENABLE |
| $\overline{B U S Y}_{L}$ | $\overline{\mathrm{BUSY}}_{\mathrm{R}}$ | BUSY FLAG |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{13 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{~A}^{-}} \mathrm{A}_{13 \mathrm{R}}$ | ADDRESS |
| $1 / \mathrm{O}_{0 L}-1 / \mathrm{O}_{7 L}$ | $1 / O_{0 R}-1 / O_{7 R}$ | DATA INPUT/OUTPUT |
| $\mathrm{V}_{\mathrm{CC}}$ |  | POWER |
| GND |  | GROUND |

## NOTES:

1. Both $V_{C C}$ pins need to be connected to the 5 V supply, and both GND pins need to be grounded for proper operation.
2. On $8 \mathrm{~K} \times 8$ IDT7M134 option, $A_{13 L}$ and $A_{13 R}$ need to be externally connected to ground for proper operation.
3. IDT7M134/135 (MASTER): $\overline{\text { BUSY }}$ is open drain output and requires pull up resistor. IDT7M144/145 (SLAVE): $\overline{\mathrm{BUSY}}$ is input.

## FUNCTIONAL BLOCK DIAGRAMS

(A) IDT7M145 (16K x 8-BIT)

(B) IDT7M144 (8K x 8-BIT)

(GROUND $A_{13 L}$ AND $A_{13 R}$ EXTERNALLY)

## DC ELECTRICAL CHARACTERISTICS

## OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

(DC electricals for the IDT7M144/IDT7M145 SLAVE Dual-Port are identical to the IDT7M134/IDT7M135 MASTER Dual-Port. Reference the IDT7M134/ IDT7M135 CMOS Dual-Port RAM data sheet.)

## AC ELECTRICAL CHARACTERISTICS

OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
(AC electricals for the IDT7M144/IDT7M145 SLAVE Dual-Port are identical
to the IDT7M134/IDT7M135 MASTER Dual-Port except where noted below.)

| SYMBOL | PARAMETER | IDT7M144S70 <br> IDT7M145S70 <br> COM'L. ONLY <br> MIN. MAX. | IDT7M144S90 IDT7M145S90 |  | IDT7M144S100 IDT7M145S100 |  | IDT7M144S120 IDT7M145S120 |  | $\begin{aligned} & \text { IDT7M144S140 } \\ & \text { IDT7M145S140 } \\ & \text { MIL. ONLY } \\ & \text { MIN. MAX. } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {WP }}$ | Write Pulse Width | 40 - | 50 | - | 60 | - | 70 | - | 80 | - | ns |
| ${ }_{\text {w }}^{\text {WB }}$ | Write to BUSY | -10 | -10 | - | -10 | - | -10 | - | -10 | - | ns |
| $t_{\text {WH }}$ | Write Hold after $\overline{\text { BUSY }}$ | 20 - | 20 | - | 20 | - | 20 | - | 20 | - | ns |

16-BIT MASTER/SLAVE DUAL PORT MEMORY SYSTEM


NOTE:

1. No arbitration in IDT7M144/IDT7M145 (SLAVE): $\overline{\text { BUSY }}$ IN inhibits write in IDT7M144/IDT7M145.

CMOS PARALLEL IN-OUT FIFO MODULE IDT7M203S
IDT7M204S $2 \mathrm{~K} \times 9$-BIT \& 4K x 9-BIT

## FEATURES:

- First-In, First-Out memory module
- 2K x 9 organization (IDT7M203S)
- 4K x 9 organization (IDT7M204S)
- Low-power consumption
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Single 5V ( $\pm 10 \%$ ) power supply
- Master/slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and full warning flags
- High-performance CEMOS ${ }^{\text {TM }}$ technology
- Pin compatible with IDT7201 and Mostek MK4501, but with four times word depth (IDT7M203S) or eight times (IDT7M204S)
- Module available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B


## PIN CONFIGURATION



## PIN NAMES

| $\overline{\mathrm{W}}=$ WRITE | $\overline{\overline{F L}}=$ <br> FIRST LOAD | $\begin{aligned} & \overline{\mathrm{XI}}= \\ & \text { EXPANSION IN } \end{aligned}$ | $\overline{\mathrm{EF}}=$ <br> EMPTY FLAG |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{\mathrm{R}}= \\ & \text { READ } \end{aligned}$ | $\begin{aligned} & D= \\ & \text { DATA IN } \end{aligned}$ | $\overline{\mathrm{XO}}=$ <br> EXPANSION OUT | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}= \\ & 5 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{RS}}=$ RESET | $\begin{aligned} & Q= \\ & \text { DATA OUT } \end{aligned}$ | $\overline{\mathrm{FF}}=$ <br> FULL FLAG | GND = GROUND |

## DESCRIPTION:

The IDT7M203/204 are FIFO memory modules that utilize a special First-In, First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.
The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ $(\bar{R})$ pins. The device has a read/write cycle time of $65 \mathrm{~ns}(15 \mathrm{MHz})$ for commercial and 70 ns ( 14 MHz ) for military temperature ranges.
The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.
The IDT7M203/204 are constructed on a multi-layered ceramic substrate using four IDT7201 (512x9) or four IDT7202 (1Kx9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7201s and IDT7202s fabricated in IDT's high-performance CEMOS technology.

IDT's military FIFO modules have semiconductor components $100 \%$ processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to $+85^{\circ}$ | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 4.0 | 4.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect reliability

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}(1)$ | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )


## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$
2. $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}$.
3. $I_{C C}$ measurements are made with outputs open.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 40 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## AC CHARACTERISTICS(1)

$\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | $\begin{aligned} & \text { 7M203/4S40 } \\ & \text { COM'L. ONLY } \\ & \text { MIN. MAX. } \end{aligned}$ |  | 7M203/4S50 MIN. MAX. |  | 7M203/4S55 <br> MIN. MAX. |  | 7M203/4S65 <br> MIN. MAX. |  | $\begin{aligned} & \text { 7M203/4S100 } \\ & \text { MIN. MAX. } \end{aligned}$ |  | 7M203/4S140 MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 50 | - | 65 | - | 70 | - | 85 | - | 125 | - | 165 | - | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time | - | 40 | - | 50 | - | 55 | - | 65 | - | 100 | - | 140 | ns |
| $\mathrm{t}_{\mathrm{RR}}$ | Read Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 25 | - | 25 | - | ns |
| $t_{\text {RPW }}$ | Read Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 55 | - | 65 | - | 100 | - | 140 | - | ns |
| $t_{\text {RLZ }}$ | Read Pulse Low to Data Bus at Low Z(3) | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {WLZ }}$ | Write Pulse High to Data Bus at Low $Z^{(3,4)}$ | 10 | - | 15 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| ${ }^{t} \mathrm{DV}$ | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{RHZ}}$ | Read Pulse High to Data Bus at High Z ${ }^{(3)}$ | - | 25 | - | 30 | - | 30 | - | 35 | - | 40 | - | 50 | ns |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 50 | - | 65 | - | 70 | - | 85 | - | 125 | - | 165 | - | ns |
| ${ }^{\text {w }}$ WW | Write Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 55 | - | 65 | - | 100 | - | 140 | - | ns |
| ${ }_{\text {t }}^{\text {WR }}$ | Write Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 25 | - | 25 | - | ns |
| $t_{\text {DS }}$ | Data Setup Time | 20 | - | 25 | - | 30 | - | 40 | - | 50 | - | 50 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 50 | - | 65 | - | 70 | - | 85 | - | 125 | - | 165 | - | ns |
| $\mathrm{t}_{\text {RS }}$ | Reset Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 55 | - | 65 | - | 100 | - | 140 | - | ns |
| $t_{\text {RSR }}$ | Reset Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 25 | - | 25 | - | ns |
| $\mathrm{t}_{\text {EFL }}$ | Reset to Empty Flag Low | - | 45 | - | 65 | - | 70 | - | 85 | - | 125 | - | 165 | ns |
| $\mathrm{t}_{\text {REF }}$ | Read Low to Empty Flag Low | - | 45 | - | 50 | - | 55 | - | 60 | - | 95 | - | 135 | ns |
| $t_{\text {RFF }}$ | Read High to Full Flag High | - | 45 | - | 50 | - | 55 | - | 60 | - | 95 | - | 135 | ns |
| $t_{\text {WEF }}$ | Write High to Empty Flag High | - | 45 | - | 50 | - | 55 | - | 60 | - | 95 | - | 135 | ns |
| $\mathrm{t}_{\text {WFF }}$ | Write Low to Full Flag Low | - | 45 | - | 50 | - | 55 | - | 60 | - | 95 | - | 135 | ns |

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

## NOTE:

Generating $\bar{R} / \bar{W}$ Signals - When using these high-speed FIFO devices, it is necessary to have clean inputs on the $\overline{\mathrm{R}}$ and $\bar{W}$ signals. It is important to not have glitches, spikes or ringing on the $\bar{R}, \bar{W}$ lines (violates the $V_{I H}, V_{I L}$ requirements); although the minimum pulse width low for the $\bar{R}$ and $\bar{W}$ are specified in tens of nanosecond, a glitch of 5 ns can affect the read or write pointer and cause it to increment.


SSD7M203-003
*Includes jig and scope capacitances.

Figure 1. Output Load.

## SIGNAL DESCRIPTIONS:

## INPUTS:

DATA IN (D0-D8)
Data inputs for 9-bit wide data.

## CONTROLS:

## RESET ( $\overline{\mathrm{RS}})$

Reset is accomplished whenever the RESET ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE $(\overline{\mathrm{R}})$ and WRITE ENABLE $(\overline{\mathrm{W}})$ inputs must be in the high state during the window shown in Figure 2: i.e., $t_{R P W}$ or $t_{\text {WPW }}$ before the rising edge of $\overline{R S}$, and $\bar{W}$ should not change until $t_{R S R}$ after the rising edge of $\overline{R S}$.

## WRITE ENABLE ( $\overline{\mathbf{W}}$ )

A write cycle is initiated on the falling edge of this input if the FULL FLAG ( $\overline{\mathrm{FF}}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the WRITE ENABLE $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

To prevent data overflow, the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG ( $\overline{\mathrm{FF}}$ ) will go high after $t_{\text {RFF }}$, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathbf{R}}$ )

A read cycle is initiated on the falling edge of the READ ENABLE $(\bar{R})$ provided the EMPTY FLAG $(\overline{\mathrm{EF}})$ is not set. The data is accessed on a First-In, First-Out basis independent of any ongoing write operations. After READ ENABLE $(\bar{R})$ goes high, the data outputs (Q0 through Q8) will return to a high impedance condition until the next READ operation. When all the data has
been read from the FIFO, the EMPTY FLAG ( $\overline{\mathrm{EF}}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG ( $\overline{E F}$ ) will go high after $t_{\text {WEF }}$, and a valid READ can then begin. When the FIFO is empty, the internal read pointer is blocked from $\bar{R}$; so external changes in $\bar{R}$ will not affect the FIFO when it is empty.

## FIRST LOAD ( $\overline{\mathrm{FL}}$ )

This pin is grounded to indicate that it is the first device. In the multiple mode (depth expansion mode) application, this pin on the rest of the devices should connect to $V_{C C}$ for proper operation.

## EXPANSION IN ( $\overline{\mathrm{XI}})$

EXPANSION IN $(\overline{\mathrm{XI}})$ is connected to EXPANSION OUT $(\overline{\mathrm{XO}})$ of the previous (in depth expansion) or same device for proper application.

## OUTPUTS:

## FULL FLAG ( $\overline{\text { FF }}$ )

The FULL FLAT ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indiciating that the device is full. If the read pointer is not moved after RESET ( $\overline{\mathrm{RS}}$ ), the FULL FLAG $(\overline{\mathrm{FF}})$ will go low after 2048 writes for the IDT7M203 and 4096 writes for the IDT7M204.

## EXPANSION OUT ( $\overline{\text { XO }}$ )

EXPANSION OUT $(\overline{\mathrm{XO}})$ is connected to the EXPANSION IN ( $\overline{\mathrm{XI}})$ of the same device (single device mode) or the EXPANSION IN $\overline{(\overline{X I})}$ of the next device (multiple device, depth expanion mode) for proper operation. This output acts as a signal to the next device by providing a pulse to the next device when the current device reaches the last location of memory.

## DATA OUTPUTS (Q0-Q8)

Data outputs for 9-bit wide data. This output is in a high impedance condition whenever READ $(\overline{\mathrm{R}})$ is in a high state.


[^18]Figure 2. Reset


SSD7M203-005
Figure 3. Asynchronous Write and Read Operation


SSD7M203-006
Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write
$t_{\text {rPE }}$ : EFFECTIVE READ PULSE WIDTH AFTER EMPTY FLAG HIGH


NOTE:

1. $\left(t_{\text {RPE }}=t_{\text {RPW }}\right)$

SSD7M203-008
Figure 6. Empty Flag Timing


SSD7M203-009
Figure 7. Full Flag Timing

## OPERATING MODES:

 SINGLE DEVICE MODEA single IDT7M203/IDT7M204 may be used when the application requirements are for 2048/4096 words or less. The IDT7M203/IDT7M204 is a Single Device Configuration when the EXPANSION IN ( $\overline{\mathrm{XI}})$ control input is connected to the EXPANSION OUT ( $\overline{\mathrm{XO}}$ ) of the device and the FIRST LOAD ( $\overline{\mathrm{FL}}$ ) control pin is grounded (see Figure 8).

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ ) can be detected from any one device. Figure 9 demonstrates an 18 -bit word width by using two IDT7M203/ IDT7M204s. Any word width can be attained by adding additional IDT7M203/IDT7M204s.

EXPANSION OUT ( $\overline{\mathbf{X O}}$ )


SSD7M203-010
Figure 8. Block Diagram of Single IDT7M203/IDT7M204 FIFO

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT7M203/IDT7M204 can easily be adapted to applications when the requirements are for greater than 2048/4096 words. Figure 10 demonstrates Depth Expansion using three IDT7M203/IDT7M204s. Any depth can be attained by adding additional IDT7M203/IDT7M204s. The IDT7M203/IDT7M204 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the FIRST LOAD ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The EXPANSION OUT $(\overline{\mathrm{XO}})$ pin of each device must be tied to the EXPANSION IN ( $\overline{\mathrm{XI}})$ pin of the next device. See Figure 10.
4. External logic is needed to generate a composite FULL FLAG ( $\overline{\mathrm{FF}}$ ) and EMPTY FLAG ( $\overline{\mathrm{EF}}$ ). This requires the ORing of all $\overline{\mathrm{EF}}$ s and ORing of all $\overline{\mathrm{FF}}$ (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 10.

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays. (See Figure 11.)

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7M203/IDT7M204s as is shown in Figure 12. Care must be taken to assure that the appropriate flag
is monitored by each system (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted with the IDT7M203/IDT7M204: a read flow-through and write flowthrough mode. For the read flow-through mode (Figure 13), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $t_{\text {WEF }}{ }^{+}$ $t_{A}$ )ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a three-state mode after $t_{\text {RHZ }} \mathrm{ns}$. The $\overline{E F}$ line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that $\bar{R}$ was low, more words can be written to the FIFO (the subsequent writes after the first write edge would deassert the empty flag); however, the same word (written on the first edge), presented to the output bus as the read pointer, would not be incremented when $\bar{R}$ is low. On toggling $\overline{\mathrm{R}}$, the other words that were written to the FIFO will appear on the output bus as in the read cycle timings.
In a write flow-through mode (Figure 14), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\bar{R}$ line causes the $\overline{\mathrm{FF}}$ to be deasserted, but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, a new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data in the FIFO and increment the write pointer.


Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 9. Block Diagram of 2048x18/4096x 18 FIFO Memory
Used in Width Expansion Mode

## TABLE I - RESET -

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| MODE | INPUT |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | Read Pointer | Write Pointer | $\overline{\text { EF }}$ |  |  |
| Reset | 0 | Location Zero | Location Zero | 0 | $\mathbf{F}$ |  |
| Read/Write | 1 | Increment $^{(1)}$ | Increment $^{(1)}$ | $\mathbf{X}$ |  |  |

## NOTE:

1. Pointer will increment if flag is high.

## TABLE II - RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{F L}}$ | $\overline{\mathbf{X}}$ | Read Pointer | Write Pointer | $\overline{\mathbf{E F}}$ | $\overline{\mathbf{F F}}$ |
| Reset-First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

notes:

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 10.
$\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}}=$ First Load, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.


Figure 10. Block Diagram of 6144x9/12288x9 FIFO Memory (Depth Expansion)


SSD7M203-013

## NOTES:

1. For depth expansion block see DEPTH EXPANSION Section and Figure 10
2. For flag detection see WIDTH expansion Section and Figure 9.

Figure 11. Compound FIFO Expansion


SSD7M203-014
Figure 12. Bidirectional FIFO Mode


NOTE:
SSD7M203-015
( $T_{\text {RPE }}=T_{\text {RPW }}$ )
Figure 13. Read Data Flow-Through Mode


NOTE:
SSD7M203-016
( $\mathrm{T}_{\text {WPF }}=\mathrm{T}_{\text {WPW }}$ )
Figure 14. Write Data Flow-Through Mode

## FEATURES:

- First-In, First-Out memory module
- $8 \mathrm{~K} \times 9$ organization (IDT7M205)
- $16 \mathrm{~K} \times 9$ organization (IDT7M206)
- Low power consumption
-Active: 900 mW (typ.)
-Power Down: 50 mW (typ.)
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Single 5V ( $\pm 10 \%$ ) power supply
- Master/slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and full warning flags
- High-performance CEMOS ${ }^{\text {TM }}$ technology
- Pin compatible with IDT7201 and Mostek MK4501, but with 16 times word depth (IDT7M205) or 32 times (IDT7M206)
- Module available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B


## PIN CONFIGURATION



SSD7M203-001
DIP
TOP VIEW

## PIN NAMES

| $\bar{W}=$ <br> WRITE | $\begin{aligned} & \overline{\overline{F L}}= \\ & \text { FIRST LOAD } \end{aligned}$ | $\overline{\overline{X I}}=$ <br> EXPANSION IN | $\overline{\mathrm{EF}}=$ <br> EMPTY FLAG |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \bar{R}= \\ & \text { READ } \end{aligned}$ | $\begin{aligned} & D= \\ & \text { DATA IN } \end{aligned}$ | $\begin{aligned} & \overline{X O}= \\ & \text { EXPANSION } \\ & \text { OUT } \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}= \\ 5 \mathrm{~V} \end{gathered}$ |
| $\begin{aligned} & \overline{\mathrm{RS}}= \\ & \text { RESET } \end{aligned}$ | $Q=$ <br> DATA OUT | $\begin{aligned} & \overline{\mathrm{FF}}= \\ & \text { FULL FLAG } \end{aligned}$ | GND $=$ GROUND |

## DESCRIPTION:

The IDT7M205/206 are FIFO memory modules constructed on a multi-layered ceramic substrate using four IDT7203 ( $2 \mathrm{~K} \times 9$ ) or four IDT7204 (4K x 9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7203s and IDT7204s fabricated in IDT's high-performance CEMOS technology. These devices utilize a special First-In, First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ $(\bar{R})$ pins. The devices have a read/write cycle time of $75 \mathrm{~ns}(13 \mathrm{MHz})$ for commercial and 80 ns $(12.5 \mathrm{MHz})$ for military temperature ranges.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's military FIFO modules have semiconductor components $100 \%$ processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## FEATURES:

- High-density 1024K-bit CMOS static RAM module
- Customer-configured to $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$
- Fast access times
-Military: 45ns (max.)
- Commercial: 30ns (max.)
- Low power consumption
- Active 4.8 W (typ. in $64 \mathrm{~K} \times 16$ organization)
- Standby: 1.6mW (typ.)
- Utilizes 16 IDT7187 high-performance $64 \mathrm{~K} \times 1$ CMOS static RAMs produced with IDT's advanced CEMOS'm technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in 40-pin, 900 mil center sidebraze DIP, achieving very high memory density
- Pin compatible with IDT7M656 (256K RAM module)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Dual GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements


## DESCRIPTION:

The IDT7M624 is a 1024 K -bit high-speed CMOS static RAM constructed on a multi-layered ceramic substrate using 16 IDT7187 ( $64 \mathrm{~K} \times 1$ ) static RAMs in leadless chip carriers. Making four chip select lines available (one for each group of 4 RAMs) allows the user to configure the memory into a $64 \mathrm{~K} \times 16,128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$ organization. In addition, extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's highperformance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64 K static RAMs available.
The IDT7M624 is available with access times as fast as 30 ns commercial and 45 ns military temperature range, with maximum operating power consumption of only 10.7 W (significantly less if organized $128 \mathrm{~K} \times 8$ or $256 \mathrm{~K} \times 4$ ). The module also offers a standby power mode of 4.5 W (max.) and a full standby mode of 1.7 W (max.).
The IDT7M624 is offered in a 40-pin, 900 mil center sidebraze DIP to take advantage of the compact IDT7187s in leadless chip carriers.
All inputs and outputs of the IDT7M624 are TTL-compatible and operate from a single 5 V supply. (NOTE: Both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access times for ease of use.
All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



PIN NAMES

| $A_{0-16}$ | Addresses |
| :--- | :--- |
| $1 / O_{1-8}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |

NOTE:

1. Both GND pins need to be grounded for proper operation.


## FUNCTIONAL BLOCK DIAGRAM

## ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 8 | 8 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5(1)$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{lL}}=-3.0 \mathrm{~V}$ for puise width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7M624S |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP(1) | MAX. |  |
| $\left\|I_{\text {LI }}\right\|$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 20 | $\mu \mathrm{A}$ |
| $\left\|I_{\text {LO }}\right\|$ | Output Leakage Current | $\begin{aligned} & V_{C C}=5.5 \mathrm{~V}, \\ & C S_{X X}=V_{1 H}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | - | - | 20 | $\mu \mathrm{A}$ |
| ${ }^{\text {ccxi6 }}$ | Operating Current in X16 mode | $\begin{aligned} & \overline{\mathrm{CS}}_{\mathrm{xx}}=\mathrm{V}_{\mathrm{LL}} \text {, Output Open } \\ & \mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f} \text { Max. } \end{aligned}$ | - | 960 | 1950 | mA |
| $\mathrm{I}_{\text {CCX8 }}$ | Operating Current in X 8 mode | $\overline{\mathrm{CS}}_{\mathrm{xx}}=\mathrm{V}_{\mathrm{I}}$, Output Open Min. Duty Cycle $=100 \%$ | - | 720 | 1380 | mA |
| $\mathrm{I}_{\mathrm{CCX}}{ }_{4}$ | Operating Current in X4 mode | $\overline{\mathrm{CS}}_{\mathrm{xx}}=\mathrm{V}_{\mathrm{IL}}$, Output Open Min. Duty Cycle $=100 \%$ | - | 600 | 1100 | mA |
| $I_{\text {SB }}$ | Standby Power Supply Current | $\overline{\mathrm{CS}}_{\mathrm{xx}} \geq \mathrm{V}_{\mathrm{IH}}$, (TTL Level), $V_{C C}=5.5 \mathrm{~V}$, Output Open | - | 480 | 820 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}}_{\mathrm{xx}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \text { (CMOS Level) } \end{aligned}$ | - | 0.32 | 320(2) | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OL}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 | - | - | V |

## NOTES:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. $\mathrm{I}_{\mathrm{SB} 1} \mathrm{max}$. at commercial temperature $=\mathbf{2 4 0} \mathrm{mA}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $\left.t_{O W}\right)$
*Including scope and jig.

AC CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | IDT7M624S30 COM'L ONLY MIN. MAX. |  | IDT7M624S45 <br> MIN. MAX. |  | IDT7M624S55 MIN. MAX. |  | IDT7M624S65 MIN. MAX. |  | IDT7M624S85 MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 30 | - | 45 | - | 55 | - | 65 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 30 | - | 45 | - | 55 | - | 65 | - | 85 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Access Time | - | 30 | - | 45 | - | 55 | - | 65 | - | 85 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{LZ}}$ | Chip Selection to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{H Z}$ | Chip Deselection to Output in High Z | - | 25 | - | 30 | - | 30 | - | 30 | - | $4 v$ | ns |
| $t_{\text {PU }}$ | Chip Selection to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Selection to Power Down Time | - | 30 | - | 35 | - | 35 | - | 35 | - | 40 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wC }}$ | Write Cycle Time | 30 | - | 45 | - | 55 | - | 65 | - | 85 | - | ns |
| $\mathrm{t}_{\mathrm{cW}}$ | Chip Selection to End of Write | 25 | - | 40 | - | 50 | - | 55 | - | 65 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 25 | - | 40 | - | 50 | - | 55 | - | 65 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 3 | - | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 20 | - | 25 | - | 25 | - | 30 | - | 35 | - | ns |
| $t_{\text {DH }}$ | Data Hold Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {wz }}$ | Write Enable to Output in High Z | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| tow | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{1}^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO.2 ${ }^{(1,3)}$


NOTES:

1. $\overline{W E}$ is high for READ cycle.
2. $\overline{\mathrm{CS}}_{\mathrm{xx}}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{\mathrm{Xx}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transititioning address.

TIMING WAVEFORM OF WRITE CYCLE NO.1 (信E CONTROLLED)(1)


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED)(1)



NOTES:

1. $\overline{\mathrm{CS}}_{\mathrm{xx}}$ or $\overline{\mathrm{WE}}$ must be high during address transitions.
2. If $\overline{\mathrm{CS}}_{\mathrm{xx}}$ goes high simultaneously with $\overline{\mathrm{WE}}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}_{\mathbf{x x}}$ | $\overline{\mathbf{W E}}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | X | High Z | Standby |
| Read | L | H | D Out | Active |
| Write | L | L | High Z | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER ${ }^{(1)}$ | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 130 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 35 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## IDT7M624

64K x 16 CONFIGURATION


## NOTE:

All chips selects tied together since, in a by 16 configuration, all chips are either on or off.

## IDT7M624

128K x 8 CONFIGURATION

NOTE:


The chip selects are tied together in groups of two. The decoder uses the new higher order address pin ( $A_{16}$ ) to determine which of the two banks of memory are enabled.

## IDT7M624

256K x 4 CONFIGURATION


NOTE:
Each chip select is now controlled by the two higher order address pins $A_{16}$ and $A_{17}$.


## 256K CMOS STATIC RAM MODULE

## FEATURES:

- High-density 256K-bit CMOS static RAM Module
- Customer-configured to $16 \mathrm{~K} \times 16,32 \mathrm{Kx} 8$ or $64 \mathrm{~K} \times 4$
- Fast access times
-Commercial - 25ns
-Military - 35ns
- Low-power consumption
-Active: 3.2 W (typ.) (in $16 \mathrm{~K} \times 16$ organization)
-Standby: 0.16 mW (typ.)
- Utilizes 16 IDT6167s - high-performance $16 \mathrm{~K} \times 1 \mathrm{CMOS}$ static RAMs produced with IDT's advanced CEMOS ${ }^{\text {m }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in 40-pin, 900 mil center sidebraze DIP, achieving very high memory density
- Single 5 V ( $\pm 10 \%$ ) power supply
- Dual $V_{C c}$ and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Module available with components $100 \%$ screened to MIL-STD-883, Class B


## PIN CONFIGURATION



* Both $\mathrm{V}_{\mathrm{CC}}$ pins need to be connected to the 5V Supply, and both GND pins need to be grounded for proper operation.
PIN NAMES

| $A_{x x}$ | ADDRESSES | $D_{x x}$ | DATA IN/OUT |
| :--- | :--- | :--- | :--- |
| $\overline{C S}_{x x}$ | CHIP SELECTS | $V_{C C}$ | POWER |
| $\overline{W E}_{x x}$ | WRITE ENABLES | GND | GROUND |

## DESCRIPTION:

The IDT7M656 is a 256K-bit high-speed CMOS static RAM constructed on a multilayered ceramic substrate using 16 IDT6167 (16Kx1) static RAMs in leadless chip carriers. Making 4 chip select lines available (one for each group of 4 RAMs) allows the user to configure the memory into a $16 \mathrm{~K} \times 16,32 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 4$ organization. In addition, extremely high speeds are achievable by the use of IDT6167s fabricated in IDT's high-performance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides some of the fastest 16 K static RAMs available.

The IDT7M656 is available with access times as fast as 25 ns commercial and 35 ns military temperature range, with maximum operating power consumption of only 7.0W (significantly less if organized $32 \mathrm{~K} \times 8$ or $64 \mathrm{~K} \times 4$ ). The RAM Module also offers a maximum standby power mode of 2.2 W and a maximum full standby mode of 82.5 mW .
The IDT7M656 is offered in a high-density 40-pin, 900 mil center sidebraze DIP to take full advantage of the compact IDT6167s in leadless chip carriers.
All inputs and outputs of the IDT7M656 are TTL-compatible and operate from a single 5 V supply. (NOTE: Both $\mathrm{V}_{\mathrm{CC}}$ pins need to be connected to the 5 V supply and both GND pins need to be grounded for proper operation.) Full asyncronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.
AIIIDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {T }}$ | Power Dissipation | 8.0 | 8.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING

 CONDITIONS( $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{I L} \min =-1.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | IDT7M656L TYP. MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\\|_{L I}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - 20 | $\mu \mathrm{A}$ |
| $\mid \mathrm{l}_{\mathrm{LO}} \mathrm{l}$ | Output Leakage Current | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ccx16 }}$ | Operating Current in X16 mode | $\overline{\mathrm{CS}}_{\mathrm{XX}}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}$ Max. | - | 6401280 | mA |
| $\mathrm{I}_{\text {CCX8 }}$ | Operating Current in $\mathrm{X8}$ mode | $\overline{\mathrm{CS}}_{\mathrm{XX}}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}$ Max. | - | 420840 | mA |
| $\mathrm{I}_{\text {CCX4 }}$ | Operating Current in X 4 mode | $\overline{C S}_{X X}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}$ Max. | - | $310 \quad 620$ | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{\mathrm{CS}}_{\mathrm{xx}} \geq \mathrm{V}_{\mathrm{IH}}$ (TTL Level), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Output Open | - | $200 \quad 400$ | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}}_{\mathrm{xx}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { (CMOS Level) } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | $0.03215{ }^{(2)}$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 | - - | V |

## NOTES

1. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $I_{\mathrm{SB} 1}$ max. at commercial temperature $=5.0 \mathrm{~mA}$

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}_{\mathbf{x x}}$ | $\overline{\text { WE }}_{\mathbf{x x}}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | $\mathbf{X}$ | High $Z$ | Standby |
| Read | L | H | D Out | Active |
| Write | L | L | High Z | Active |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 200 | pF |
| $\mathrm{C}_{\mathrm{OUT}^{(2)}}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 60 | pF |

## NOTES:

1. This parameter is sampled and not $100 \%$ tested.
2. For each output, $16 \mathrm{~K} \times 16$ mode.


SRD7M656-003
Figure 1. Output Load


SRD7M656-004
Figure 2. Output Load (for $t_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{WZ}}$, and $\mathrm{t}_{\mathrm{OW}}$ )

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT7M COM MIN. | $\begin{aligned} & \text { 6L25(1) } \\ & \text { ONLY } \\ & \text { MAX. } \end{aligned}$ | $\begin{aligned} & \text { IDT7N } \\ & \text { MIN. } \end{aligned}$ | 65635 MAX. | IDT7 MIN. | 656L55 MAX. | IDT7 MIN. | $\begin{aligned} & \text { 656L65 } \\ & \text { MAX. } \end{aligned}$ | IDT7 MIN. | 656L85 MAX. |  | 56L100 ONLY MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 25 | - | 35 | - | 55 | - | 65 | - | 85 | - | 100 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 25 | - | 35 | - | 55 | - | 65 | - | 85 | - | 100 | ns |
| $t_{A C S}$ | Chip Select Access Time | - | 25 | - | 35 | - | 55 | - | 65 | - | 85 | - | 100 | ns |
| ${ }^{\mathrm{t}} \mathrm{OH}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {LZ }}$ | Chip Selection to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Chip Deselect to Output in High Z | - | 15 | - | 20 | - | 40 | - | 40 | - | 50 | - | 50 | ns |
| ${ }^{\text {t }}$ PU | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Select to Power Down Time | - | 25 |  | 35 | - | 55 | - | 65 | - | 85 | - | 100 | ns |

## WRITE CYCLE

| $\mathrm{t}_{\mathrm{WC}}$ | Write Cycle Time | 25 | - | 35 | - | 55 | - | 65 | - | 85 | - | 100 | - |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip Select to <br> End of Write | 20 | - | 30 | - | 45 | - | 55 | - | 65 | - | 80 | - |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Valid to <br> End of Write | 25 | - | 35 | - | 45 | - | 55 | - | 65 | - | 80 | - |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - |
| $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width | 20 | - | 30 | - | 35 | - | 40 | - | 45 | - | 55 | - |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Valid to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - |
| $\mathrm{t}_{\mathrm{WZ}}$ | Write Enable to <br> Output in High Z | - | 10 | - | 15 | - | 40 | - | 40 | - | 50 | - | 50 |
| $\mathrm{t}_{\mathrm{OW}}$ | Output Active from <br> End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |

## NOTES:

1. IDT7M656L25 will not have low $\mathrm{V}_{\mathrm{CC}}$ data retention characteristics.

TIMING WAVEFORM OF READ CYCLE NO. $1(1,2)$


TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,3)}$

NOTES:


SRD7M656-006

1. $\overline{W E}_{x x}$ is high for READ cycle.
2. $\overline{C S}_{x x}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}_{\mathrm{xx}}$ transition low.
4. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. For any given speed grade, operating voltage, and temperature, $t_{H Z}$ will be less than or equal to $t_{L Z}$.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1)


NOTES:

1. $\overline{\mathrm{CS}}_{X X}$ or $\overline{W E}_{X X}$ must be high during address transitions.
2. If $\overline{C S}_{x x}$ goes high simultaneously with $\overline{W E}_{x x}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.

LOW V ${ }_{C C}$ DATA RETENTION CHARACTERISTICS ( $T_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (Except IDT7M656L25)

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | TYP. ${ }^{(1)}$ | $\begin{aligned} & \text { MAXX } \\ & \text { cowit. } \end{aligned}$ | max. MIL. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention |  | 2.0 | - | - | - | V |
| $I_{\text {cCoR }}$ | Data Retention Current | $\begin{aligned} & \overline{C S}_{x X} \geqslant V_{C C}-0.2 V \\ & V_{I N} \geqslant V_{C C}-0.2 V \text { or } \leqslant 0.2 V \end{aligned}$ | - | $\begin{aligned} & .01^{(2)} \\ & .02^{(3)} \end{aligned}$ | $\begin{aligned} & 2.0^{(2)} \\ & 3.0^{(3)} \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 9.0 \end{aligned}$ | mA |
| $t_{\text {cDR }}$ | Chip Deselect to Data Retention Time |  | 0 | - | - | - | ns |
| $t_{\text {R }}$ | Operation Recovery Time |  | $t_{R C}{ }^{(4)}$ | - | - | - | ns |

NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}$
2. at $V_{C C}=3 V$
3. at $V_{C C}=2 V$
4. $t_{R C}=$ Read Cycle Time

## LOW VCc DATA RETENTION WAVEFORM



## NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS




## IDT7M656

## 16K x 16 CONFIGURATION



## NOTES:

1. All chip selects tied together since, in a by 16 configuration, all chips are either on or off.
2. The two write enables are tied together allowing control of the write enable for entire memory at one time (necessary) in a by 16 organization since all chips are either writing or reading at any given time.

## 32K x 8 CONFIGURATION



NOTES:

1. The chip selects are tied together in groups of two. The decoder uses the new higher order address pin ( $\mathrm{A}_{14}$ ) to determine which of the two banks of memory are enabled.
2. The two write enables are tied together for ease of layout. They could be controlled by the decoder similar to the chip selects but would save only a minimal amount of power and add complexity to the layout.

64K x 4 CONFIGURATION


NOTES:

1. Each chip select is now controlled by the two higher order address pins $A_{14}$ (necessary in 64 K deep memory). CMOS STATIC RAM MODULE

## FEATURES

- High-density 512K-bit CMOS static RAM module
- 64Kx8 (IDT7M812) or 64Kx9 (IDT7M912) configuration
- Fast access times
- Military: 55ns (max.)
- Commercial: 45ns (max.)
- Low power consumption
-Active 2.4 W (typ. in $64 \mathrm{~K} \times 8$ organization)
-Standby: $240 \mu \mathrm{~W}$ (typ. in $64 \mathrm{~K} \times 8$ organization)
- Utilizes 8 (IDT7M812) or 9 (IDT7M912) IDT7187 highperformance $64 \mathrm{~K} \times 1$ CMOS static RAMs produced with IDT's advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Available in $40-\mathrm{pin}, 600$ mil center sidebraze DIP, achieving very high memory density
- Single 5 V ( $\pm 10 \%$ ) power supply
- Dual $\mathrm{V}_{\mathrm{CC}}$ and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components 100\% screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements


## PIN CONFIGURATION



## NOTES:

1. Both $\mathrm{V}_{\mathrm{CC}}$ pins need to be connected to the 5 V supply, and both GND pins need to be grounded for proper operation.
2. Pin 18 is $D_{8}$ and pin 23 is $Y_{8}$ in $64 \mathrm{~K} \times 9$ (IDT7M912) option, and both 18 and 23 are NC in $64 \mathrm{~K} \times 8$ (IDT7M812) option.

## DESCRIPTION:

The IDT7M812/IDT7M912 are 512K-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using 8 IDT7187 64Kx1 static RAMs (IDT7M812) or 9 IDT7187 static RAMs (IDT7M912) in leadless chip carriers. Extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's high-performance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64 K static RAMs available.

The IDT7M812/IDT7M912 are available with access times as fast as 45 ns commercial and 55 ns military temperature range, with maximum operating power consumption of only 5.9 W (IDT7M912, 64 Kx 9 option). The module also offers a standby power mode of less than 2.5 W (max.) and a full standby mode of 1W (max.).

The IDT7M812/IDT7M912 are offered in a high-density 40-pin, 600 mil center sidebraze DIP to take full advantage of the compact IDT7187s in leadless chip carriers. The IDT7M912 ( $64 \mathrm{~K} \times 9$ ) option can provide more flexibility in system application for error detection, parity bit, etc.

All inputs and outputs of the IDT7M812/IDT7M912 are TTLcompatible and operate from a single 5 V supply. (NOTE: Both $V_{C C}$ pins need to be connected to the 5 V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used requiring no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN NAMES

| $A_{0}-A_{15}$ | ADDRESS |
| :---: | :---: |
| $D_{0}-D_{8}$ | DATA INPUT |
| $Y_{0}-Y_{8}$ | DATA OUTPUT |
| $\overline{C S}$ | CHIP SELECT |
| $\overline{W E}$ | WRITE ENABLE |
| $V_{C C}$ | POWER |
| GND | GROUND |

FUNCTIONAL BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 8 | 8 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| GRADE | AMBIENT <br> TEMPERATURE | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5(1)$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=+5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7M912 TYP(1) MAX |  |  | IDT7M812 TYP(1) MAX |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 LI | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 20 | - | - | 20 | $\mu \mathrm{A}$ |
| ILIOI | Output Leakage Current | $\begin{aligned} & V_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \mathrm{CS}=V_{I H}, V_{\mathrm{OUT}}=G N D \text { to } V_{C C} \end{aligned}$ | - | - | 20 | - | - | 20 | $\mu \mathrm{A}$ |
| ${ }^{\text {CC1 }}$ | Operating Power Supply Current | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{L}}$, Output Open <br> Min. Duty Cycle $=100 \%$ | - | 540 | 1080 | - | 480 | 960 | mA |
| $\mathrm{I}_{\text {CC2 }}$ | Dynamic Operating Current | Min. Duty $\mathrm{Cycle}=100 \%$ Output Open | - | 540 | 1080 | - | 480 | 960 | mA |
| $I_{\text {SB }}$ | Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{1 H} \\ & \text { Min. Duty Cycle }=100 \% \end{aligned}$ | - | 270 | 450 | - | 240 | 400 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 0.2 | $180^{(2)}$ | - | 0.05 | $160^{(2)}$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.5 | - | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. | 2.4 | - | - | 2.4 | - | - | V |

## NOTES:

1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$.
2. $I_{\mathrm{SB} 1}$ (max.) of IDT7M812/912 at commercial temperature $=80 \mathrm{~mA} / 90 \mathrm{~mA}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )
*including scope and jig.

AC CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7M912S45 IDT7M812S45 COM'L ONLY MIN. MAX. | IDT7M912S55 IDT7M812S55 |  | IDT7M912S65 IDT7M812S65 |  | IDT7M912S85 <br> IDT7M812S85 |  | IDT7M912S100 IDT7M812S100 MIL. ONLY MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 45 - | 55 | - | 65 | - | 85 | - | 100 | - | ns |
| $t_{A A}$ | Address Access Time | - 45 | - | 55 | - | 65 | - | 85 | - | 100 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - 45 | - | 55 | - | 65 | - | 85 | - | 100 | ns |
| ${ }^{\text {OH }}$ | Output Hold from Address Change | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{L Z}$ | Chip Selection to Output in Low Z | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Chip Deselection to Output in High Z | - 30 | - | 30 | - | 30 | - | 40 | - | 50 | ns |
| $t_{\text {PU }}$ | Chip Selection to Power Up Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Selection to Power Down Time | - 35 | - | 35 | - | 35 | - | 40 | - | 50 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | $45 \quad-$ | 55 | - | 65 | - | 85 | - | 100 | - | ns |
| ${ }^{\text {c }}$ W | Chip Selection to End of Write | 40 | 50 | - | 55 | - | 65 | - | 75 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 40 - | 50 | - | 55 | - | 65 | - | 75 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 5 - | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 30 - | 35 | - | 40 | - | 45 | - | 55 | - | ns |
| ${ }^{\text {WR }}$ | Write Recovery Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 25 - | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| $t_{\text {DH }}$ | Data Hold Time | 5 - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{\text {WZ }}$ | Write Enable to Output in High Z | $0 \quad 30$ | 0 | 30 | 0 | 35 | 0 | 40 | 0 | 50 | ns |
| ${ }^{\text {tow }}$ | Output Active from End of Write | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. 1 (1,2)


TIMING WAVEFORM OF READ CYCLE NO.2 ${ }^{(1,3)}$


NOTES:

1. $\overline{W E}$ is high for READ cycle.
2. $\overline{C S}$ is low for READ cycle.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.
5. All READ cycle timings are referenced from the last valid address to the first transititioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{W E}$ CONTROLLED) ${ }^{(1)}$


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED)(1)



NOTES:

1. $\overline{C S}$ or $\overline{W E}$ must be high during address transitions.
2. If $\overline{\mathrm{CS}}$ goes high simultaneously with $\overline{\mathrm{WE}}$ high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage specified loading in Figure 2. This parameter is sampled, not $100 \%$ tested.

TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: |
| Standby | H | X | High Z | Standby |
| Read | L | H | D Out | Active |
| Write | L | L | High Z | Active |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | ITEM | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 80 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 15 | pF |

## NOTE:

This parameter is sampled and not $100 \%$ tested. BUFFERED/LATCHED CMOS STATIC RAM MODULES

## FEATURES:

- High-density 1024 K -bit ( $128 \mathrm{~K} \times 8$-bit) CMOS static RAM modules with registered/buffered/latched addresses and $1 / O s$
- Fast access times: 75ns max. commercial and military
- Low-power consumption (typ.): active 980 mW ; standby 150 mW ; full-standby 1.6 mW
- Low input capacitance (typ.): input 20pF; output 25 pF
- High output drive (min.): $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} ; \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$
- 64-pin, 900 mil center sidebraze DIP with LCCs on both sides, achieving very high memory density
- Module select output
- Separate inputs and outputs
- Clear data and clock enables on all registers
- Addresses, inputs and outputs on separate clocks or latch enables
- Registered write enable
- Internal bypass capacitors for minimizing power supply noise
- TTL compatible; single 5 V ( $\pm 10 \%$ ) power supply
- Five GND pins for maximum noise immunity, $5 \mathrm{~V}_{\mathrm{CC}}$ pins
- Military grade module available with semiconductor components $100 \%$ manufactured and screened to MIL-STD-883, Class B


## PIN CONFIGURATION



DSP7M824S-002

## DESCRIPTION:

The IDT7M824 family is a set of 1024 K -bit ( $128 \mathrm{~K} \times 8$-bit) highspeed CMOS static RAM modules with registered/buffered/ latched addresses and I/Os. They are constructed on co-fired, multi-layered ceramic substrates with sidebrazed leads using 16 IDT71981 (16K x 4) static RAMs, IDT logic devices, and decoupling capacitors. Devices in leadless chip carriers are mounted top and bottom for maximum density.
Extremely high speeds are achievable by the use of IDT71981s and logic devices fabricated in IDT's high-performance, highreliability technology, CEMOS ${ }^{\text {M }}$. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest circuits possible. The IDT7M824 has access times of 75 ns (max.) over commercial and military temperature ranges, but it can be operated with cycle times as fast as 50 ns if skewed clocks are used.

Designing with this device can be very flexible because of such features as module select output and clock enables on all registers, registered write enable and 8 -bit separate inputs and outputs. Because of the proprietary IDT49C801, the modules are cascadable in terms of depth. The write enable can be turned off when the module is de-selected. Immunity to noise has been extended with such features as 8 -bit separate inputs and outputs; addresses, inputs, and outputs on separate clocks; internal decoupling capacitors; five ground pins; and five $\mathrm{V}_{\mathrm{CC}}$ pins.

The semiconductor components used on all IDT military modules are 100\% processed to the test methods of MIL-STD-883, Class B. In addition IDT military modules are qualified to requirements patterned after MIL-STD-883, Method 5005 making them ideally suited to applications demanding the highest level of performance and reliability.

PRODUCT SELECTOR GUIDE

| DATA INPUT | ADDRESS |  |
| :---: | :---: | :---: |
|  | REGISTERED | LATCHED |
| Input - Registered <br> Output - Registered | IDT7M824SA | IDT7M824SE |
| Input - Registered <br> Output - Latched | IDT7M824SB | IDT7M824SF |
| Input - Latched <br> Output - Registered | IDT7M824SC | IDT7M824SG |
| Input - Latched <br> Output - Latched | IDT7M824SD | IDT7M824SH |

## NOTE:

All $V_{C C}$ pins $(33,43,49,54,59$ and 64$)$ need to be connected to the 5 V supply. and all GND pins $(1,6,11,16,18,19,22$, and 32$)$ need to be grounded for proper operation.

## FUNCTIONAL BLOCK DIAGRAM



## PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{16}$ | Addresses |
| :---: | :---: |
| $\mathrm{DI}_{0}-\mathrm{DI}_{7}$ | Data input |
| $\mathrm{DO}_{0}-\mathrm{DO}_{7}$ | Data output |
| $\overline{\text { CLRDIN }}$ | Data input latch/register clear |
| CPDIN/LEDIN | Data input register clock/latch enable |
| ENDIN/PREDIN | Data input register clock enable/ latch preset |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}$ | Output enable |
| CPDOUT/LEDOUT | Data output register clock/latch enable |
| ENDOUT/PREDOUT | Data output register clock enable/ latch preset |
| $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2} \& \mathrm{CS}_{3}$ | Chip select |
| $\overline{\mathrm{WE}}$ | Write enable |
| $\overline{\text { SEL }}$ | Select output |
| LE/CP | Latch enable/clock pulse control input |
| $\overline{\text { CE/GND }}$ | Clock enable/ground |
| REG/LAT | Register/latch (low active) input control |
| $\mathrm{V}_{\text {CC }}$ | Power |
| GND | Ground |

## FEATURES:

- High-density 256 K ( $32 \mathrm{~K} \times 8$-bit) CMOS static RAM module
- Equivalent to JEDEC standard for future monolithic $32 \mathrm{~K} \times 8$ static RAMs
- High-speed - 40ns (max.) commercial; 55ns (max.) military
- Low-power consumption; typically less than 1W operating, less than 1 mW in standby
- Utilizes IDT7198s—high-performance 64 K static RAMs produced with advanced CEMOS ${ }^{\text {™ }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Pin compatible with IDT7M864 ( $8 \mathrm{~K} \times 8$ SRAM module)
- Offered in the JEDEC standard 28 -pin, 600 mil wide ceramic sidebraze DIP
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements


## DESCRIPTION:

The IDT7M856 is a 256 K ( $32,768 \times 8$-bit) high-speed static RAM constructed on a co-fired ceramic substrate using four IDT7198 ( $16,384 \times 4$ ) static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic 256 K static RAMs is achieved by utilization of an on-board decoder, used as an inverter, that interprets the higher order address $\mathrm{A}_{14}$ to select two of the four $16 \mathrm{~K} \times 4$ RAMs. Extremely fast speeds can be achieved with this technique due to use of 64 K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability CEMOS technology.
The IDT8M856 is available with maximum access times as fast as 40 ns for commercial and 55 ns for military temperature ranges, with maximum power consumption of only 2 watts. The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to a standby mode with power consumption of only 1.1 mW (max.). Substantially lower power levels can be achieved in a full standby mode ( 440 mW max.).

The IDT8M856 is offered in a 28 -pin, 600 mil center sidebraze DIP. This provides four times the density of the IDT7M864 ( $8 \mathrm{~K} \times 8$ module) in the same socket with only minor pin assignment changes. In addition, the JEDEC standard for 256K monolithic pinouts has been adhered to, allowing for compatibility with future monolithics.
All inputs and outputs of the IDT7M856 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.
All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 4.0 | 4.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ min $=-3.0 \mathrm{~V}$ pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}_{\text {I }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
| It LO | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{H}}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC1 }}$ | Operating Power Supply Current | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}=0$ | - | 190 | 380 | mA |
| $1 \mathrm{CC2}$ | Dynamic Operating Current | $\overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{LL}}$, Output Open, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}=\mathrm{f}$ Max. | - | 190 | 380 | mA |
| $I_{S B}$ | Standby Power Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{1 H}$ (TTL Level), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Output Open | - | 90 | 200 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { (CMOS Level) } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 0.2 | $80^{(2)}$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | - | - | $\begin{aligned} & 0.5 \\ & 0.4 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 | - | - | V |

NOTES:

1. $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $I_{\mathrm{SB} 1}$ at commercial temperature $=60 \mathrm{~mA}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



SRD7198S/L-005
Figure 1. Output Load


SRD7198S/L-006
Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )
*Including scope and jig

AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | IDT7M856S40 MIN. MAX. |  | IDT7M856S50 MIN. MAX. |  | IDT7M856S60 MIN. MAX. |  | IDT7M856S70 MIN. MAX. |  | IDT7M856S85 MIN. MAX. |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 40 | - | 50 | - | 55 | - | 65 | - | 80 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - | 30 | - | 35 | - | 40 | - | 45 | - | 55 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Chip Select to Output in High Z | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High Z | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | ns |
| ${ }^{\text {c }}$ CW | Chip Select to End of Write | 35 | - | 45 | - | 50 | - | 60 | - | 75 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End or Write | 35 | - | 45 | - | 50 | - | 60 | - | 75 | - | ns |
| $t_{A S}$ | Address Setup Time | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 30 | - | 35 | - | 40 | - | 45 | - | 50 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {WHZ }}$ | Write Enable to Output High Z | - | 20 | - | 20 | - | 25 | - | 30 | - | 40 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | 20 | - | 20 | - | 25 | - | 30 | - | 40 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| ${ }^{\text {tow }}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7M856S55 MIN. MAX. | IDT7M856S65 MIN. MAX. | IDT7M856S75 MIN. MAX. | IDT7M856S90 MIN. MAX. | $\begin{aligned} & \text { IDT7M856S100 } \\ & \text { MIN. MAX. } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 55 - | 65 - | 75 - | $90-$ | 100 - | ns |
| $t_{\text {AA }}$ | Address Access Time | 55 | - 65 | - 75 | - 90 | 100 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - 55 | - 55 | - 65 | - 80 | 90 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Select to Output in Low Z | $5-$ | 5 - | 5 - | 5 - | 5 - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - 40 | - 45 | - 50 | - 60 | - 65 | ns |
| $\mathrm{t}_{\mathrm{OLz}}$ | Output Enable to Output in Low Z | 5 - | 5 - | $5-$ | $5 \quad-$ | 5 - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Chip Select to Output in High Z | - 20 | - 25 | - 30 | - 35 | - 40 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High Z | - 20 | - 25 | - 30 | 35 | 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 - | 5 - | 5 - | 5 - | 5 - | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select to Power Up Time | $0-$ | 0 - | 0 - | 0 - | 0 - | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Deselect to Power Down Time | 55 | - 65 | 75 | - 90 | - 100 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 55 - | 65 - | 75 - | 90 - | 100 - | ns |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip Select to End of Write | 50 - | 55 - | 65 - | 75 - | 85 - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 50 - | 55 - | 65 - | 75 - | 85 - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 5 - | 10 - | 10 - | 15 - | 15 - | ns |
| $t_{\text {wp }}$ | Write Pulse Width | 40 - | 45 - | 45 - | $50-$ | 55 - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 - | 0 - | 0 - | 0 - | 0 - | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output High Z | - 25 | - 30 | - 40 | - 50 | - 50 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | 25 - | $30-$ | 35 - | 45 - | 45 - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 5 - | 5 - | 5 - | 5 - | 5 - | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write | 5 - | 5 - | 5 - | 5 - | 5 - | ns |

## TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$



TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


SHD $7198 \mathrm{~S} / \mathrm{L}-008$

TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


SRD7198S/L-009
NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=\mathrm{V}_{1 \mathrm{~L}}$.
3. Address valid prior to or coincident with $\overline{\overline{\mathrm{CS}}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{V}_{1 \mathrm{~L}}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE CONTROLLED) }}$ (1)


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED)(1,6)



SRD7198S/L. 011
NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{w p}$ ) of a low $\overline{\mathrm{CS}}$
3. $t_{W R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of the write cycle.
. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with the $\overline{W E}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
5. $\overline{\mathrm{OE}}$ is continuously low $\left(\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right)$.
6. DATA OUT is the same phase of write data of this write cycle.
7. If $\overline{\mathrm{CS}}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
8. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High Z | Active |
| Write | L | X | L | D IN $^{\text {I }}$ | Active |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 26 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.


Capacitive Load (pf)

64K (8K x 8) CMOS STATIC RAMPAK IDT7M864

## 64K RAMPAK



The IDT7M864/IDT8M864 are available with access times as fast as 65 ns for commercial and 75 ns for military temperature ranges, with maximum power consumption of only 990 mW . The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}_{1}$ high and/or $\mathrm{CS}_{2}$ (7M864) goes low, the circuit will automatically go to, and remain in, a standby mode as long as these conditions are held. In the standby mode, the module consumes less than 440 mW . Substantially lower power levels can be achieved in the $\mathrm{I}_{\mathrm{SB} 1}$ mode (less than 20 mW max.) and 2 V data retention mode (less than 3 mW max.) - see "DC Characteristics" and "Data Retention Characteristics" for details.

Pinout of the IDT8M864 is equivalent to the 64 K EPROMs (no connect on pin 26), ideal for applications requiring easy microcode changes during prototyping. The IDT7M864's pinout is compatible with monolithic 64 K static RAMs ( $\mathrm{CS}_{2}$ on pin 26).
All inputs and outputs of the IDT7M864/IDT8M864 are TTLcompatible and operate from a single 5 V supply, thus simplifying system designs. Full asyncronous circuitry is used, requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

AII IDT module semiconductor components are processed in compliance to the test methods of MIL-STD-883, as shown on back of data sheet, making them ideally, suited for applications demanding the highest level of performance and reliability.

## DESCRIPTION:

The IDT7M864/IDT8M864 are $64 \mathrm{~K}(8,192 \times 8$ bit) high speed static RAMs constructed on a ceramic substrate using 4 IDT6116 $(2,048 \times 8)$ static RAMs in leadless chip carriers. Functional equivalence to a monolithic 64 K static RAM is achieved by utilization of an on-board decoder circuit that interprets the higher order addresses $A_{11}$ and $A_{12}$ to select one of the four 2 Kx 8 RAMs. Extremely fast speeds can be achieved with this technique due to use of the IDT6116 fabricated in IDT's high performance, high-reliability technology - CEMOS ${ }^{\text {TMII. This }}$ state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 16 K static RAMs available.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}_{1}$ | $\mathbf{C S}_{\mathbf{2}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { WE }}$ | //O OPERATION |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | X | High Z |
| Standby | X | L | X | X | High Z |
| Read | L | H | L | H | $\mathrm{D}_{\text {OUT }}$ |
| Read | L | H | H | H | High Z |
| Write | L | H | X | L | $\mathrm{D}_{\text {IN }}$ |

## RECOMMENDED DC OPERATING

 CONDITIONS$\left(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | 3.5 | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{*}$ | - | .65 | V |
| $\mathrm{C}_{\mathrm{L}}$ | Output Load | - | - | 100 | pF |
| TTL | Output Load | - | - | 1 | - |

${ }^{*} \mathrm{~V}_{\mathrm{IL}} \min =-1.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT7M864/8M864 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| $\\|$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
| $\mid \mathrm{L}$ LO | Output Leakage Current | $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CS}}_{1} \geqslant \mathrm{~V}_{\mathrm{IH}}$, or $\mathrm{CS}_{2} \leqslant \mathrm{~V}_{\mathrm{HL}}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Operating Power Supply Current | $\overline{\mathrm{CS}}_{1} \leqslant \mathrm{~V}_{\mathrm{IL}}, \mathrm{CS}_{2} \geqslant \mathrm{~V}_{\mathrm{IH}}$, Output Open | - | 65 | 180 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Dynamic Operating Current | Min. Duty Cycle $=100 \%$ | - | 65 | 180 | mA |
| $I_{\text {SB }}$ | Standby Power Supply Current | $\overline{\mathrm{CS}}_{1} \geqslant \mathrm{~V}_{\mathrm{IH}}$, or $\mathrm{CS}_{2} \leqslant \mathrm{~V}_{\mathrm{IL}}$ | - | 20 | 80 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}}_{1} \geqslant \mathrm{~V}_{\propto C}-0.2 \mathrm{~V}, \text { and/or } \mathrm{CS}_{2} \leqslant 0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geqslant \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leqslant 0.2 \mathrm{~V} \end{aligned}$ | - | . 016 | $3.6{ }^{(2)}$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 | - | - | V |
| 1. $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$2. $\mathrm{I}_{\text {SII }} \max$ at commercial temperature $=1.0 \mathrm{~mA}$ |  |  |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 4.0 | 4.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sec-
tions of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.

## AC TEST CONDITIONS

| Input Pulse Levels GND to 3.0 V <br> Input Rise and Fall Times  <br> Input and Output Timing Reference  <br> Levels  | 10 ns |
| :--- | ---: |
| Output Load | 1.5 V |
|  | 1 TTL Gate and $C_{L}=100 \mathrm{pF}$ <br> (including scope and jig) |

CAPACITANCE $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | ITEM | CONDITIONS | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 28 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 33 | pF |

NOTE: This parameter is sampled and not $100 \%$ tested.

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT7M/8M864L65COMMERCIALONLYMIN. MAX. |  | IDT7M/8M864L75MIN. MAX. |  | IDT7M/ 8M864L85 <br> MIN. MAX. |  | IDT7M/ <br> 8M864L120 <br> MIN. MAX. |  | IDT7M/ 8M864L150 <br> MIN. MAX. |  | IDT7M/ 8M864L200 <br> MIN. MAX. |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 65 | - | 75 | - | 85 | - | 120 | - | 150 | - | 200 | - | ns |
| $t_{\text {AA }}$ | Address Access Time | - | 65 | - | 75 | - | 85 | - | 120 | - | 150 | - | 200 | ns |
| $\mathrm{t}_{\mathrm{ACS}}$ | Chip Select Access Time | - | 65 | - | 75 | - | 85 | - | 120 | - | 150 | - | 200 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Selection to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - | 50 | - | 55 | - | 65 | - | 65 | - | 80 | - | 100 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {cha }}$ | Output Deselection to Output in High Z | - | 40 | - | 50 | - | 55 | - | 70 | - | 70 | - | 80 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Chip Disable to Output in High Z | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | - | 50 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 65 | - | 75 | - | 85 | - | 120 | - | 150 | - | 200 | - | ns |
| ${ }^{\text {c }} \mathrm{CW}$ | Chip Selection to End of Write | 55 | - | 65 | - | 65 | - | 80 | - | 100 | - | 120 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 60 | - | 70 | - | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 10 | - | 15 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 40 | - | 45 | - | 55 | - | 55 | - | 70 | - | 90 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 5 | - | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High Z | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | - | 50 | ns |
| $t_{\text {WHz }}$ | Write to Output in High Z | 0 | 35 | 0 | 40 | 0 | 50 | 0 | 50 | 0 | 60 | 0 | 60 | ns |
| $t_{\text {DW }}$ | Data to Write Time Overlap | 25 | - | 30 | - | 30 | - | 30 | - | 35 | - | 40 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


## TIMING WAVEFORMS OF WRITE CYCLE ${ }^{11)}$

## WRITE CYCLE $\mathbf{2}^{(1,6)}$



NOTES: 1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{WP}}$ ) of a low $\overline{\mathrm{CS}}_{1}$, or high $\mathrm{CS}_{2}$ (7M864 only) and a low $\overline{\mathrm{WE}}$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $\overline{\mathrm{CS}}_{1}$ or $\overline{\mathrm{WE}}$ going high or $\mathrm{CS}_{2}$ going low to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{\mathrm{CS}}$, low transition or $\mathrm{CS}_{2}$ high transition occurs simultaneously with the $\overline{\mathrm{WE}}$ low transitions or after the $\overline{\mathrm{WE}}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continously low ( $\overline{O E}=V_{I L}$ ).
7. DOUT is the same phase of write data of this write cycle.
8. $\mathrm{D}_{\text {OUT }}$ is the read data of next address.
9. If $\mathrm{CS}_{1}$ is low or $\mathrm{CS}_{2}$ is high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

LOW V ${ }_{\text {CC }}$ DATA RETENTION CHARACTERISTICS $\left(T_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITION | MIN. | TYP. ${ }^{(1)}$ | $\begin{gathered} \text { MAX } \\ \text { COMM. } \end{gathered}$ | MAX. MIL. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\text {CC }}$ for Data Retention |  | 2.0 | - | - | - | V |
| $I_{\text {CCDR }}$ | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CS}}_{1} \geqslant \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{CS}_{2} \leqslant 0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geqslant \mathrm{~V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leqslant 0.2 \mathrm{~V} \end{aligned}$ | - | $\begin{aligned} & 2.0^{(2)} \\ & 4.0^{(3)} \end{aligned}$ | $\begin{aligned} & 350^{(2)} \\ & 500^{(3)} \end{aligned}$ | $\begin{aligned} & 1200^{(2)} \\ & 1800^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
| $t_{\text {CDR }}$ | Chip Deselect to Data Retention Time |  | 0 | - | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time |  | $t_{R C}{ }^{(4)}$ | - | - | - | ns |

NOTES: 1. $T_{A}=25^{\circ} \mathrm{C} \quad$ 3. at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$
2. at $V_{C C}=2.0 \mathrm{~V}$ 4. $t_{R C}=$ Read Cycle Time

## LOW Vcc DATA RETENTION WAVEFORM



[^19]NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS




CMOS STATIC RAM PLASTIC MODULE 1 MEGABIT ( $64 \mathrm{~K} \times 16$-BIT) AND 512 K ( $32 \mathrm{~K} \times 16$-BIT)

## ADVANCE INFORMATION IDT8MP624S IDT8MP612S

## FEATURES:

- High-density 1024K/512K-bit CMOS static RAM module
- $64 \mathrm{~K} \times 16$ organization (IDT8MP624) with $32 \mathrm{~K} \times 16$ option (IDT8MP612)
- Upper byte $\left(1 / \mathrm{O}_{9-16}\right)$ and lower byte $\left(1 / \mathrm{O}_{1-8}\right)$ separated control
-Allows flexibility in application
- Equivalent to JEDEC standard for future monolithic $64 \mathrm{~K} \times 8 / 32 \mathrm{~K} \times 16$ static RAMs
- Fast access times
-60 ns (max.) over commercial temperature range
- Low-power consumption
- CEMOS $^{\text {TM }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Offered in both DIP and SIP (single in-line) packages for maximum space-saving flexibility
- Cost-effective plastic surface-mounted RAM packages on an epoxy laminate (FR4) substrate
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT8MP624/IDT8MP612 are $1024 \mathrm{~K} / 512 \mathrm{~K}$ high-speed CMOS static RAMs constructed on an epoxy laminate substrate using four IDT71256 32K $\times 8$ static RAMs (IDT8MP624) or two IDT71256 static RAMs (IDT8MP612) in plastic surfacemount packages. Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address $A_{15}$ to select one of the two $32 \mathrm{~K} \times 16$ RAMs as the by- 16 output and using $\overline{\mathrm{LB}}$ and $\overline{\mathrm{UB}}$ as two extra chip select functions for lower byte ( $1 / \mathrm{O}_{1-8}$ ) and upper byte ( $1 / \mathrm{O}_{9-16}$ ) control, respectively. (On the IDT8MP612 $32 \mathrm{~K} \times 16$ option, $\mathrm{A}_{15}$ needs to be externally grounded for proper operation.) Extremely high speeds are achieved by the use of IDT71256s fabricated in IDT's highperformance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest $1024 \mathrm{~K} / 512 \mathrm{~K}$ static RAMs available.

The IDT8MP624/IDT8MP612 are available with access times as fast as 60 ns over commercial temperature range, with maximum operating power consumption of only $1.7 \mathrm{~W}(64 \mathrm{~K} \times 16$ option). The module also offers a full standby mode of 110 mW (max.).
The IDT8MP624/IDT8MP612 are offered in a 40-pin plastic SIP package, as well as a 40-pin DIP which conform to JEDEC standard pinouts.

All inputs and outputs of the IDT8MP824/IDT8MP612 are TTL-compatible and operate from a single 5V supply. (NOTE: Both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



PIN NAMES

| $\mathrm{A}_{0-15}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-16}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{UB}}$ | Upper Byte Control |
| $\overline{\mathrm{LB}}$ | Lower Byte Control |





SIP
SIDE VIEW

NOTES:

1. Both GND pins need to be grounded for proper operation.
2. On IDT8MP612, 512 K ( $32 \mathrm{~K} \times 16$-bit) option, A $_{15}$ (pin 1-DIP; Pin 31-SIP) requires external grounding for proper operation.
 CMOS STATIC RAM
PLASTIC MODULES
256K (16K $\times 16$-BIT) \&
128K $(8 \mathrm{~K} \times 16-$ BIT $)$

ADVANCE INFORMATION IDT8MP656S IDT8MP628S

## FEATURES:

- High-density $256 \mathrm{~K} / 128 \mathrm{~K}$ CMOS static RAM modules
- $16 \mathrm{~K} \times 16$ organization (IDT8MP656) with $8 \mathrm{~K} \times 16$ option (IDT8MP628)
- Upper byte $\left(1 / \mathrm{O}_{9-16}\right)$ and lower byte ( $\left(1 / \mathrm{O}_{1-8}\right)$ separated control
-Flexibility in application
- Equivalent to JEDEC standard for future monolithic $16 \mathrm{~K} \times 16 / 8 \mathrm{~K} \times 16$ static RAMs
- Fast access times
$-50 n s$ (max.) over commercial temperature range
- Low-power consumption
-Active: less than 1W (typ. in 16K $\times 16$ organization)
-Standby: less than 1 mW (typ.)
- Cost-effective plastic surface mounted RAM packages on an epoxy laminate (FR4) substrate
- Offered in both DIP and SIP (single in-line) packages for maximum space-saving flexibility
- Utilizes IDT7164s - high-performance 64 K static RAMs produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT8MP656/IDT8MP628 are 265K/128K-bit high-speed CMOS static RAMs constructed on an epoxy laminate substrate using four IDT7164 8K x 8 static RAMs (IDT8MP656) or two IDT7164 static RAMs (IDT8MP628) in plastic surface mount packages.

Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address $\mathrm{A}_{13}$ to select one of the two $8 \mathrm{~K} \times 16$ RAMs as the by-16 output and using $\overline{\mathrm{LB}}$ and $\overline{\mathrm{UB}}$ as two extra chip select functions for lower byte $\left(1 / \mathrm{O}_{1-8}\right)$ and upper byte $\left(1 / \mathrm{O}_{9-16}\right)$ control, respectively. (On IDT8MP628 8K $\times 16$ option, $\mathrm{A}_{13}$ needs to be externally grounded for proper operation.) Extremely high speeds are achievable by the use of IDT7164s, fabricated in IDT's highperformance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest $256 \mathrm{~K} / 128 \mathrm{~K}$ static RAMs available.
The IDT8MP656/IDT8MP628 are available with access times as fast as 50 ns over the commercial temperature range, with maximum operating power consumption of only 1.8 W (IDT8MP656 $16 \mathrm{~K} \times 16$ option). The module also offers a full standby mode of 440 mW (max.).
The IDT8MP656/IDT8MP628 are offered in both a 40 -pin plastic SIP, as well as a 40 -pin plastic DIP which conform to JEDEC standard pinouts for future monolithic devices.
All inputs and outputs of the IDT8MP656/IDT8MP628 are TTL-compatible and operate from a single 5 V supply. (NOTE: Both $\mathrm{V}_{\mathrm{CC}}$ pins need to be connected to the 5 V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous ciruitry is used requiring no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

## FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS


SSD8MP656-002

PIN NAMES

| $\mathrm{A}_{0-16}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-8}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| GND | Ground |



SIP
SIDE VIEW

## NOTES:

1. Both $V_{C C}$ pins need to be connected to the 5 V supply, and both GND pins need to be grounded for proper operation.
2. $A_{13}$ (pin 39 -SIP; pin 35 - DIP) requires external grounding for IDT8MP628 128K ( $8 \mathrm{~K} \times 16$-Bit) option.

## FEATURES:

- High-density 1024 K ( $128 \mathrm{~K} \times 8$ ) CMOS static RAM module
- Equivalent to JEDEC standard for future monolithic $128 \mathrm{~K} \times 8$ static RAMs
- Fast access times
-60ns (max.) over commercial temperature range
- Low-power consumption
-Active: less than 500 mW (typ.)
-Standby: less than $150 \mu \mathrm{~W}$ (typ.)
- CEMOS $^{\text {TM }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Cost-effective plastic surface-mounted RAM packages on an epoxy laminate (FR4) substrate
- Offered in both DIP and SIP (single in-line) packages for maximum space-saving flexibility
- Utilizes IDT71256s - high-performance 256K static RAMs produced with advanced CEMOS technology
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT8MP824 is a $1024 \mathrm{~K}(131,072 \times 8$-bit) high-speed static RAM constructed on an epoxy laminate substrate using four IDT71256 32K $\times 8$ static RAMs in plastic surface mount packages. Functional equivalence to proposed monolithic one megabit static RAMs is achieved by utilization of an on-board decoder that interprets the higher order addresses $A_{15}$ and $A_{16}$ to select one of the four $32 \mathrm{~K} \times 8$ RAMs. Extremely fast speeds can be achieved with this technique due to use of 256 K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability technology, CEMOS.
The IDT8MP824 is available with maximum access times as fast as 60 ns for commercial range, with maximum power consumption of 1.0 watts. The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to a substantially lower power mode with maximum power consumption of only 85 mW .
The IDT8MP824 is offered in a 30-pin SIP (single in-line) package, as well as a 32 -pin DIP which conform to JEDEC standard pinouts for future monolithic devices.
All inputs and outputs of the IDT8MP824 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.


## PIN CONFIGURATIONS



## PIN NAMES

| $\mathrm{A}_{0-16}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-8}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| GND | Ground |



SIP SIDE VIEW


## FEATURES:

- High-density $1024 \mathrm{~K} / 512 \mathrm{~K}$-bit CMOS static RAM module
- $64 \mathrm{~K} \times 16$ organization (IDT8M624) with $32 \mathrm{~K} \times 16$ option (IDT8M612)
- Upper byte $\left(1 / O_{9-16}\right)$ and lower byte $\left(1 / O_{1-8}\right)$ separated control
-allows flexibility in application
- Equivalent to JEDEC standard for future monolithic $64 \mathrm{~K} \times 16$ / $32 \mathrm{~K} \times 16$ static RAMs
- High-speed - 60ns (max.) commercial; 75ns (max.) military
- Low-power consumption
- CEMOS $^{\text {Tw }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in the JEDEC standard 40-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements


## DESCRIPTION:

The IDT8M624/IDT8M612 are 1024K/512K-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using four IDT7125632K $\times 8$ static RAMs (IDT8M624)
or two IDT71256 static RAMs (IDT8M612) in leadless chip carriers. Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address $A_{15}$ to select one of the two $32 \mathrm{~K} \times 16$ RAMs as the by- 16 output and using $\overline{\mathrm{LB}}$ and $\overline{\mathrm{UB}}$ as two extra chip select functions for lower byte ( $1 / \mathrm{O}_{1-8}$ ) and upper byte ( $1 / \mathrm{O}_{9-16}$ ) control, respectively. (On the IDT8M612 $32 \mathrm{~K} \times 16$ option, $A_{15}$ needs to be externally grounded for proper operation.) Extremely high speeds are achievable by the use of IDT71256s fabricated in IDT's high-performance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 1024K/512K static RAMs available.
The IDT8M624/IDT8M612 are available with access times as fast as 60 ns commercial and 75 ns military temperature range, with maximum operating power consumption of only 1.7 W (max. -IDT8M624 64K $\times 16$ option). The module also offers a full standby mode of 110 mW (max.).
The IDT8M624/IDT8M612 are offered in a high-density 40-pin, 600 mil center sidebraze DIP to take full advantage of the compact IDT71256s in leadless chip carriers.
All inputs and outputs of the IDT8M624/IDT8M612 are TTLcompatible and operate from a single 5 V supply. (NOTE: Both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used requiring no clocks or refreshing for operation and provides equal access and cycle times for ease of use.
All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, as well as being qualified to requirements patterned after Methods 5004 and 5005, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN NAMES

| $A_{0-15}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-16}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| GND | Ground |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{UB}}$ | Upper Byte Control |
| $\overline{\mathrm{LB}}$ | Lower Byte Control |

NOTES:

1. Both GND pins need to be grounded for proper operation.
2. On IDT8M612, 512 K ( $32 \mathrm{~K} \times 16$-bit) option, $A_{15}$ (pin 1) requires external grounding for proper operation.


Integrated Device Technology. Inc

CMOS STATIC RAM MODULE 256K (16K x 16-BIT) \& 128K (8K x 16-BIT)

## FEATURES:

- High-density $256 \mathrm{~K} / 128 \mathrm{~K}$-bit CMOS static RAM modules
- $16 \mathrm{~K} \times 16$ organization (IDT8M656) with $8 \mathrm{~K} \times 16$ option (IDT8M628)
- Upper byte ( $1 / \mathrm{O}_{9-16}$ ) and lower byte ( $\mathrm{I} / \mathrm{O}_{1-8}$ ) separated control
-Flexibility in application
- Equivalent to JEDEC standard for future monolithic $16 \mathrm{~K} \times 16 / 8 \mathrm{~K} \times 16$ static RAMs
- High-speed
-Military - 60ns (max.)
-Commercial - 50ns (max.)
- Low-power consumption: typically less than 1W operating (IDT8M656), less than 1 mW in standby
- Utilizes IDT7164s - high-performance 64K static RAMs produced with advanced CEMOS ${ }^{\text {™ }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in the JEDEC standard 40-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements


## DESCRIPTION:

The IDT8M656/IDT8M628 are $265 \mathrm{~K} / 128 \mathrm{~K}$-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using four IDT7164 8K x 8 static RAMs (IDT8M656) or two IDT7164 static RAMs (IDT8M628) in leadless chip carriers.

Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address $A_{13}$ to select one of the two $8 \mathrm{~K} \times 16$ RAMs as the by-16 output and using $\overline{\mathrm{LB}}$ and $\overline{\mathrm{UB}}$ as two extra chip select functions for lower byte ( $\mathrm{I} / \mathrm{O}_{1-8}$ ) and upper byte $\mathrm{I} / \mathrm{O}_{9-16}$ ) control, respectively. (On IDT8M628 $8 \mathrm{~K} \times 16$ option, $\mathrm{A}_{13}$ needs to be externally grounded for proper operation.) Extremely high speeds are achievable by the use of IDT7164s fabricated in IDT's highperformance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest $256 \mathrm{~K} / 128 \mathrm{~K}$ static RAMs available.

The IDT8M656/IDT8M628 are available with access times as fast as 50 ns commercial and 60 ns military temperature range, with maximum operating power consumption of only 1.8 W (IDT8M656, 16K x 16 option). The module also offers a full standby mode of 440 mW (max.).
The IDT8M656/IDT8M628 are offered in a high-density 40-pin, 600 mil center sidebraze DIP to take full advantage of the compact IDT7164s in leadless chip carriers.

All inputs and outputs of the IDT8M656/IDT8M628 are TTLcompatible and operate from a single 5 V supply. (NOTE: Both $V_{C C}$ pins need to be connected to the 5 V supply and both GND pins need to be grounded for proper operation.) Fully asynchronous ciruitry is used requiring no clocks or refreshing for operation and provides equal access and cycle times for ease of use.
All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.


## PIN CONFIGURATION



## PIN NAMES

| $\mathrm{A}_{0-13}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-16}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| GND | Ground |
| $\overline{\mathrm{UB}}$ | Upper Byte Control |
| $\overline{\mathrm{LB}}$ | Lower Byte Control |

NOTES:

1. Both $\mathrm{V}_{\mathrm{CC}}$ pins need to be connected to the 5 V supply, and both GND pins need to be grounded for proper operation.
2. On IDT8M628, 128 K ( $8 \mathrm{~K} \times 16$-Bit) option, $\mathrm{A}_{13}$ (Pin 35 ) is required external grounding for proper operation.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{\mathrm{IL}}(\mathrm{min})=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| GRADE | AMBIENT <br> TEMPERATURE | GND | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CC}}($ Min. $)=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}(\mathrm{Max})=.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LC}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{HC}}=\mathrm{V}_{\mathrm{CC}}=-0.2 \mathrm{~V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | IDT8M656S |  |  | IDT8M628S |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| $\left\|I_{\text {LI }}\right\|$ | Input Leakage Current | $V_{C C}=M a x . ; V_{I N}=G N D$ to $V_{C C}$ | - | - | 15 | - | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}_{\text {LO }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M a x . \\ & C S=V_{I H}, V_{O U T}=G N D \text { to } V_{C C} \end{aligned}$ | - | - | 15 | - | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCX16}}$ | Operating Current in X16 Mode | $\begin{aligned} & \overline{C S}, \overline{U B} \& \overline{\mathrm{LB}}=V_{I L} \\ & V_{C C}=\text { Max., Output Open } \\ & f=\mathrm{f} \text { Max. } \end{aligned}$ | - | 165 | 330 | - | 150 | 300 | mA |
| $I_{\text {Ccx }}$ | Operating Current in X8 Mode | $\begin{aligned} & \overline{\mathrm{CS}}=V_{\mathrm{IL}}, \overline{\mathrm{UB}} \text { or } \overline{\mathrm{LB}}=V_{I L} \\ & V_{\mathrm{CC}}=\text { Max., Output Open } \\ & f=\mathrm{f} \text { Max. } \end{aligned}$ | - | 100 | 200 | - | 80 | 170 | mA |
| $\begin{aligned} & I_{\mathrm{SB}} \& \\ & \mathrm{I}_{\mathrm{SB} 1} \end{aligned}$ | Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{1 \mathrm{H}} \text { or } \\ & \mathrm{UB} \geq \mathrm{V}_{\mathrm{H}} \text { and } \overline{\mathrm{LB}} \geq \mathrm{V}_{1 H} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} . \\ & \text { Output Open } \end{aligned}$ | - | 4 | $80^{(2)}$ | - | 2 | $40^{(2)}$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 2.4 | - | - | 2.4 | - | - | V |

## NOTE

1. $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $I_{S B}$ and $I_{S B 1}$ of IDT8M656/IDT8M628 at commercial temperature $=60 \mathrm{~mA} / 30 \mathrm{~mA}$.

## AC TEST CONDITIONS

| Input Puise Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figs. 1\&2 |



Figure 1. Output Load


Figure 2. Output Load (for $t_{\mathrm{CLZ1}, 2}, \mathrm{t}_{\mathrm{OLZ}}, \mathrm{t}_{\mathrm{CHZ1,2}}, \mathrm{t}_{\mathrm{OHZ}}$, $t_{0 W}, t_{\text {WHZ }}$ )
*Including scope and jig

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, All Temperature Ranges)

| SYMBOL | PARAMETER | IDT8M656S50 IDT8M729S50 COM'L. ONLY |  | IDT8M656S60 IDT8M628S60 |  | IDT8M656S70 IDT8M628S70 |  | IDT8M656S85 IDT8M628S85 |  | IDT8M656S100 IDT8M628S100 MIL. ONLY |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 50 | - | 60 | - | 70 | - | 85 | - | 100 | - | ns |
| ${ }^{t}$ AA | Address Access Time | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | ns |
| $\mathrm{t}_{\mathrm{CLZ1,2}}{ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - | 30 | - | 35 | - | 40 | - | 50 | - | 60 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}{ }^{(1)}$ | Output Enable to Output in Low $\mathbf{Z}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}{ }^{(1)}$ | Chip Select to Output in High Z | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(1)}$ | Output Disable to Output in High Z | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $t_{P U}{ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $t_{P D}{ }^{(1)}$ | Chip Deselect to Power Down Time | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 50 | - | 60 | - | 70 | - | 85 | - | 100 | - | ns |
| ${ }^{\text {t }}$ CW | Chip Selection to End of Write | 45 | - | 55 | - | 65 | - | 75 | - | 90 | - | ns |
| $t_{\text {AW }}$ | Address Valid to End of Write | 45 | - | 55 | - | 65 | - | 75 | - | 90 | - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 40 | - | 45 | - | 55 | - | 65 | - | 80 | - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 5 | - | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| $t_{W H Z}{ }^{(1)}$ | Write Enable to Output in High Z | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| $t_{\text {DW }}$ | Data to Write Time Overlap | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| $t_{\text {DH }}$ | Data Hold from Write Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {OW }}{ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## NOTES

1. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. ${ }^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$ for 16 output active
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1(1)


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,6)}$


NOTES:

1. $\overline{W E}$ or $\overline{C S}$ or $\overline{U B}$ and $\overline{L B}$ must be high during all address transitions.
2. A write occurs during the overlap ( $\mathrm{t}_{\mathrm{WP}}$ ) of a low $\overline{\mathrm{CS}}$.
3. $t_{\text {WR }}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{C S}, \overline{U B}$ and $\overline{L B}$ low transition occurs simultaneously with the $\overline{W E}$ low transitions or after the $\overline{W E}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low $\left(\overline{O E}=V_{\mathrm{IL}}\right)$.
7. $\mathrm{D}_{\text {OUT }}$ is the same phase of write data of this write cycle.
. If $\overline{C S}, \overline{U B}$ and $\overline{\mathrm{LB}}$ are low during this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | CS | UB | LB | OE | WE | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | X | X | High Z | Standby |
| Standby | L | H | H | X | X | High Z | Standby |
| Read | L | L | L | L | H | DOUT 1-16 | Active |
| Lower Byte Read | L | H | L | L | H | Dout 1-8 | Active (X8) |
| Upper Byte Read | L | L | H | L | H | DOUT 9-16 | Active (X8) |
| Read | L | L | L | H | H | High Z | Active |
| Lower Byte Read | L | H | L | H | H | High Z | Active (X8) |
| Upper Byte Read | L | L | H | H | H | High Z | Active (X8) |
| Write | L | L | L | X | L | $\mathrm{D}_{\text {IN 1-16 }}$ | Active |
| Lower Byte Write | L | H | L | X | L | $\mathrm{D}_{\text {IN 1-8 }}$ | Active (X8) |
| Upper Byte Write | L | L | H | X | L | $\mathrm{D}_{\text {IN 9-16 }}$ | Active (X8) |

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | TBD | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | TBD | pF |

## NOTE

1. This parameter is sampled and not $100 \%$ tested


## FEATURES:

- High-density 1024 K -bit ( $128 \mathrm{~K} \times 8$ ) CMOS static RAM module
- Equivalent to JEDEC standard for future monolithic $128 \mathrm{~K} \times 8$ static RAMs
- High-speed - 60ns (max.) commercial; 75ns (max.) military
- Low-power consumption; typically less than 500 mW operating, less than $150 \mu \mathrm{~W}$ in standby
- CEMOS ${ }^{\text {Tu }}$ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in the JEDEC standard 32-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components 100\% screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements


## DESCRIPTION:

The IDT8M824 is a $1024 \mathrm{~K}(131,072 \times 8)$ bit high-speed static RAM constructed on a co-fired ceramic substrate using four IDT71256 32K x 8 static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic one megabit static RAMs is achieved by utilization of an on-board decoder that interprets the higher order addresses $\mathrm{A}_{15}$ and $\mathrm{A}_{16}$ to select one of the four $32 \mathrm{~K} \times 8$ RAMs. Extremely fast speeds can be achieved with this technique due to use of 256 K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability technology, CEMOS.
The IDT8M824 is available with maximum access times as fast as 60 ns for commercial and 75 ns for military temperature ranges, with maximum power consumption of 1.0 watts. The circuit also offers a reduced power standby mode. When $\overline{\mathrm{CS}}$ goes high, the circuit will automatically go to a substantially lower power mode with maximum power consumption of only 85 mW .
The IDT8M824 is offered in a 32-pin, 600 mil center sidebraze DIP, adhering to JEDEC standards for one megabit monolithic pinouts, allowing for compatibility with future monolithics.
All inputs and outputs of the IDT8M824 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.
All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883, Class B, as well as being qualified to requirements patterned after Methods 5004 and 5005 , making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN NAMES

| $\mathrm{A}_{0-16}$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{1-8}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| GND | Ground |

## FEATURES:

- High-density $256 \mathrm{~K}(32 \mathrm{~K} \times 8$ ) bit CMOS static RAM module
- Equivalent to JEDEC standard for future monolithic $32 \mathrm{~K} \times 8$ static RAMs
- High-speed - 45ns (max.) commercial; 55ns (max.) military
- Low-power consumption; typically less than 400 mW operating, less than $500 \mu \mathrm{~W}$ in full standby
- Utilizes IDT7164s - high-performance 64 K static RAMs produced with advanced CEMOS ${ }^{\text {TM }}$ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Pin compatible with IDT7M864 (8K x 8 SRAM module)
- Offered in the JEDEC standard 28 -pin, 600 mil wide ceramic sidebraze DIP
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components $100 \%$ screened to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements


## DESCRIPTION:

The IDT8M856 is a 256 K ( $32,768 \times 8$-bit) high-speed static RAM constructed on a co-fired ceramic substrate using four IDT7164 (8192 x 8) static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic 256 K static RAMs is achieved by utilization of an on-board decoder circuit that interprets the higher order address $A_{13}$ and $A_{14}$ to select one of the four $8 \mathrm{~K} \times 8$ RAMs. Extremely fast speeds can be achieved with this technique due to use of 64 K static RAMs and the decoder fabricated in IDT's high-performance, highreliability CEMOS technology.
The IDT8M856 is available with maximum access times as fast as 45 ns for commercial and 55 ns for military temperature ranges, with maximum power consumption of only 880 mW . The circuit also offers a substantially low-power standby mode. When $\overline{C S}$ goes high, the ciruit will automatically go to a standby mode with power consumption of only 83 mW (max.).
The IDT8M856 is offered in a 28 -pin, 600 mil center sidebraze DIP. This provides four times the density of the IDT7M864 ( $8 \mathrm{~K} \times 8$ module) in the same socket with only minor pin assignment changes. In addition, the JEDEC standard for 256K monolithic pinouts has been adhered to, allowing for compatibility with future monolithics.
All inputs and outputs of the IDT8M856 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.
All IDT military module semiconductor components are 100\% processed to the test methods of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATING(1)

| SYMBOL | RATING | COMMERCIAL | MILITARY | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{T}}$ | Power Dissipation | 4.0 | 4.0 | W |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{HL}} \min =-3.0 \mathrm{~V}$ puise width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | TYP. ${ }^{(1)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IL}_{\mathrm{L}} \mathrm{l}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
| \| LO | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC1 }}$ | Operating Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{f}=0$ | - | 80 | 160 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Dynamic Operating Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$, Output Open, $\mathrm{f}=\mathrm{f}$ Max. | - | 80 | 160 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Power Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$ (TTL Level), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Output Open | - | 8 | 15 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Full Standby Power Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { (CMOS Level) } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 0.1 | $12.0^{(2)}$ | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \end{aligned}$ | - | - | $\begin{aligned} & 0.5 \\ & 0.4 \\ & \hline \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 | - | - | V |

NOTES:

1. $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. $I_{\mathrm{SB} 1}$ at commercial temperature $=5 \mathrm{~mA}$.

DATA RETENTION CHARACTERISTICS $\left(T_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN. | TYP.(1) | COM'L MAX. | $\begin{aligned} & \text { MIL } \\ & \text { MAX. } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $V_{\text {CC }}$ for Retention Data |  | 2.0 | - | - | - | V |
| $I_{\text {cCDR }}$ | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 V \\ & V_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \geq 0.2 \mathrm{~V} \end{aligned}$ | - | $\begin{gathered} 6.0^{(2)} \\ 12.0^{(3)} \end{gathered}$ | $\begin{aligned} & 1000^{(2)} \\ & 1500^{(3)} \end{aligned}$ | $\begin{aligned} & 4000^{(2)} \\ & 6000^{(3)} \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {CDR }}$ | Chip Deselect to Data Retention Time |  | 0 | - | - | - | ns |
| $t_{\text {R }}$ | Operation Recovery Time |  | $t_{R C}{ }^{(4)}$ | - | - | - | ns |

## NOTES:

1. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2. at $V_{C C}=2 V$
3. at $V_{C C}=3 V$
4. $t_{\mathrm{RC}}=$ Read Cycle Time

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



SRD7198S/L-005
Figure 1. Output Load


SRD7198S/L-006
Figure 2. Output Load (for $t_{H Z}, t_{L Z}, t_{W Z}$, and $t_{o w}$ )
*Including scope and jig

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | IDT8M856L45 MIN. MAX. | IDT8M856L50 <br> MIN. MAX. | IDT8M856L60 MIN. MAX. | IDT8M856L70 MIN. MAX. | IDT8M856L85 MIN. MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 45 - | 50 - | 60 - | 70 - | 85 - | ns |
| $t_{\text {AA }}$ | Address Access Time | - 45 | - 50 | - 60 | - 70 | - 85 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - 45 | - 50 | - 55 | - 65 | 85 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Select to Output in Low Z | $5 \quad-$ | $5 \quad-$ | $5 \quad-$ | $5 \quad-$ | 5 - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - 25 | - 35 | - 40 | - 45 | - 55 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}$ | Output Enable to Output in Low Z | $5 \quad-$ | $5-$ | $5 \quad-$ | $5 \quad-$ | 5 - | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Chip Select to Output in High Z | - 20 | - 20 | - 20 | - 25 | - 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}$ | Output Disable to Output in High Z | - 20 | - 20 | - 20 | - 25 | - 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | $5 \quad-$ | 5 - | 5 - | 5 - | $5 \quad-$ | ns |
| $\mathrm{t}_{\text {PU }}$ | Chip Select to Power Up Time | 0 - | 0 - | 0 - | 0 - | 0 - | ns |
| $t_{P D}$ | Chip Deselect to Power Down Time | - 45 | - 50 | - 60 | - 70 | 85 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 45 - | 50 - | 60 - | 70 - | 85 - | ns |
| ${ }^{t_{C W}}$ | Chip Select to End of Write | 40 - | 45 - | 50 - | 60 - | 70 - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End or Write | 40 - | 45 - | 50 - | 60 - | 70 - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 5 - | 5 - | 10 - | 10 - | 15 - | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 35 - | 35 - | 40 - | 45 - | 50 - | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 - | 0 - | 0 - | 0 - | $0 \quad-$ | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output High Z | - 20 | - 20 | - 25 | - 30 | - 40 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | 20 - | 20 - | 25 - | 30 - | 40 - | ns |
| $\mathrm{t}_{\mathrm{DH}^{\prime}}$ | Data Hold from Write Time | 5 - | 5 - | 5 - | 5 - | 5 - | ns |
| $\mathrm{t}_{\text {OW }}$ | Output Active from End of Write | 5 - | 5 - | 5 - | 5 - | 5 - | ns |

AC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | IDT8M856L55 MIN. MAX. | IDT8M856L65 MIN. MAX. | IDT8M856L75 MIN. MAX. | IDT8M856L90 <br> MIN. MAX. | IDT8M856L100 MIN. MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ CYCLE |  |  |  |  |  |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 55 - | 65 - | 75 - | $90-$ | 100 - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time | - 55 | - 65 | - 75 | - 90 | - 100 | ns |
| $t_{\text {ACS }}$ | Chip Select Access Time | - 55 | - 55 | - 65 | - 80 | - 90 | ns |
| $\mathrm{t}_{\mathrm{CLZ}}$ | Chip Select to Output in Low Z | 5 - | 5 - | 5 - | 5 - | 5 - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Valid | - 40 | - 45 | - 50 | - 60 | - 65 | ns |
| $\mathrm{t}_{\mathrm{OLZ}}$ | Output Enable to Output in Low $\mathbf{Z}$ | $5-$ | 5 - | 5 - | 5 - | 5 - | ns |
| ${ }^{\text {che }}$ | Chip Select to Output in High Z | - 20 | - 25 | - 30 | - 35 | 40 | ns |
| $\mathrm{t}_{\mathrm{OHz}}$ | Output Disable to Output in High Z | - 20 | - 25 | - 30 | - 35 | - 40 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 - | 5 - | 5 | 5 - | 5 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Select to Power Up Time | 0 - | 0 - | 0 - | 0 - | 0 - | ns |
| $t_{\text {PD }}$ | Chip Deselect to Power Down Time | - 55 | - 65 | 75 | - 90 | - 100 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 55 - | 65 - | 75 - | 90 - | 100 | ns |
| ${ }^{\text {cW }}$ | Chip Select to End of Write | 50 - | 55 - | 65 | 75 - | 85 | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End or Write | 50 - | 55 - | 65 - | 75 - | 85 - | ns |
| $t_{\text {AS }}$ | Address Setup Time | 5 - | 10 - | 10 - | 15 - | 15 | ns |
| ${ }^{\text {wp }}$ | Write Pulse Width | 40 | 45 - | 45 | 50 - | 55 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 - | 0 - | 0 - | 0 - | 0 | ns |
| $t_{\text {WHZ }}$ | Write Enable to Output High Z | - 25 | - 30 | - 40 | - 50 | - 50 | ns |
| $t_{\text {DW }}$ | Data to Write Time Overlap | 25 - | $30-$ | 35 | 45 - | 45 - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 5 - | 5 - | 5 - | 5 - | 5 - | ns |
| tow | Output Active from End of Write | 5 - | 5 - | 5 - | 5 - | 5 - | ns |

TIMING WAVEFORM OF READ CYCLE NO. 1(1)


SSD8M856-004

TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


SRD7198S/L-008

TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


SRD7198S/L-009

## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V_{\mathrm{IL}}$
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{tL}}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (1)


TIMING WAVEFORM OF WRITE CYCLE NO. $\mathbf{2}^{(1,6)}$


NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap ( $t_{\text {wp }}$ ) of a low $\overline{\mathrm{CS}}$.
3. $\mathrm{t}_{\mathrm{WR}}$ is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with the $\overline{W E}$ low transitions or after the $\overline{W E}$ transition, outputs remain in a high impedance state.
6. $\overline{O E}$ is continuously low ( $\overline{O E}=V_{1 L}$ ).
7. $\mathrm{D}_{\mathrm{QUT}}$ is the same phase of write data of this write cycle.
8. If $\stackrel{C S}{C S}$ is low during this period, $I / O$ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them. 9. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is sampled and not $100 \%$ tested.

## TRUTH TABLE

| MODE | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { WE }}$ | OUTPUT | POWER |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High $Z$ | Standby |
| Read | L | L | H | D $_{\text {OUT }}$ | Active |
| Read | L | H | H | High $Z$ | Active |
| Write | L | X | L | D IN | Active |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER(1) | CONDITIONS | TYP. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 26 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7MP624S | Consult Factory |  |  |  |
| IDT7M134S70C | 70 | 380 | D58 | Com'l. |
| IDT7M134S90C | 90 |  |  |  |
| IDT7M134S90CB |  |  |  | Mil. |
| IDT7M134S100C | 100 | 380 | D58 | Com'l. |
| IDT7M134S100CB |  |  |  | Mil. |
| IDT7M134S120C | 120 | 380 | D58 | Com'l. |
| IDT7M135S120CB |  |  |  | Mil. |
| IDT7M134S140CB | 140 | 380 | D58 | Mil. |
| IDT7M135S70C | 70 | 640 | D58 | Com'l. |
| IDT7M135S90C | 90 | 640 | D58 | Com'l. |
| IDT7M135S90CB |  |  |  | Mil. |
| IDT7M135S100C | 100 | 640 | D58 | Com'l. |
| IDT7M135S100CB |  |  |  | Mil. |
| IDT7M135S120C | 120 | 640 | D58 | Com'l. |
| IDT7M135S120CB |  |  |  | Mil. |
| IDT7M135S140CB | 140 | 640 | D58 | Mil. |
| IDT7M136 | Consult Factory |  |  |  |
| IDT7M137 | Consult Factory |  |  |  |
| IDT7M144S70C | 70 | 380 | D58 | Com'l. |
| IDT7M144S90C | 90 | 380 | D58 | Com'l. |
| IDT7M144S90CB |  |  |  | Mil. |
| IDT7M144S100C | 100 | 380 | D58 | Com'l. |
| IDT7M144S100CB |  |  |  | Mil. |
| IDT7M144S120C | 120 | 380 | D58 | Com'l. |
| IDT7M144S120CB |  |  |  | Mil. |
| IDT7M144S140CB | 140 | 380 | D58 | Mil. |
|  |  |  |  |  |
| IDT7M145S70C | 70 | 640 | D58 | Com'l. |
| IDT7M145S90C | 90 | 640 | D58 | Com'l. |
| IDT7M145S90CB |  |  |  | Mil. |
| IDT7M145S100C | 100 | 640 | D58 | Com'l. |
| IDT7M145S100CB |  |  |  | Mil. |
| IDT7M145S120C | 120 | 640 | D58 | Com'l. |
| IDT7M145S120CB |  |  |  | Mil. |
| IDT7M145S140CB | 140 | 640 | D58 | Mil. |
|  |  |  |  |  |
| IDT7M203S40C | 40 | 176 | D28-1 | Com'l. |
| IDT7M203S50C | 50 | 176 | D28-1 | Com'l. |
| IDT7M203S50CB |  | 230 |  | Mil. |


| ORDER PART NUMBER | SPEED (ns) | $\mathrm{I}_{\mathrm{cc}}^{(\mathrm{mA})} \text { (MAX.) }$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7M203S55C | 55 | 176 | D28-1 | Com'l. |
| IDT7M203S55CB |  | 230 |  | Mil. |
| IDT7M203S65C | 65 | 176 | D28-1 | Com'l. |
| IDT7M203S65CB |  | 230 |  | Mil. |
| IDT7M203S100C | 100 | 176 | D28-1 | Com'l. |
| IDT7M203S100CB |  | 230 |  | Mil. |
| IDT7M203S140C | 140 | 176 | D28-1 | Com'l. |
| IDT7M203S140CB |  | 230 |  | Mil. |
|  |  |  |  |  |
| IDT7M204S40C | 40 | 176 | D28-1 | Com'l. |
| IDT7M204S50C | 50 | 176 | D28-1 | Com'l. |
| IDT7M204S50CB |  | 230 |  | Mil. |
| IDT7M204S55C | 55 | 176 | D28-1 | Com'l. |
| IDT7M204S55CB |  | 230 |  | Mil. |
| IDT7M204S65C | 65 | 176 | D28-1 | Com'l. |
| IDT7M204S65CB |  | 230 |  | Mil. |
| IDT7M204S100C | 100 | 176 | D28-1 | Com'l. |
| IDT7M204S100CB |  | 230 |  | Mil. |
| IDT7M204S140C | 140 | 176 | D28-1 | Com'l. |
| IDT7M204S140CB |  | 230 |  | Mil. |
|  |  |  |  |  |
| IDT7M205 | Consult Factory |  |  |  |
|  |  |  |  |  |
| IDT7M206 | Consult Factory |  |  |  |
|  |  |  |  |  |
| IDT7M624S30C | 30 | x4 $=1100$ | D40-1 | Com'l. |
|  |  | $x 8=1380$ |  |  |
|  |  | $x 16=1950$ |  |  |
| IDT7M624S45C | 45 | $x 4=1100$ | D40-1 | Com'l. |
|  |  | $x 8=1380$ |  |  |
|  |  | $\times 16=1950$ |  |  |
| IDT7M624S45CB |  | $x 4=1100$ |  | Mil. |
|  |  | $x 8=1380$ |  |  |
|  |  | $\times 16=1950$ |  |  |
| IDT7M624S55C | 55 | $\times 4=1100$ | D40-1 | Com'l. |
|  |  | $x 8=1380$ |  |  |
|  |  | $\times 16=1950$ |  |  |
| IDT7M624S55CB |  | $\times 4=1100$ |  | Mil. |
|  |  | $x 8=1380$ |  |  |
|  |  | $\mathrm{x} 16=1950$ |  |  |
| IDT7M624S65C | 65 | $\mathrm{x} 4=1100$ | D40-1 | Com'l. |
|  |  | $x 8=1380$ |  |  |
|  |  | $\times 16=1950$ |  |  |



| ORDER PART NUMBER | SPEED <br> (ns) | $\underset{(\mathrm{mA})}{\mathrm{I}_{\mathrm{cc}} \text { (MAX.) }}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT7M856S55CB | 55 | 380 | D28-3 | Mil. |
| IDT7M856S60C | 60 | 380 | D28-3 | Com'l. |
| IDT7M856S65CB | 65 | 380 | D28-3 | Mil. |
| IDT7M856S70C | 70 | 380 | D28-3 | Com'l. |
| IDT7M856S75CB | 75 | 380 | D28-3 | Mil. |
| IDT7M856S85C | 85 | 380 | D28-3 | Com'l. |
| IDT7M856S90CB | 90 | 380 | D28-3 | Mil. |
| IDT7M856S100CB | 100 | 380 | D28-3 | Mil. |
|  |  |  |  |  |
| IDT7M864L65C | 65 | 180 | D28-3 | Com'l. |
| IDT7M864L75C | 75 | 180 | D28-3 | Com'l. |
| IDT7M864L75CB |  |  |  | Mil. |
| IDT7M864L85C | 85 | 180 | D28-3 | Com'l. |
| IDT7M864L85CB |  |  |  | Mil. |
| IDT7M864L120C | 120 | 180 | D28-3 | Com'l. |
| IDT7M864L120CB |  |  |  | Mil. |
| IDT7M864L150C | 150 | 180 | D28-3 | Com'l. |
| IDT7M864L150CB |  |  |  | Mil. |
| IDT7M864L200C | 200 | 180 | D28-3 | Com'l. |
| IDT7M864L200CB |  |  |  | Mil. |
|  |  |  |  |  |
| IDT7M912S45C | 45 | 1080 | D40-1 | Com'l. |
| IDT7M912S55C | 55 | 1080 | D40-1 | Com'l. |
| IDT7M912S55CB |  |  |  | Mil. |
| IDT7M912S65C | 65 | 1080 | D40-1 | Com'l. |
| IDT7M912S65CB |  |  |  | Mil. |
| IDT7M912S85C | 85 | 1080 | D40-1 | Com'l. |
| IDT7M912S85CB |  |  |  | Mil. |
| IDT7M912S100CB | 100 | 1080 | D40-1 | Mil. |
|  |  |  |  |  |
| IDT8MP612S |  | Consult | Factory |  |
|  |  |  |  |  |
| IDT8MP624S |  | Consult | Factory |  |
|  |  |  |  |  |
| IDT8MP628S |  | Consult | Factory |  |
|  |  |  |  |  |
| IDT8MP656S |  | Consult | Factory |  |
|  |  |  |  |  |
| IDT8MP824S |  | Consult | Factory |  |
|  |  |  |  |  |
| IDT8M612S |  | Consult | Factory |  |
|  |  |  |  |  |
| IDT8M624S |  | Consult | Factory |  |
|  |  |  |  |  |
| IDT8M628S50C | 50 | $\times 8=170$ | D40-1 | Com'l. |
|  |  | x16 $=300$ |  |  |
| IDT8M628S60C | 60 | x8 $=170$ | D40-1 | Com'l. |
|  |  | x16 $=300$ |  |  |
| IDT8M628S60CB |  | x8 $=170$ |  | Mil. |
|  |  | $\times 16=300$ |  |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\left.\mathrm{I}_{\mathrm{cc}}^{(\text {MAX. }}\right)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT8M628S70C | 70 | $x 8=170$ | D40-1 | Com'l. |
|  |  | $\times 16=300$ |  |  |
| IDT8M628S70CB |  | $x 8=170$ |  | Mil. |
|  |  | $\times 16=300$ |  |  |
| IDT8M628S85C | 85 | $x 8=170$ | D40-1 | Com'l. |
|  |  | $\times 16=300$ |  |  |
| IDT8M628S85CB |  | $x 8=170$ |  | Mil. |
|  |  | $\times 16=300$ |  |  |
| IDT8M628S100CB | 100 | $x 8=170$ | D40-1 | Mil. |
|  |  | $\times 16=300$ |  |  |
| IDT8M656S50C | 50 | $x 8=200$ | D40-1 | Com'l. |
|  |  | $\times 16=330$ |  |  |
| IDT8M656S60C | 60 | $x 8=200$ | D40-1 | Com'l. |
|  |  | $\times 16=330$ |  |  |
| IDT8M656S60CB |  | $x 8=200$ |  | Mil. |
|  |  | $\times 16=330$ |  |  |
| IDT8M656S70C | 70 | $x 8=200$ | D40-1 | Com'l. |
|  |  | $\times 16=330$ |  |  |
| IDT8M656S70CB |  | $x 8=200$ |  | Mil. |
|  |  | $\times 16=330$ |  |  |
| IDT8M656S85C | 85 | $x 8=200$ | D40-1 | Com'l. |
|  |  | $\times 16=330$ |  |  |
| IDT8M656S85CB |  | $x 8=200$ |  | Mil. |
|  |  | $\times 16=330$ |  |  |
| IDT8M656S100CB | 100 | $\mathrm{x} 8=200$ | D40-1 | Mil. |
|  |  | $\mathrm{x} 16=330$ |  |  |
| IDT8M824S |  | Consult | Factory |  |


| ORDER PART NUMBER | SPEED (ns) | $\underset{(\mathrm{mA})}{\mathrm{I} \mathrm{Cc}(\mathrm{MAX} .)}$ | PACKAGE TYPE | OPER. TEMP. |
| :---: | :---: | :---: | :---: | :---: |
| IDT8M856L45C | 45 | 160 | D28-3 | Com'l. |
| IDT8M856L50C | 50 | 160 | D28-3 | Com'l. |
| IDT8M856L55CB | 55 | 160 | D28-3 | Mil. |
| IDT8M856L60C | 60 | 160 | D28-3 | Com'l. |
| IDT8M856L65CB | 65 | 160 | D28-3 | Mil. |
| IDT8M856L70C | 70 | 160 | D28-3 | Com'l. |
| IDT8M856L75CB | 75 | 160 | D28-3 | Mil. |
| IDT8M856L85C | 85 | 160 | D28-3 | Com'l. |
| IDT8M856L90CB | 90 | 160 | D28-3 | Mil. |
| IDT8M856L100CB | 100 | 160 | D28-3 | Mil. |
|  |  |  |  |  |
| IDT8M864L65C | 65 | 180 | D28-3 | Com'l. |
| IDT8M864L75C | 75 | 180 | D28-3 | Com'l. |
| IDT8M864L75CB |  |  |  | Mil. |
| IDT8M864L85C | 85 | 180 | D28-3 | Com'l. |
| IDT8M864L85CB |  |  |  | Mil. |
| IDT8M864L120C | 120 | 180 | D28-3 | Com'l. |
| IDT8M864L120CB |  |  |  | Mil. |
| IDT8M864L150C | 150 | 180 | D28-3 | Com'l. |
| IDT8M864L150CB |  |  |  | Mil. |
| IDT8M864L200C | 200 | 180 | D28-3 | Com'l. |
| IDT8M864L200CB |  |  |  | Mil. |

Integrated
Device Technology

## General Product Information

## GENERAL PRODUCT INFORMATION TABLE OF CONTENTS

CONTENTS PAGE
General Product Information
Application Notes
AN-01 Understanding the IDT7201/02 FIFO ..... 8-1
AN-02 Dual-Port RAMs Simplify Communication in Computer Systems ..... 8-9
AN-03 Trust Your Data with a High-Speed CMOS 16-, 32- or 64-Bit EDC ..... 8-19
AN-04 High-Speed CMOS TTL-Compatible Number-Crunching Elements for Fixed and Floating Point Arithmetic ..... 8-27
AN-05 Separate I/O RAMs Increase Speed and Reduce Part Count ..... 8-33
AN-06 16-Bit CMOS Slices — New Building Blocks Maintain Microcode Compatibility Yet Increase Performance ..... 8-38
AN-07 Cache Tag RAM Chips Simplify Cache Memory Design ..... 8-44
Tech Note Using Two Chip Selects on the IDT7198 ..... 8-53
Article Reprints
CMOS Logic with Bipolar-enhanced I/O Rivals Fast TTL Gates ..... 8-55
High-density Modules Suit Military Applications ..... 8-61
High-speed FIFOs Contend with Widely Differing Data Rates ..... 8-67
16x16-Bit Multipliers Fabricated in CMOS Rival the Speed of Bipolars ..... 8-71
Quality Conformance ProgramCommitment to Quality8-76
Summary Plastic Processing Flow ..... 8-77
Summary of Monolithic Hermetic Product Processing Flow ..... 8-83
Improved Tolerance of Integrated Device Technology Products for High-Radiation Environments ..... 8-90
System Considerations in the Testing of Fast CMOS Devices ..... 8-92
Thermal Performance Data of Integrated Device Technology Packages ..... 8-93
Package Diagram Outlines ..... 8-95
General Ordering Information ..... 8-113
Factory Direct Offices, Domestic and International Representatives, Authorized Distributors ..... 8-114

By Michael J. Miller

## INTRODUCTION

This article discusses several different types of FIFO queues, their implementation, their performance and their use. Data, or information in computers, is processed as words or bytes in a predominantly serial fashion. There are producers and consumers of information that are connected by busses. Often there is a mismatch in the rate at which data is produced and the rate at which it can be accepted. The data is therefore buffered in serial lists until it can be used. The serial lists are stored in memory and require overhead to maintain them. These First-In-First-Out (FIFO) structures can be implemented at many levels from all software to all hardware. The software implementations are often the most flexible but yield the lowest performance. The hardware implementations, while less flexible, give the highest performance.

## QUEUES

The elements of any computer or controller can be divided into three categories in relation to information: transformation, storage and transfer. Logic gates transform and combine information, memory elements store information and wires transfer information between the other elements.

Memory can be viewed as an element which transfers information with respect to time. The simplest of memory elements are latches and registers. RAMs are dense arrays of latches. While RAMs allow for dense information storage, they require an address to access individual pieces of information in the array. Therefore, addresses (information) must be generated and stored in order to access the desired information. The addresses are stored in programs and data structures such as linked lists.

Queues are a special organization of dense arrays of latches. Queues are a linear organization of groups of latches. Access to the linear string is restricted to either end. While RAMs allow for random access of any data in the array at any point in time, they require address inputs. Queues on the other hand, don't have an address thus avoiding the address generation and storage overhead. Queues can be divided into two categories: FIFOs and LIFOs.

Queues can be observed in the world about us. FIFO is an acronym for "First-In-First-Out". They can be observed in a bank line-up where customers enter at the end of a line and, after some wait, are serviced at the other end. The FIFO queue provides a mechanism by which customers, which arrive at an erratic rate, can wait until a teller can accommodate them.

LIFO is an acronym for "Last-In-First-Out". We can observe this phenomenon in the work place. As a person is working at a desk, interrupts occur. A higher priority interrupt such as a phone call or a request from people higher in management will cause the person to drop the work on the desk and start a new task. When the higher priority task is accomplished, the interrupted task on the desk is resumed. Depending on how many interrupts of sequentially higher priority tasks come in during the day, the stack of tasks on the desk grows. Another time honored example is the stacks of trays at the cafeteria. As trays are washed they are placed on a spring loaded elevator which sinks down to accommodate the new trays. When new customers enter the food line, trays are removed from the stack.

As can be seen in the above examples, queues are used to buffer between the flows of consumers and distributors of services. Groups of computing elements can be divided into consumers and producers of information with rates that must be matched. For example, a rotating Winchester disk is a source of information that must be serviced at a rate that may not be easily matched by the CPU which is consuming the information through the use of a data bus.

## SIMPLE FIFO

The implementation of FIFOs is varied and presents many trade-offs. The simplest design treats the FIFO as a fixed number of memory elements in a linear array. When data is written (pushed) in at one end, all of the rest of the elements shift their data over to their neighbor at the same time. One can visualize (Figure 1) the structure as a shift register. The same structure can be implemented in software where the program manages an array of memory locations in RAM. To push data into the queue the program must first start by moving the contents of the next to the last location into the last location. The algorithm continues from the last to the first location. When all of the data has been rippled down, the first location in the queue will be vacated. The data to be pushed into the queue is written into that vacated location.

An improvement in the software solution could be made with the introduction of a pointer. A pointer is a variable which contains an address. The pointer would identify a location from which to read the output of the FIFO. When a new piece of


Figure 1. Hardware implementation of a fixed length FIFO.
information is written, it would go into the location identified by the pointer after which the pointer would be incremented. The pointer now points at the new output data. When the pointer reaches the end of the array, the next increment would be replaced by setting the pointer to the beginning of the array. The obvious advantage is that the program does less work and therefore is faster. This software technique is called a circular queue with one pointer. (See Figure 2.)

## FIXED LENGTH FIFO: NO FALL-THROUGH

The FIFO described previously is called a Fixed Length FIFO and has the characteristic that it takes N cycles for a piece of information that was placed into it to emerge out of it. The number $N$ is the number of locations in the FIFO. This implementation also has the characteristic that, when first started after power up, it will produce unknown data for N cycles until the first valid data arrives at the output. The latency is therefore N read/write cycles. The fixed length FIFO does not allow for differences between the rate of input and output rates. This type of FIFO is used where the arrival of data at the output is delayed to match parallel paths in a pipelined system.

## VARIABLE LENGTH FIFO

The variable length FIFO solves the rate mismatch problem but requires more overhead to implement. Where the fixed length FIFO is like a steel pipe which information is fed through and has a fixed number of locations, the variable length FIFO is like a rubber hose that can stretch; holding from one to many items. The items are removed at will instead of being required to at write time. Every variable length system has a limit and therefore must signal when it is at capacity and must be serviced before bursting.

## FALL-THROUGH FIFOs

In the real world of silicon and aluminum there is no such thing as rubber. Variable length FIFOs must therefore be implemented using fixed length queues. This fact creates some limitations which translate into trade-offs. The traditional hardware implementation uses two sets of shift registers. One set is used to hold the data in much the same way as in the fixed length FIFO. Data that is placed in the top emerges at the bottom. There is a second


Figure 2. Circular queue with one pointer
a) As it is in memory.
b) Logical view.
shift register that functions in parallel. The second shift register contains flags that indicate whether the associated data element at the same chronological position in the data queue is valid data or not. When data is written into the top location of the data queue, a true flag is placed into the "valid bit" queue. The variable length quality is achieved by allowing the data and its associated valid bit to "sink down" into the next location below it if there is no valid data in that location (see Figure 3). In this way valid data "sinks" to the bottom of the queue and stacks up in much the same way as pearls being dropped into a narrow tube filled with oil. The clocking of data down through the queue is controlled by an internal self-generated clock. The maximum latency or fallthrough time is a product of the number of cells in the queue and the internal clock cycle length. This approach meets the requirement that differing rates may be accommodated. The valid bit data is brought out in parallel with the queue data. The valid bit data tells the consumer when valid data is present, thus avoiding the start-up period of invalid data as in the previous implementation of the fixed length FIFO. Examples of this approach are the shorter FIFOs such as the MMI 67401. Fall-through FIFOs tend to have very long undesirable fall-through times if the FIFO is deep.
The software approach could be designed to mirror the typical hardware approach by working with two arrays. One for the data and one of the valid bits. That approach uses too much memory. An alternate could use a wider array which sarried the valid bit with the data. The algorithm would then start at the end of the array and pass to the front, advancing all elements which were valid to the end of the array until all valid data was collected at the end of the array. This approach would be very costly in terms of CPU cycles for what is achieved. There is a fall-through latency which is a product of the time to execute the updated software loop times the number of locations in the queue.

## TWO-POINTER FIFO

A more economical approach would utilize two pointers and one array that was as wide as the data. One pointer would point to


Figure 3. Classical FIFO architecture.
the location at which new data is written into. The second pointer identifies where data is to be read from for output from the queue (see Figure 4). When either pointer is used to access a location, it is incremented. When a pointer is incremented to the last location in the array, the next increment will be substituted with a reset of the pointer to the beginning of the array. The logical view of this structure is a circular queue with a read and a write pointer. This approach results in a much shorter fall-through time while still achieving the variable length feature. The fall-through time is the time that it takes to invoke the software to write the data into the queue, plus the time that it takes to invoke the software to read


Figure 4. Circular queue with two pointers
a) As it is in memory.
b) Logical view.


Figure 5. Functional Block diagram of IDT7201/7202 FIFO.
the data out of the queue. While this is much better than the previous approach, it still requires a reasonable amount of time to accomplish.

## TODAY'S HIGH SPEED FIFOs

The hardware approach, which is used by the IDT7201 and IDT7202 devices, utilizes the software concepts demonstrated in the previous approach but at very fast hardware speeds (50ns typical military). The block diagram in Figure 5 shows the two pointers which locate where reading and writing is to take place in the queue (RAM Array). There is added logic which provides status about the queue: empty ( $\overline{\mathrm{EF}}$ ), half full $(\overline{\mathrm{HF}})$ and full ( $\overline{\mathrm{FF}}$ ) ( means an active LOW signal). Two pins, one input ( $\overline{\mathrm{XI}})$ and one output ( $\overline{\mathrm{XO}}$ ), provide for unlimited expansion while still maintaining the 50ns fall-through time. This part functions identically to the software approach utilizing the two pointers. When either pointer reaches the last location, it is reset to the first location thus achieving a circular queue via a wraparound approach. The status flags reflect the count of how many valid pieces of data are in the queue. After the device is reset, the empty flag ( $\overline{E F}$ ) is asserted. As soon as a datum is written into the queue, the empty flag is deasserted. The empty flag is not asserted again until all pieces of data have been read from the queue. When the count of data elements reaches one-half the number of locations in the RAM array, the half full flag ( $\overline{\mathrm{HF}) \text { is asserted. If a read is performed }}$ which reduces the count to just below the ha!f way count, then the $(\overline{\mathrm{HF}})$ is deactivated. The full flag is asserted when the count of data elements is exactly equal to the number of locations in the RAM array, thus flagging that there are no more empty locations in the queue.

## WIDER FIFOs

Applications may vary widely as to the width and depth of the FIFO required. If an application's maximum requirement is 1024 locations or less and 9 bits in width or less, then the IDT7202 will fit. Wider word widths can be achieved by connecting two or more devices in parallel (control signals). The status flags can be detected from any one device because each device is working in lock step parallel. Figure 6 shows an example of an 18 bit-word composed of two IDT7201/7202 devices. The older classical architecture would require more external circuitry to match the Input Ready and Output Ready signals to account for differences in the internal self-generated clock frequencies. RAM-based FIFOs, such as the IDT7201/7202, do not have this problem.

## DEEPER FIFOs

Some applications require deeper FIFOs. In the older architecture, deeper FIFOs mean longer fall-through times because they are connected end to end. The time increases in direct proportion to the number of devices. For example two devices yield a maximum fall-through time of twice that of one device. This can make some applications of FIFOs impractical or totally unusable.

With the two pointer approach used in the IDT7201/7202, the data input busses are connected together and the data output busses are common. This produces a parallel architecture (see Figure 7) as opposed to the serial approach above. The parallel structure is analogous to cascading standard RAM devices to achieve deeper memories.

Since FIFOs do not have chip selects and external decoding mechanisms, the task of choosing which device is selected must be provided for internally. The control (in the IDT7201/7202) is achieved through a unique serial structure. The first (or master)

FIFO is identified by grounding the $\overline{\mathrm{FL}}$ input. All other FIFOs in the structure must have the $\overline{\mathrm{FL}}$ input pulled up to $\mathrm{V}_{\mathrm{CC}}$. The $\overline{\mathrm{XO}}$ output of the first FIFO is connected to the $\overline{\mathrm{XI}}$ input on the next FIFO in the queue. The $\overline{X O}$ output of that FIFO is connected to the $\overline{X I}$ input of the next and so on until the $\overline{X O}$ output of the last FIFO is connected to the $\overline{\mathrm{XI}}$ input of the first FIFO (see Figure 7).

After reset, the active read and write pointers are in the first device. When the write pointer has progressed to the end of the first FIFO device, it outputs a pulse on $\overline{\mathrm{XO}}$ which activates the write pointer at the beginning of the next device and simultaneously deactivates the write pointer in the first device. Thus, write enable control is passed to the second device. When the


Figure 6. IDT7201/7202 FIFO Word-Width Expansion.


Figure 7. IDT7201/7202 FIFO Word-Depth Expansion.
active read pointer reaches the end of the first device, it terminates and activates the read pointer in the next device with another pulse on the $\overline{\mathrm{XO}}$ output of the first device. Figure 8 shows the progression of read and write pointers across two devices. In this ring structure, the read pointer is always chasing the write pointer. The pointer enable crosses the device boundaries via sending an $\overline{\mathrm{XO}}$ pulse onto the next device. This continues in a circular queue fashion.


Figure 8. Example on $\overline{\mathrm{XO}} / \overline{\mathrm{XI}}$ expansion scheme.
The IDT7201/7202 has been designed such that the read and write pointer can never cross over each other even in the cascade mode. The $\overline{X O}$ pulse is synchronous with read and write. When the last location is read or written, the $\overline{\mathrm{XO}}$ output goes low with the read or write enable input and back high with the read or write enable. To see why there is no conflict even though reads and writes are asynchronous, the usage must be examined. The case of concern is when the FIFO is empty and the read and write pointers are at the last location. It must be realized that the consumer will not read until the empty flag is deasserted. The empty flag output will go high after the write pulse has gone high again thus ensuring that the $\overline{\mathrm{XO}}$ pulse, indicating the write pointer, has been passed on to the next device. The consumer will then read the last location causing another pulse on $\overline{\mathrm{XO}}$ which will transfer the read pointer (see Figure 9).

There is one special case regarding read flow-through mode (discussed below). In this mode the consumer can anticipate the write, by producer, by lowering the read enable input. In this case the $\overline{\mathrm{XO}}$ input does not go low with read enable. When write enable is lowered, $\overline{X O}$ goes low. $\overline{X O}$ goes high with write enable. At this point the empty flag is cleared, thus signaling to the consumer to terminate the read after the appropriate period
specified in the data sheet. During this period the $\overline{X O}$ output, which went high at the end of the write enable pulse, has lowered again. When the read enable is raised by the consumer, the $\overline{\mathrm{XO}}$ output goes high. In this way two pulses on $\overline{\mathrm{XO}}$ are assured (see Figure 9).


Figure 9. Generation on XO output when the FIFO is empty. a) Regular case. b) The read-flow through case.

Two examples of the IDT7201/7202 in expanded depth configuration are available from IDT commercially. The IDT7M203/204 are Subsystems modules which incorporate onto one ceramic substrate four FIFO LCCs and the $\overline{\mathrm{EF}} \& \overline{\mathrm{FF}}$ "OR" gating to produce $2 \mathrm{~K} \times 9$ and $4 \mathrm{~K} \times 9$ FIFOs. The Subsystem module has a lead frame which pins out like the 28 -pin 0.6 inch IDT7201/7202. This allows for a plug compatible $4 \mathrm{Kx9}$ FIFO in one socket.

## SPECIAL FEATURES OF IDT7201/7202

The architecture used in the IDT7201/7202 provides some features that distinguish it from FIFOs with other architectures. One outstanding feature is the dual port implementation of the RAM array. The RAM is designed in such a way that the read and write ports are separate, allowing for simultaneous asynchronous reads and writes with no hand shaking or arbitration. In the classical architecture the consumer and producer circuits must monitor ready flags for each access.

The IDT7201/7202 support a retransmit function. In the single device solution, the $\overline{F L} / \overline{R T}$ input may be pulsed low signaling a retransmit.

A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. READ ENABLE $(\overline{\mathrm{R}})$ and WRITE ENABLE $(\bar{W})$ must be in the high state during retransmit. This feature is useful when less than $512 / 1024$ writes are performed between resets. The retransmit feature is not compatible with Depth Expansion Mode and will affect HALF FULL FLAG ( $\overline{\mathrm{HF}}$ ) depending on the relative locations of the read and write pointers. For example in a communications application, during transmission of a message, the receiver may request a retransmit of the message. This can be accomplished by always starting new messages at the beginning of the queue via a pulse on the reset input. If and when the retransmit request arrives, the $\overline{F L} / \overline{R T}$ line is pulsed. The read pointer is repositioned at the beginning of the queue. The message producer may continue to write more of the same message into the queue as the retransmit
of the message continues. The retransmit can happen as many times as desired. At the start of the next complete message, the reset line ( $\overline{\mathrm{RS}}$ ) must be pulsed after the successful acknowledge by the receiver. The reset ensures that the new message will be placed in the FIFO at the start of internal queue. It should be noted that, when retransmit is possible, messages cannot be bigger than the maximum size of the queue. If the message is longer than the queue, even though the read pointer has progressed far enough to accommodate the extra data, resetting the read pointer back to the beginning with retransmit will produce data from the end of message instead of the beginning.

This architecture supports flow-through modes. In the read flow-through mode, when the buffer is empty, the consumer can anticipate the write, by the producer at the other end, by lowering the read input. When the empty flag ( $\overline{\mathrm{EF}}$ ) goes false, the consumer circuitry can terminate the early read cycle by reading the data and deasserting the read signal. The read input must go high for a brief period in order to clock the read pointer. The read flow-through mode avoids the standard sequence of monitoring flag going high before hitting a read cycle.

The write flow-through mode is a mode that is employed when the FIFO is full. The producer can anticipate a read by the consumer by lowering the write input before the read. When the full flag ( $\overline{\mathrm{FF}})$ raises, the producer knows that the consumer has read a location, thus freeing up a location that can receive the new data. The producer then raises the write input which actually writes the data into the RAM array. This flow-through mode avoids the overhead of monitoring the full flag before initiating a write cycle.

The IDT7201 is pin and functionally compatible with the Mostek MK4501, thus serving as an alternate source. The IDT7202 gives the same functionality as the IDT7201 but is twice as deep ( $1024 \times 9$ ). The IDT7202 is the largest FIFO made with the zero fall-through time architecture making it the logical choice for FIFO applications.

## SOFTWARE VERSUS <br> HARDWARE SOLUTIONS

With every application involving a computer or programmed controller, the designer can trade off between performing certain functions in software or hardware. In general, the software solution is a more flexible design (easily changed) but performs the task more slowly. The hardware solution is less flexible but performs the task very fast.

To clarify these concepts, a discussion of an application and how it could be solved at the various levels from software to hardware is beneficial. A good example is a file server. The server could be connected to a Local Area Network (LAN) and, on the other side, to a Winchester disk drive. Both I/O connections demand attention at unpredictable intervals and must be serviced on demand or data is lost.

If the data rate of both interfaces is sufficiently low, a total software solution might be considered. The data rate would have to be low enough such that the software code could poll the status of either I/O port. As data arrives it could be placed into software FIFO queues. When a full record is buffered, then processing would commence. During the processing, the I/O ports must still be monitored as another user on the LAN might make a request (see Figure 10). It is doubtful that a total software solution could be designed for the server application that would have acceptable system performance.

The next approach to consider might be to include hardware interrupts. Interrupts allow for one task to be running and almost immediately switching to an I/O service routine. Interrupts are something like a hardware subroutine call. This scheme would use the interrupt mechanism to call routines to move data to and from the I/O ports and the software FIFO queues. The overhead of constantly polling the I/O port status flags would be eliminated, thus allowing for higher system performance. An asynchronoustype problem is introduced with interrupts. To use interrupts properly, the I/O service routines may be called at any instance. Therefore, the interrupt routines must be designed in such a way that they do not destroy data that the interrupted task might be using. Usually, the routines must be careful to save the state of the machine, perform their task and restore the state of the machine. The extra code to maintain the state of the machine is an overhead that is not in the polled solution. Worse yet, saving the state of the machine may be too much overhead to allow for an interrupt during a time-critical piece of code. Because interrupts may not be acceptable at certain points in the code, the programmer must insert code to disable and re-enable interrupts around the critical sections.

Where the polling scheme provides a solution which has a more easily definable sequence of execution, the interrupt solution is indefinite. The programmer must spend a lot more time proving that all possible sequences caused by random interrupts will produce desirable results. Because interrupts may not be acceptable at certain points in the code, the programmer must insert code to disable and re-enable interrupts around the critical sections. The interrupt disable solution not only cuts performance by not accepting I/O during some periods, but also adds more overhead with the maintenance of the interrupt enable mechanism. In some sense, interrupts can be to software what the meta-stable flip-flop problem is to hardware.

The interrupt solution can be moved out of the software and more into the hardware realm through the use of a technique called Direct Memory Access (DMA). The DMA solution is provided by a block of circuitry which monitors the I/O ports. When the port requires attention, the DMA logic interrupts the current task at the bus transfer level and steals a memory cycle to transfer the data to or from the port and the FIFO queue in memory. The task that is running on the processor misses only a few memory cycles now and again which is much less than in the interrupt scheme where a whole subroutine of many memory cycles was executed to transfer each element of data. The DMA solution is not for free. DMA controllers are complex devices which must be programmed as well as designed into the bus structure. The DMA mechanism can only serve one source at any given instance in time thus still being a bottleneck in throughput.

So far, each solution proposed has moved the mechanism that feeds data to or from FIFOs in program memory away from the software and closer to the I/O port. The memory bus still remains the bottleneck because both FIFO queues are in memory. To simplify and improve performance, hardware FIFOs such as the IDT7201/7202 can be used. The processor would interface to the FIFO through an I/O port as before, but the FIFO would now be between the I/O port and the rest of the hardware. The software could then service the data at a steady rate and be sure that data was not lost without the problems or overhead of more complicated schemes such as interrupts or DMA.

Because the queues are between the controller and the peripheral, the peripheral can load or read the queue without interrupting the controller. Since the controller is not involved
with maintaining both queues, there is no possibility of lost data because one queue was being serviced while data for the other queue arrived. For these reasons the hardware FIFO represents the highest performance solution.

If the designer uses large FIFOs like the IDT7202, there is a minimum of device count. Assuming 2 FIFOs (transmit and receive) for each I/O port gives a count of four 28-pin devices for
the FIFO solution. The DMA solution would at least be one 40-pin device and several bus buffer/control devices. The interrupt solution would require a similar parts count to the DMA solution. Therefore, the FIFO solution is not only the highest performance solution but usually has the lowest part count of the hardware solutions.


Figure 10. Example solutions for File Servers.

## COMMUNICATIONS-MULTIPLEXOR APPLICATION

Another example of a rate mismatch problem is shown in a CRT terminal and CPU interface. In order to not load the CPU with the burden of monitoring the UARTs of multiple CRTs and printers, a communications controller is employed. The controller can serve as a communications multiplexor and data concentrator (see Figure 11).

As the controller receives characters it must buffer them such that if multiple characters are received close together from several terminals, they will not be lost as more characters come in. The natural structure to store them in is a queue of the FIFO type. The CPU will then need to respond to the characters. If the controller is inputing other characters, the CPU should not have to wait until the controller is done. Therefore, a FIFO can be employed on the transmit side as well as the receive side. To make the design simple, two sets of FIFOs could be placed between the CPU and controller. When characters are received they are placed in one end of a FIFO and read from the other end by the CPU. As the CPU prepares characters for transmission, it places them in a FIFO going the other direction. The controller then reads them from the other end of the transmit FIFO and sends them out through the UART.

Conceivably, there could be a pair of FIFOs for each UART. That way it would be easy for both the controller and the CPU to keep straight which characters correspond with which UART. While this provides for a large total of buffer space for characters, it is more than needed when using a part like the IDT7201/7202. For eight UARTs, this scheme would require a minimum of sixteen FIFO devices. A better solution would be to use one FIFO device in either direction. If an IDT7202 were used, it could provide a maximum of up to 128 characters per UART if all the UARTs input at the same time and rate. While the two FIFO techniques would most likely provide plenty of buffering at a
minimal device count, it presents the problem of which character belongs to which UART. The solution is to make a wider FIFO which is 18 bits wide; thus using 4 devices instead of 16 devices for 8 UARTs. This would allow for a UART number to be placed in the FIFO along side each character. The remainder of the word could be used for flag, status and command information between the CPU and the controller. For example, several of the bits in the FIFO word could indicate whether the character information was a character to send or BAUD change rate information.

The empty and full flags of the IDT7201/7202 FIFO would be used as status flags. For example, the transmit buffer must be monitored from both sides. As the CPU prepares a character to transmit, it would first examine the full flag ( $\overline{\mathrm{FF}}$ ) to see if the FIFO is full. If the FIFO was full, it would delay outputting the character. If the buffer is not full then it would place the character in the FIFO. The empty flag ( $\overline{\mathrm{EF}}$ ) would be monitored by the controller. As soon as the CPU places a character into an empty FIFO, the empty flag would change to not true. At this point the controller would know there was a character in the buffer which could be transmitted. The controller would read characters from the buffer as long as the empty flag was not true (buffer contains more than one character).

## CONCLUSION

Hardware FIFOs are an economical memory organization to use when lists of data items are to be buffered. Because they do not require an address to access items in the list, there is less overhead in terms of circuitry and access time. The FIFO buffer is most often used as a "system rubber band" to stretch between the differing and fluctuating rates of different elements in a system. The IDT7201/7202 FIFO device features the newest RAM-based architecture and provides the latest in technology in terms of access time, fall-through time and size, thus providing the most economical solution for today's design needs.


Figure 11. Communications Controller example.


DUAL-PORT RAMS SIMPLIFY COMMUNICATION IN COMPUTER SYSTEMS

## By David C. Wyland

## INTRODUCTION

Dual-port RAMs allow two independent devices to have simultaneous read and write access to the same memory. This capability allows the two devices to communicate with each other by passing data through the common memory. These devices might be a CPU and a disc controller or two CPUs working on different but related tasks. The dual port memory approach is useful and popular because it allows the same memory to be used for both working storage and communication by both devices and avoids the need for any special data communication hardware between the devices. The latest development in dual-port RAMs has been the appearance of highspeed dual-port RAM chips. These chips allow high-speed access by both devices with the minimum amount of interference and delay. Integrated Device Technology offers a family of these devices as shown in Table 1.

TABLE 1.
DUAL-PORT RAMS AVAILABLE FROM INTEGRATED DEVICE TECHNOLOGY

| SIZE | TYPE | PART NO. | $\mathbf{T}_{\text {AA }}$ | NOTES |
| :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{~K} \times 8$ | Master | IDT7130 | $55 / 70 / 90 \mathrm{~ns}$ | Includes interrupt logic |
| $1 \mathrm{~K} \times 8$ | Slave | IDT7140 | $55 / 70 / 90 \mathrm{~ns}$ |  |
| $2 \mathrm{~K} \times 8$ | Master | IDT7132 | $55 / 70 / 90 \mathrm{~ns}$ |  |
| $2 \mathrm{~K} \times 8$ | Slave | IDT7142 | $55 / 70 / 90 \mathrm{~ns}$ |  |

## DUAL-PORT RAMS: <br> SIMULTANEOUS ACCESS

A dual-port memory has two sets of address, data and read/write control signals, each of which access the same set of memory cells. This is shown in Figure 1. Each set of memory controls can independently and simultaneously access any word in the memory including the case where both sides are accessing the same memory location at the same time. Up to this time there have been very few true dual port memories available. Conventional memories have a single set of controls for address, data and read/write logic and are thus single port RAMs. In the past, if you wanted a dual-port RAM function, you had to design special logic to make the single port RAM simulate a dual-port RAM in operation.

## DIRECT MEMORY ACCESS (DMA) AS A DUAL-PORT MEMORY SIMULATION

The concept of using a conventional memory to simulate a dual-port RAM has been common in computer systems almost from the beginning. It is known under the name Direct Memory Access, or DMA. In the DMA concept, a single memory is shared between the CPU and one or more I/O devices as shown in Figure 2.

Each device wishing to use memory submits a request to the arbitration logic. The arbitration logic responds by connecting the memory address, data and control lines to one of the requesters and tells any other requesting devices to wait by


SRDAN02-001

Figure 1: Dual-Port Memory Block Diagram


SRDAN02-002
Figure 2: DMA Memory System Block Diagram
issuing a busy signal. The busy signal causes the memory access logic in the device to wait until $\overline{B U S Y}$ has gone away before performing a memory transfer.

## DMA LIMITATIONS:

## WAITING FOR THE BUS

In a computer system with DMA, the CPU must stop and wait while an I/O device is doing DMA transfers to memory. This works well in typical systems where the I/O devices are transferring data only a small percentage of the time and the impact on CPU processing time is minimal. These assumptions do not hold where you have two CPUs trying to use the same memory. In this case one CPU must wait while the other uses the memory. As a result, the average speed of the CPUs will typically be cut in half.
There are two solutions to this problem: 1) You can provide local memory for both CPUs and limit use of the common memory to CPU/CPU communication only in an attempt to reduce the time impact of DMA waiting, or 2) You can provide true hardware dual port memory between the CPUs and allow simultaneous high-speed access by both CPUs to the same memory without waiting. The introduction of high-speed dual port RAM chips now makes the second option practical.

## DUAL-PORT RAM CHIPS: <br> HOW THEY WORK

A true dual-port memory allows independent and simultaneous access of the same memory cells by both devices. This means two complete and independent sets of address, data and read/write logic, and memory cells that are capable of being read and written by two different sources. An example of the dual-port memory cell is shown in Figure 3. In this cell both the left and right hand select lines independently and simultaneously select the cell for readout. In addition, either side can write data into the cell independent of the other side. The only problem would be when both sides try to write into the same cell at the same time. We will discuss this in a moment.

## ARBITRATION: USING THE SAME ADDRESS

A problem that can occur with dual port memories is when both ports attempt to access the same address at the same time. There are two significant cases: when one port is trying to read the same data that the other port is writing, and when both ports attempt to write to the same word at the same time. If one port is reading while the other port is writing, the data on the read side will be changing during the read, and a read error can be caused. If both ports attempt to write at the same time, the memory cell is being driven by both sides, and the result can be a random combination of both data words rather than the data from one side or the other. The solution to these problems is arbitration. Arbitration, usually implemented in hardware, insures that both sides can't use to the same cell at the same time.


SRDAN02-003
Figure 3: Dual-Port RAM Cell

One way to avoid the arbitration problem is to design the system so that both sides can never use the same address at the same time. This can be done by separating the memory into two areas. One area is used by the left side, and the other area is used by the right side. At the appropriate time, the access to these blocks is swapped. This can be practical in systems where the dual-port RAM is being used primarily as a communication medium between the two processors. This approach will allow the highest performance for the dual-port memory system since there is no arbitration logic delay to be taken into account.

## SOFTWARE ARBITRATION BY SEMPAPHORES

A variation of the software arbitration approach is to temporarily assign memory access capability to one processor or the other using flag bits in the memory called semaphores. A semaphore is a bit in the memory which can be read or written by either CPU. This bit is used as a token to indicate which CPU has permission to use the memory. For example: if the semaphore bit is zero, the left side would be enabled, and if a one the right side would be enabled. A single bit can be used for the whole memory, or a block of bits could be used to selectively enable different portions of the memory. In use, the semaphores are initially set to enable one of the processors. When that processor is through using the memory, it sets the semaphores to the opposite state, enabling the other CPU.

Although semaphores are a software technique they can benefit from hardware support. One problem with semaphores is that the CPU that is waiting to access the memory must continually test the semaphore. An alternative to this is to provide hardware that will allow one CPU to interrupt the other when there has been a change in the semaphore status. In this case the CPU does not have to wait for the semaphore but can be doing other tasks until the interrupt comes that indicates that the semaphore has changed.

## HARDWARE SUPPORT FOR SEMAPHORES

Hardware support for semaphore interrupt activity is provided by certain IDT dual-port RAM chips. A block diagram of this logic is shown in Figure 4. In these chips, the top two addresses of the memory chip also serve as interrupt generators for each of the ports. If the left side CPU writes into the odd address of this pair, (3FF in a 1K RAM), an interrupt latch is set and the interrupt line to the right hand port is activated. This interrupt latch is cleared when the right hand CPU reads from the odd address. A similar set of logic is provided to allow the right hand CPU to interrupt the left hand one. This logic is associated with the even address of the pair (3FE in a 1K memory). Providing this logic on-chip saves the system designer from having to design in extra logic to allow one CPU to interrupt the other.

## HARDWARE ARBITRATION

## FOR MAXIMUM SPEED

Hardware arbitration detects when an actual attempt is made by both sides to use the same cell at the same time. If this condition is detected, one port is allowed access, and the other port is inhibited from access. The port which is inhibited also receives a busy signal indicating that its CPU is to wait until the contention no longer exists. This solves the arbitration problems of one port trying to read while the other port is writing and both ports attempting to write to the same address at the same time.


SRDAN02-004
Figure 4: IDT7130 Semaphore Interrupt Logic

Arbitration in hardware provides the fastest and most general solution to the dual-port arbitration problem. Hardware arbitration provides high speed in the system sense because neither CPU has to spend time testing to see if it is allowed to write into the dual-port RAM. Also, the time spent by a CPU waiting to access the RAM but delayed because of arbitration, is small when measured as a percentage of the total time the memory is used. For example, if there are a thousand words in memory with a relatively uniform and random access of these locations by either side, the probability of a given location being accessed by one side is of the order of one part of a thousand. The probability of both sides accessing the same location at the same time is therefore of the order of one part in a million. As a result, the average throughput of the system is reduced by only one part per million due to dual-port RAM access contention (again, assuming uniform random address access by both sides).

## HARDWARE ARBITRATOR DESIGN

A hardware arbitrator consists of common address detection logic and a cross coupled arbitration latch. A logic diagram of a hardware arbitrator of the type used in the IDT dual-port RAM chips is shown in Figure 5. The purpose of this logic is to provide a busy signal for the address that arrived last, to inhibit writing to the busy port, and to make a decision in favor of one side or the other when both addresses arrive at the same time. This logic consists of a pair of address comparators, a pair of delay buffers, a cross-coupled latch, and a set of busy output drivers. Each address comparator output goes true when its address inputs are equal.

In the logic shown in Figure 5, the ability to detect which address arrived last is provided by the time delay buffers between address lines and the comparators. If we assume that the $L$ address is stable and the $R$ address changes to match the $L$ address, the $R$ address comparator will go true immediately while the $L$ address comparator will become active some time later as determined by the time delay gates.

The arbitration latch formed by the $L$ and $R$ gates reflects the address comparator output timing. This latch has three stable states: both latch outputs $A$ and $B$ high, $A$ low/ $B$ high, and $A$


SRDAN02-005
Figure 5: Hardware Arbitrator Logic
high/B low. Initially, both $A$ and $B$ are high because the outputs of both address comparators are low. We start with the $L$ address stable and the $R$ address arriving later. When the $R$ comparator becomes active, its output will go high, and $B$ will go low. The A output will remain high because its address comparator input will go high sometime later, and the L gate input from B output will go low before this occurs. The result is that the $R$ gate $B$ output will be active inhibiting writing to the $R$ side of the dual-port RAM and activating the busy signal to the $R$ port.

The extreme case of hardware address arbitration is when both addresses arrive at exactly the same time. In this case, the outputs of both address comparators go high at the same time, activating both sides of the arbitration latch. The latch will settle into one of two states with either the A or the B latch output
being active. The latch design insures that a decision will be made in favor of one side or the other.

The chip enable lines come directly into the arbitration latch, although they could have been brought into the address comparators along with the other address lines. This is because, if the chip enable for one side is inactive, both reading and writing for that side is automatically inhibited and/or arbitration is not needed. If the addresses are equal, the chip enable that arrives last will lose the arbitration. If both chip enables are active then arbitration will be determined by the settling of the address lines.

## DUAL-PORT RAM CHIP TIMING

The timing diagram shown in Figure 6 shows the relationships between address, data, read/write, chip select and busy signals for a dual-port RAM chip and hardware arbitrator. In this diagram, the chip select is used to enable the chip for a read or write operation after the addresses have settled. An arbitration is performed at the leading edge of the chip select.

## HARDWARE ARBITRATOR TIMING

In the case of address contention, the busy signal from the losing RAM port stabilizes some time after the leading edge of its chip select (or its address settles, whichever comes last). If the busy signal is going to become active, it will become active during this time or not at all. If the busy signal is generated, the CPU must wait for busy to go away before completing the read or write cycle. Once the busy signal has gone high, the memory read or write cycle can proceed to completion.

Note that during the arbitration time following the chip select, the busy signal may be changing. Since it is possible to have a glitch on the busy line during this indeterminant period, the busy line should be sensed as a level rather than as an edge.


SRDAN02-006
Figure 6: Dual-Port RAM Timing Diagram

Busy arbitration will be somewhat slower in the extreme case where both addresses arrive at exactly the same time. This is because both gates of the arbitrator latch are initially inactive and must settle into a state where only one of them is active. There will be a period of time when both gates are in transition. This is called the metastable condition and is a classic and unavoidable problem in latch and flip-flop design. The metastable condition can typically exist for several gate delay times. As a result, hardware arbitration times are somewhat longer in the worst case than might be expected by simply adding gate delays. The maximum arbitration times, $T_{\text {BAA }}$ and $T_{B A C}$, on the data sheet give the worst case values for these times.

## READ/WRITE TIMING

The read and write timing for either port of the dual-port RAM chip is the same as a simple static RAM in the absence of address contention. All the standard timing measures apply: read data address access time is $T_{A A}$, etc.

Dual-port RAMs have additional timing specifications for the case of address contention where one port is busy and waiting for access. For the most general and conservative case, the read or write cycle for the waiting side should begin after the busy signal goes away. The actual timing can be somewhat shorter than this in most cases.

For the case where the waiting side is waiting to write, the
write timing requirement is that the write pulse width be measured from $\overline{B U S Y}$ going away. For the case where both sides are reading, the data will be available at the outputs one access time after the address/chip select lines settle even though the busy line is active. In the most common case, the trailing edge of busy will occur more than one access time after the address and data for the busy side have settled. As a result, the read access time as measured for the trailing edge of $\overline{B U S Y}$ for this case, $T_{B D D}$, is effectively zero.

The write/read case of waiting to read while the other side is writing to the same location has some additional timing specifications. Since writing to a location by the $L$ side, for example, will involve changing the data the cell being read by the $R$ side, there is a write-to-read propagation delay time. This time is $T_{\text {WDD }}$ for the delay for constant write data from the leading of the write pulse to the read data, and $T_{D D D}$ for the delay for changing write data from a change of the write data to the read data.

If the writing side is running at minimum values for the write pulse or write data set-up times, the read access time, $\mathrm{T}_{\mathrm{BDD}}$, will no longer be zero. The actual $T_{B D D}$ will be somewhat less than $T_{\text {WDD }}$ minus the actual write pulse width or $\mathrm{T}_{\text {DDD }}$ minus the actual write data set-up time, which ever is larger (and greater than zero). Note: $T_{B D D}$ is always less than $T_{A A}$ for the worst case of minimum write values. This is why the read or write cycle is begun from the trailing edge of busy for the most conservative case recommended above.


SRDAN02-007

Figure 7: Depth Expansion of Dual-Port RAMs

## DUAL-PORT MEMORY EXPANSION: MAKING BIG ONES OUT OF LITTLE ONES

Dual-port RAM chips can be combined to form large dualport memories. Expansion in memory depth with dual-port RAMs is similar to expansion in depth for conventional RAMs. An example of this kind of expansion is shown in Figure 7 where an $8 \mathrm{~K} \times 8$ dual-port RAM has been made out of $2 \mathrm{~K} \times 8$ dual-port RAM chips.

## WIDTH EXPANSION: <br> THE BUSY LOCK-UP PROBLEM

Dual-port RAMs can also be expanded in width. However in this case, we have a subtle problem. Expansion in width implies that several dual-port RAM chips will be active at the same time. This is a problem if several hardware arbitrators are active at the same time. If we examine the case of a 16-bit RAM made out of two 8-bit RAMs, we can better understand the

WIDTH EXPANSION WITH SLAVE LOGIC (NOT RECOMMENDED)


WIDTH EXPANSION WITH SLAVE CHIPS (RECOMMENDED)


SRDAN02-008
Figure 8: Width Expansion of Dual-Port RAMs
problem. If the addresses for both ports arrive simultaneously at both RAMs, it is possible for one RAM arbitrator to activate its $L$ busy signal and the other RAM to activate its R busy signal. If both busy signals are used on each side, we now have a situation where both sides are simultaneously busy. The system is now locked up since both sides will be busy and both CPUs will wait indefinitely for their port to become free.

## THE BUSY LOCK-UP SOLUTION: <br> USE ONLY ONE ARBITRATOR

The solution to this busy lock-up problem is to use the arbitration logic in only one RAM and to force the other RAM to follow it. In this case one RAM is dedicated as the arbitration master and additional RAMs are designated as slaves. Two solutions to this problem are shown in Figure 8. One solution is to add external logic to the chip-enables of additional dualport RAM chips. The logic gates shown cause the slave RAM chip select to be disabled if the master RAM is busy. Since only one set of arbitration logic is controlling the system, the problem of slave lock-up is avoided.

The second, more desirable solution is to use specially designed dual-port RAM slave chips, which are part of IDT's product line. These slave chips incorporate the slave disable logic internally so that no additional logic is required to make a master/slave combination. In the slave chip, the busy pin serves as an input rather than an output. If the master chip activates $\overline{B U S Y}$, the slave chip will sense this busy state and
internally disable its write enable. Slave chips provide a speed advantage over systems which use external logic to implement the slave function. Since the slave logic is built into the slave RAM chip, it can be designed so that there is no speed penalty when using slave chips to expand the dual-port RAM width.

## WIDTH EXPANSION: WRITE TIMING

When expanding dual-port RAMs in width, the writing of the slave RAMs must be delayed until after the busy input at the slave has settled. Otherwise, the slave chip may begin writing while the busy signal is settling. This is true for systems using slave chips and for systems using conventional dual-port RAMs with slave logic. This delay can be accomplished by delaying the write enable to the slave by the arbitration time of the master. This is shown in Figure 9.

Note that the write delay is required only in width expanded systems which use slave RAMs; not in single chip or depth expanded systems where only one chip is active at a time. This is because the individual chips have a built-in delay between the chip select and write enable inputs and the internal write enable to the RAM. Separate timing must be supplied in the slave case because this internal delay time can be balanced to the arbitration time only within a chip and can vary from chip to chip. If the delay time for the slave is less than the arbitration time of the master, writing could begin before BUSY became active, as above. This will increase the write cycle time in most cases.


SRDAN02-009

Figure 9: Master/Slave Write Timing


SRDAN02-010

Figure 10: Width and Depth Expansion of Dual-Port RAMs

## WIDTH AND DEPTH EXPANSION: AN EXAMPLE

These techniques for expanding dual-port memories in width and depth are combined in the example shown in Figure 10. In this example an $8 \mathrm{~K} \times 16$ dual-port memory is made from $2 \mathrm{~K} \times 8$ chips in master/slave combination.

## USING THEM: DUAL-PORT <br> RAM APPLICATION EXAMPLES

Examples of dual-port RAMs used for CPU-to-CPU communication are shown in Figures 11, 12 and 13. In Figure 11 a pair of 8 -bit processors communicate using a single $2 \mathrm{~K} \times 8$ dualport RAM chip. Figure 12 shows a similar system where a pair of 16-bit processors communicate using a pair of dual-port RAM chips and a master-slave configuration. Finally in Figure 13 we have an 8 -bit processor communicating with a 16 -bit processor through two $2 \mathrm{~K} \times 8$ dual-port RAMs.

In Figure 11, two Z80 microprocessors communicate using a single IDT7132 dual-port RAM chip. The IDT7132 is controlled
by the chip enable. The write enable is set-up in advance by the $\overline{W R}$ signal from the $Z 80$, and the chip enable is used to write data into the RAM or to gate the read data onto the Z80 bus. The output enable (not shown) is tied to ground (continuous enable). The write enable is used to disable the output drivers.
In Figure 12, two 68000 microprocessors communicate through a pair of dual-port RAMs. An IDT7132/7142 master/slave pair is used to avoid the busy lock-up problem. Note that the Address Strobe (AS) from each 68000 is used with an address decoder to enable the dual-port RAM chips. This is to maintain the address for read-modify-write cycles so that arbitration is not lost between the read and the write. This is important for Test and Set instructions, for example.
In Figure 13, a Z80 and a 68000 communicate using a pair of IDT7132 dual-port RAMs. No slave logic is required because the Z80 side chip enable decode insures that only one RAM chip will be enabled at a time. Otherwise, this ficture is a combination of the logic from Figures 11 and 12.


SRDANO2-011
Figure 11: 8-Bit to 8-Bit CPU Communication


Figure 12: $\mathbf{1 6}$-Bit to $\mathbf{1 6 - B i t}$ CPU Communication


SRDANO2-013
Figure 13: $\mathbf{8}$-Bit to 16 -Bit CPU Communication

## SUMMARY AND CONCLUSION

The development of true dual-port memories in integrated circuit form provides the designer with the ability to set up communication between components fo a computer system while avoiding many of the problems of prior systems. While the concept of dual-port memory has been with us from the
early days of computing in the form of DMA, the new dual-port ICs can provide this function at very high speeds and without the delays associated with earlier designs. Because of the utility of the dual-port memory concept, these chips should come into wide spread use and become one of the standard components used by the computer designer.

TRUST YOUR DATA WITH A HIGH-SPEED CMOS 16-, 32- OR 64-BIT EDC

## By Suneel Rajpal and John R. Mick

## INTRODUCTION

As a computer-science corollary to Parkinson's First Law, "Work expands to fill the time available," it is observably always true that "Computer software expands to fill the memory available." There is an insatiable demand for higher speed and denser memory, be it dynamic RAM or static RAM. However, there are reliability considerations that have to be made in large memory systems that must always provide correct data. This article deals with methods of enhancing data integrity and system performance by using Error Detection and Correction (EDC) logic circuits.

## TYPES AND SOURCES OF ERROR

In memory systems, two types of errors can occur-hard errors or soft errors. A hard error is a permanent error and it occurs when a memory location is stuck-at-one or stuck-atzero. A soft error is temporary, random and correctable. As these errors are non-recurring and non-destructive they can be corrected using EDC logic.

Hard errors are caused by factors such as interconnect failures, internal shorts and open leads. Soft errors can be caused by system noise, power surges, pattern sensitivity and alpha particle radiation. The charge of an alpha particle can become comparable to the charge on memory cells as geometries shrink. This implies that susceptibility to alpha particle radiation is likely to increase as memory densities increase; however, memory manufacturers try to reduce or eliminate the problem by design or packaging techniques.

In spite of that there is a probability of failure or error, especially where large systems are concerned. A graph that shows the trend of error rate versus chip density for dynamic RAMs is presented in Figure 1. One can calculate the Mean Time Between Failures (MTBF) for a DRAM system quite easily based on such data from a DRAM manufacturer.

A common method to examine data integrity is to incorporate parity. In a simple case of a three bit number and one parity bit, the following relationship exists as shown in Table 1.

TABLE 1

| DATA | ODD PARITY |
| :---: | :---: |
| 000 | 1 |
| 001 | 0 |
| 010 | 0 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 1 |
| 111 | 0 |

The odd parity is generated by an exclusive-NOR operation of the data bits. An error can be identified by taking the entire word and the parity bit, called a code, and performing an exclusive-OR operation. If the exclusive-OR result was a one, it indicates that the data was probably correct and the combina-


Figure 1: Typical Error Rates
tion of the data and parity bits represent a valid code; "probably" is mentioned, and will be explained in the following lines. However, if the exclusive-OR result was a zero, then it can only be identified that an error occurred and the combination of the data and parity bits represent an invalid code.

Another interesting aspect of Table 1 is the fact that to go from one valid code, say 0001 to another valid code 0100, at least two bits have to change. This is called a distance of two. If only one bit changed on the code, it could be used to identify an error, but it could not point to the correct valid code. For example, if an invalid code of 0011 is seen, it lies between 0001 and 0010 and it is not possible to tell if the last data bit is in error or the parity bit is in error. Now, back to the mention of the word "probably." If two bits in the data changed erroneously, the parity tree performing the exclusive-OR would not be able to catch that kind of an error. Detection codes using parity are therefore limited and useful only in detecting one bit in error (or any number of odd errors), and they cannot provide any correction. Unfortunately, they cannot detect two errors (or any even number of errors).

The detection capability of the codes with different distances are shown in Figure 2. An invalid code that occurs in the distance of two cannot tell which bit was erring as outlined in the previous paragraph. Codes that keep a distance of three (or at least 3-bits have to change to go from one valid code to another) can detect single bit errors and also correct them. However, codes with a distance of three cannot detect two failing bits. As shown in the distance of three example, if a two-bit error occurs, it would be identified as if one bit failed. An invalid code associates detection/correction with the valid code adjacent to it rather than the other valid code that is a distance of two from it. Codes with a distance of four can detect all single-bit errors, detect all double-bit errors and also correct all single-bit errors. Double-bit errors are equidistant from two valid codes as shown by the central invalid code in Figure 2. The Single Error Correction and Double Error Detection (SECDED) capability is highly desirable for data integrity in high-reliability computer systems.


DISTANCE OF TWO - DETECTS SINGLE BIT ERRORS



DISTANCE OF FOUR

- DETECTS AND CORRECTS SINGLE BIT ERRORS - DETECTS DOUBLE BIT ERRORS

Figure 2: Codes of Various Distances and Their Effectiveness

## EDC ICs TO THE RESCUE

Codes with a distance of four are used in the IDT39C60/ IDT49C460 Error Detection and Correction ICs. The overhead in the EDC implementation is additional check bits to the words in memory. For example, 6 bits are needed for 16 -bit data, 7 bits for 32 -bit data, and 8 bits for 64 -bit data to generate a distance of four. The code formed is a catenation of the word bits and the check bits and, as in the parity case, the code can be valid or invalid. The valid codes are a distance of four apart from the next valid code. Valid codes are implemented by generating check bits based on the data word and writing the check bits with the data bits to the memory. On reading the data and check bits from memory, a possibly valid or invalid code could have been read. The determination of whether the code was valid or not is done by regenerating check bits using the data bits; these are compared (ex-ORed) to the check bits that were read and the result is syndrome bits. These syndrome bits are indicative of an error-free situation, or a single or double-bit error, and are used to determine validity of a code, and also to point to single-bit errors and identify the occurrence of two or more bits in error.
As an example, let us write $(\mathrm{FFFF})_{H}$ as the data word. The corresponding check bits that will be written in the memory are 001100 and can be computed using Table 2 which is based on a modified Hamming code. On reading back, if the data was

FFFE and the data in position 15 had erroneously flipped from a " 1 " to a " 0 ". The regenerated check bits would be 000111 (based on FFFE). The syndrome bits are the ex-OR of the two sets of check bits and are 001011. Referring to Table 3, a syndrome of 001011 indicates bit 15 is in error and has to be flipped.
The internal hardware of the IDT39C60 16-bit EDC, shown in Figure 3A, consists of ex-OR trees that can generate check bits and syndromes and also contains hardware to correct data. In addition, two or four IDT39C60s and some SSI, MSI can be connected to form 32-bit or 64-bit EDC systems. The IDT39C60 is a functional and pin-compatible replacement of the 16-bit 2960, and runs at a quarter of the power. Faster versions, such as the IDT39C60-1 and the IDT39C60A (the IDT39C60-1 replaces the Am2960-1 and the IDT39C60A is the fastest 16-bit EDC available), demonstrate that CMOS circuits can not only run cooler than their equivalent bipolar circuits, but also run faster with higher output drive.

The architecture of a 32 -bit EDC, the IDT49C460, is shown in Figure 3B. The IDT49C460 provides efficient means of generating check bits, calculating syndrome bits and correcting data bits on a 32-bit data path. In addition, diagnostic capability is provided to verify data operations in the memory system and verify that the EDC IC is functional too.

TABLE 3:
SYNDROME DECODE TO ERROR LOCATION/TYPE

| SYNDROME BITS |  |  | $\begin{aligned} & \mathbf{S 8} \\ & \text { S4 } \\ & \text { S2 } \end{aligned}$ | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline 1 \\ 0 \\ 0 \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 0 \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ 1 \\ 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 0 \\ 1 \end{array}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sx | so | S1 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 |  | * | C8 | C4 | T | C2 | T | T | M |
| 0 | 0 | 1 |  | C1 | T | T | 15 | T | 13 | 7 | T |
| 0 | 1 | 0 |  | C0 | T | T | M | T | 12 | 6 | T |
| 0 | 1 | 1 |  | T | 10 | 4 | T | 0 | T | T | M |
| 1 | 0 | 0 |  | CX | T | T | 14 | T | 11 | 5 | T |
| 1 | 0 | 1 |  | T | 9 | 3 | T | M | T | T | M |
| 1 | 1 | 0 |  | T | 8 | 2 | T | 1 | T | T | M |
| 1 | 1 | 1 |  | M | T | T | M | T | M | M | T |

## NOTES:

* = No errors detected

Number $=$ Number of the single bit-in-error
$T=$ Two errors detected
$\mathrm{M}=$ Three or more errors detected

TABLE 2: 16-BIT MODIFIED HAMMING CODE CHECK BIT GENERATION

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| C0 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

The check bit is generated as either an XOR or XNOR of the eight data bits noted by an " X " in the table.

Figures 4 A and 4 B show the dataflow for the generate and error detect/correct operations in the IDT49C460. In Figure 4A, check bits based on input data are generated by the EDC and are written to the check-bit memory along with the data. In Figure 4B, the data and check bits are read from the memory. Based on their values the syndrome bits are generated inside the IDT49C460. If the EDC is in the correct mode, any singlebit error is corrected and the corrected data is placed in the output data latch. The syndrome bits are also available if error logging is done.

Another necessary operation that is required is byte handling. When the memory is organized as a 32 -bit word and an 8 -bit update is being performed, it requires a 2 -step operation. The first step is to read the 32-bit data and check bits, and correct any erroneous single bit failure. The second step is to write the new byte with the three unmodified bytes back to the system memory. The check bits corresponding to the newly formed 32-bit word are generated and also written to the memory. This operation is supported by having four separate output byte enables in the IDT49C460. The two-step process is shown in Figures 5A and 5B.


Figure 3A: The IDT39C60/-1/A 16-Bit EDC Architecture


Figure 3B: The IDT49C60/A 32-Bit EDC Architecture


Figure 4A. Check Bit Generation in the IDT49C460


Figure 4B. Error Detection and Correction Data Flow in the IDT49C460


Figure 5A. Byte-Write Operation; Step 1. Read 32-Bit Word and Correct Any Single-Bit Error


Figure 5B. Byte-Write Operation, Step 2: Newly Generated Check Bits Corresponding To Bytes A, B, E, and D Are Written To Memory Along With Bytes A, B, E, and D

The IDT49C460 is expandable to 64 -bit wordlengths as shown in Figure 6A. The external buffer may not be required if the path from the memory already has a three-state buffer in its output stage or externally in the data path to the EDC. Figure $6 B$ shows a 2-step operation when an error detection and correction occurs in bit 32-63 of the 64-bit word. The IC on the first level, with the code ID=10, receives the data bits 0-31 and the entire check bits. In the example shown, bit 63 has erroneously flipped from a " 1 " to a " 0 ". The partial syndrome bits are passed from the first device to the second. (The actual syndrome bits are generated from a table not shown in this article but are in the IDT49C460 data sheet.) The check input latch of the second device is open, due to its code ID=11, and the partial syndrome bits are combined with the data bits to generate the final syndrome bits. The final syndrome bits indicate that bit 63 is in error and it is inverted to produce a correct result. The final syndrome bits are also sent back to the first device, but the resulting syndrome does not alter any data bits in the first device. Therefore, the error correction is a 2-step process. In Figure 6C, an error occurs in bits 0-31. In this case, the partial syndrome is sent to the second device. The second device generates the final syndrome and sends it back to the first device. Finally the erroneous bit is flipped over. In this case, a 3 -step operation takes place.


Figure 6A. The IDT49C460 In A 64-Bit Configuration

| DATA | CHECK |  |
| :---: | :--- | :--- |
| FFFFFFFFFFFFFFFF | 30 | WRITE |
| FFFFFFFFFFFFFFFE | 30 | READ |
| CODE=10 FFFFFFFF(BITS 0-31) | $30($ (INPUT CHECK BITS) |  |
| FODE | 00 (PARTIAL SYNDROME) |  |
| FOFFFFFFF(CORRECTED 32-63) | AE(FINAL SYNDROME) |  |$>$ STEP 1

Figure 6B. Error Correction On A 64-bit Word, When Error Is In Bits 32-63
DATA
FFFFFFFFFFFFFFFF
FFFFFFFEFFFFFFFF

| CODE=10 FFFFFFFE(BITS 0-31) | 30 (INPUT CHECK BITS) |
| :---: | :--- |
|  | $2 F($ PARTIAL SYNDROME) |$>$ STEP 1

Figure 6C. Error Correction On A 64-Bit Word, With Error in Bits 0-31

## HOW THE IDT49C460 FITS IN A SYSTEM

By virtue of their function, EDC ICs tie in closely with system memory architectures. Figure 7 shows a host that generates addresses and accesses a memory system. The memory contains memory elements, error detection logic and interface circuits. These are needed to start a memory cycle, to send/receive data on the system bus, and to inform the host that it has completed the memory operation.

One may use EDC for dynamic RAM memories or static RAM memories. Figures 8 A and 8 B show general configurations for DRAM arrays. Normally, in DRAM systems, separate pins exist for the DATA can be used to provide an isolation between the DATA port of the EDC and the DATA ${ }_{\text {OUT }}$ from the RAM. This isolation may be required after a read operation, and the EDC provides corrected data to the system and the DRAM. Another buffer is needed between the DATA port of the EDC and the system data bus to allow the corrected data to be placed on the system bus. The DRAM controller can be implemented using standard off-the-shelf products. An important operation that has to be supported is byte or word handling. The IDT49C460 EDC configuration shown in Figure 8A has four individual byte enable controls going to the IDTFCT244s and their complements to the IDT49C460. The IDT39C60 shown in Figure 8B has two individual byte controls to the IDTFCT244s and their complements going to the IDT39C60.

In static RAM systems, as shown in Figure 9, there is no need for a dynamic memory array controller; however, bidirectional buffers are required on the ports of the static RAMs as RAMs have common 1/O lines for data. If the SRAMs had separate I/O pins for the data, the buffer configuration of the DRAM array could be used.

The timing controller, common to both DRAM and SRAM systems, controls the buffers and the EDC ICs. This is an interesting task to the memory system designer, as a choice of EDC architectures are available.


Figure 7. A Typical High-Reliability Memory System


Figure 8A. EDC Logic In 32-Bit DRAM-Based Memory Systems


Figure 9. EDC Logic In 16-, 32- or 64-Bit Static RAM-Based Systems.


Figure 8B. EDC Logic In 16-Bit DRAM-Based Memory Systems

## BUS-WATCH AND

## FLOW-THROUGH EDC ARCHITECTURES

The architecture of EDC ICs can be categorized as BusWatch and Flow-Through as shown in Figure 10. In a buswatch architecture, there is only one bus to handle the data and one set of pins that handle incoming data from the memory, corrected data from the EDC, and incoming data from the system to be written to the memory. The IDT39C60 and IDT49C460 are based on a bus-watch architecture. In a flow-through architecture, such as Intel's 8206, there are two ports that handle data movement. The $W D_{\text {IN }} / D_{\text {OUt }}$ handle incoming data from the system, so that the EDC can generate check bits. The second function of the $W D_{\text {IN }} / D_{\text {OUT }}$ is to supply the corrected data to the system and the memory. The second set of pins, $D_{I N}$, only handle incoming data from the RAM. These architectures lend themselves to "Check Only" and "Correct Always" configurations.
The "Check Only" method is used in high-performance systems. The memory system always sends data directly to the host when a read is requested. In the event a single bit error occurs, one approach is that the read cycle is delayed and a correction is performed. The corrected data is sent to the host and written into the memory. In this case, the timing control circuit would disable the Memory Data Out Buffer (the IDTFCT244 for the DRAM case and the IDTFCT245 for the static RAM case) and put corrected data from the EDC IC onto the system data bus, also writing the corrected data back into the memory array. For the "Check Only" method, the DATA TO $\overline{E R R}$ parameter is of key concern to designers as this can be used to generate the DTACK, READY or BERR signals to the host.

The other option is that a "Correct Always" method is used. In this case, the EDC always corrects data (regardless of the fact that it may be error-free), sends it on the system data bus and writes it back to the memory. In this case, the cycle time for the data read includes the "DATA ${ }_{I N}$ TO CORRECTED DATAOUT" parameter for the EDC. The IDT49C460 and the IDT39C60 provide the fastest timings for the "DATA IN TO ERR" and "DATA ${ }_{\text {IN }}$ TO CORRECTED DATA OUt" parameters when compared to other currently available 32-bit and 16-bit EDCs. This was made possible by using IDT's CEMOS' ${ }^{\text {TM }}$ II $1.2 \mu$ process.
The IDT49C460A dissipates only 95mA and the IDT39C60A dissipates only 85 mA over the commercial temperature range. The quiescent power consumption is only 5 mA for the IDT49C460A and the IDT39C60A.

The delay for the DATA ${ }_{I N}$ TO $\overline{\text { ERR }}$ is only 30 ns for the standalone 32-bit IDT49C460A (worst case commercial) and is 46 ns for the 64-bit cascaded case. The delay for the DATA ${ }_{\text {IN }}$ TO CORRECTED DATA ${ }_{\text {OUT }}$ is only 36 ns for the stand-alone case and 63 ns for the 64 -bit cascaded case. These parameters are very important when considering EDC ICs discussed further in a later section. They are, however, shown in Tables 4 and 5 for the 16-bit IDT39C60 and 32-bit IDT49C460, respectively.
The acid test is how a flow-through architecture compares in performance to a bus-watch architecture in the "Check Only" mode and the "Correct Always" mode. In Figure 11, a flowthrough EDC device is connected to a DRAM array system for "Check Only" operations. Data from the memory goes through the IDTFCT244 buffer to the system bus directly and simultaneously to the EDC device. Within the DATA IN TO ERR of the device, it is determined if a single-bit error occurred and, if so,


Figure 10. Architecture Of Bus Watch And Flow-Through EDC Logic
a timing controller would disable the IDTFCT244 and allow corrected data to be sent on the system bus via the IDTFCT245.

A bus-watch EDC in a "Check Only" configuration is shown in Figure 12. The data path from the DRAM to the EDC goes through one IDTFCT244 delay and is identical to the flowthrough case. After that the DATA IN TO $\overline{E R R}$ delay determines whether or not the cycle would be stretched. The data from the DRAM goes through a IDTFCT244 buffer and an IDTFCT245 buffer in the bus-watch case. One emerging fact is that the time it takes to make a decision to stretch a memory cycle is the same for bus-watch and flow-through EDC parts and is determined by the DATA IN $^{\prime}$ TO ERR of the respective devices.
In the flow-through "Correct Always" configuration, as shown in Figure 13, data has to always pass through the EDC and any IDTFCT245 and on to the system bus. In the case of bus-watch ICs, data from the DRAM goes through an IDTFCT244, in and out the EDC device and through an IDTFCT245 as shown in Figure 12. A bus switch has to take place every cycle as memory data comes into the EDC, is corrected and then transferred to the system bus. In a practical design this bus switch may be the longest delay path for "Correct Always".

TABLE 4:
KEY PARAMETERS FOR THE IDT39C60/-1/A FOR COMMERCIAL RANGE

|  | IDT39C60 | IDT39C60-1 | IDT39C60A |
| :--- | :---: | :---: | :---: |
| DATA $_{\text {IN }}$ TO ERR | 32 ns | 25 ns | 20 ns |
| DATA $_{\text {IN }}$ TO <br> CORRECTED DATA <br> OUT | 65 ns | 52 ns | 30 ns |

TABLE 5:
KEY PARAMETERS FOR THE
IDT49C460/A FOR COMMERCIAL RANGE

| CONDITIONS | IDT49C460 | IDT49C60A | 2-49C460As <br> FOR <br> 64-BIT EDC |
| :--- | :---: | :---: | :---: |
| DATA $_{\text {IN }}$ TO ERR | 40 ns | 30 ns | 46 ns |
| DATA $_{\text {IN }}$ TO CORRECTED <br> DATA $_{\text {OUT }}$ | 49 ns | 36 ns | 63 ns |



Figure 11. The "Check Only" Configuration for Flow-Through EDC ICs


Figure 12. The Bus-Watch EDC In "Check Only" Or "Correct Always" Configurations


Figure 13. A Flow-Through EDC In "Correct Always" Mode

However, if just the specification is being reviewed, the flowthrough path is shorter by an IDTFCT244 delay. A specification comparison is that the "DATA IN TO CORRECTED DATA OUT" delay of a flow-through EDC part should be compared to the "DATA IN TO CORRECTED DATA Out" delay of the IDT49C460/A, plus an external 7 ns buffer delay (for the IDTFCT244). However, in an actual system such as the one in Figure 8A, a "bus-switch" has to take place, as explained below.

In a DRAM system that has a bus-watch EDC, a sequence of events has to be created by the timing controller that was shown in Figure 8A. The timings that the controller generates are shown in Figure 14. The example being considered is "Correct Always." The RAS, CAS, WE signals have to be generated to read data from the DRAM. The read takes place before state 7, and the read data is latched in the DATA ${ }_{I N}$ latch of the EDC. It is then corrected and the corrected data can be latched in the DATA OUT latch. The data correction can take place between states 7 and 10. Any time after state 10, the EDC can place the corrected data on the bus. The bus that was loading the data in the EDC has to be turned around as the EDC is going to send corrected data to the host. The EDC also writes back the cor-
rected data and the newly generated check bits to the memory. The memory buffers shown in Figure 8A are three-stated, as the $\overline{O E}$ MEM BUFF are high from state 7 onwards and the EDC would be enabling data on the bus. The timing diagram in Figure 14 explains a typical case and users will have to customize it based on their memory speeds and the time the system has for receiving valid data.

Other factors that may be a consideration are package count and board space. The number of packages used in flowthrough and bus-watch implementations are the same for "Check Only" configurations. In "Correct Always" configurations the bus-watch implementation requires four more IDTFCT244s than the flow-through implementation. Flow-through ICs have more pins and therefore leave a larger footprint on the PC. However, in terms of board space, since the footprint of the flow-through EDC is larger than the bus-watch, the buswatch approach takes less space for "Check Only" configurations and there is a tie for the "Correct Always" configuration.

*NOTE: A BUS-SWITCH TAKES PLACE BETWEEN STATES 6 AND 10

Figure 14: Timing Diagram For Correct Always In Figure 7A

## SUMMARY

This article has covered reliability issues in memory systems and solutions using EDC devices. In considering EDC devices, two parameters are critical: the "DATA ${ }_{I N}$ TO $\overline{E R R}$ " and the "DATA ${ }_{I N}$ TO CORRECTED DATAOUT". At Integrated Device Technology, we have optimized these two parameters and produce ultra fast, TTL-compatible CMOS Error Detection and Correction devices for high performance 16-, 32- and 64-bit systems.

# Integrated Device Technology, Inc. <br> 3236 Scott Blvd., Santa Clara, CA 95054-3090 • Telephone: (408) 727-6116 • TWX 9103382070 

HIGH-SPEED CMOS TTL-COMPATIBLE NUMBERCRUNCHING ELEMENTS FOR FIXEDAND FLOATING-POINT ARITHMETIC

## by Suneel Rajpal

## INTRODUCTION

Traditionally, high-speed number-crunching requirements could only be fulfilled by bipolar (TTL) components. However, with the advent of advanced CMOS technologies, one can not only attain higher densities and lower power consumption, but also attain higher speeds. This paper deals with different building blocks that can be used to build integer or floating-point processors at speeds greater than 10 MHz .

## FIXED-POINT PROCESSORS

In order to build a high-speed efficient fixed-point processor, a number of computational elements are required. A high-speed ALU and a multiplier are all integral parts of a high-speed processor. These building blocks must be cascadable or expandable for higher-precision numbers. High-speed memories are also required for data storage and for control store which essentially drives the system. A typical microcoded system is shown in Figure 1. It consists of three sections: the control section, the address generation section and the number-crunching section. The key elements in the control block and number-crunching block, shown in Figure 1, are illustrated in Figures 2 and 3. (The address generation can be supported by the architecture in Figure 3.) An instruction is fetched from the main memory (not shown). Then the opcode is decoded to cause a jump to the appropriate address in the control store. This address is the start address of the microinstructions that emulate the macroinstruction.

The next step may be to fetch the operands; this is done by putting the address on the address bus and bringing data into the


DSPAN04-001
Figure 1. A Typical CPU
data input registers. If more parallelism is required, a separate ALU can be used to compute addresses concurrently with an ALU that is computing data from the previous instruction.

Figure 2 contains the microprogram sequencing and the control store section. This typically consists of a microprogram sequencer, a control store, pipelines, registers, and some MSI for condition code selection. The IDT39C10B is a 12-bit microprogram sequencer that is plug-compatible with all versions of the 2910. One of four sources can be selected as the next address: the microprogram address register, the LIFO stack, the internal register/counter, or the direct $D$ input. An added feature in the IDT39C10 is the deeper stack with 33 locations instead of nine provided by the 2910 sequencer. Figure 3 shows a plausible arrangement of ALUs, multiplier/ multiplier-accumulators and extended data storage. A computation for worst-case cycle time for the control path is shown in Figure 4. The corresponding worst-case delay for the data path is shown in Figure 5. It is an interesting exercise to analyze these two delay paths. The control path has a 64 ns delay and the data path has a 49ns delay, adding to the IDT49C402 delay and register propagation delay and setup time. The IDT49C402, shown in Figure 6, is code-compatible


DSPANO4-002
Figure 2. The Instruction Decoder and Microprogram Sequencer
to the 2901 and has 64 registers in the register file. There are eight additional destination functions that allow direct loading of the $Q$ register or the RAM, thereby enhancing the overall performance. The additional destination functions are shown in Table 1.
If multipliers are used in the data path, the pipelined delay of 35 ns for the IDT7216/IDT7217 ( $16 \times 16$ multipliers) is far less than the sequencer delays and ALU delays. The other data path of concern is a multiplier output that is added in the IDT49C402, shown as Path 2 in Figure 5. It is only 45 ns , less than both the Data Path 1 delay and the Control Path delay. The IDT7216 is pin and functionally compatible to the TRW MPY-016H/K and Am29516. The IDT7217 is pin and functionally compatible to the Am29517. If a multiply-accumulate function is required, an IDT7210/IDT7243 ( $16 \times 16$ MACs) can provide sum-of-products at 35 ns clocked speeds. The IDT7210/IDT7243 are pin and functionally compatible to the TRW TDC1010/1043 multiplieraccumulators. Generic block diagrams for the multipliers and multiplier-accumulators are shown in Figures 7 and 8.
The multipliers operate on unsigned two's complement or mixed mode numbers. In every clock cycle, a 32-bit product is generated and either the least significant or the most significant half can be read through the output lines. The least significant of the product is also shared with the $\mathrm{Y}_{0-15}$ input lines. IDT7216/ IDT7217s are capable of running at 35 ns clocked multiply rates over the commercial temperature range and 40 ns over the military temperature range.
The multiplier-accumulator, IDT7210, provides the multiply, multiply-add and multiply-subtract functions. Three bits of overflow are provided, corresponding to a 35 -bit accumulator. The IDT7243 is a trimmed version of the IDT7210 that does internal accumulates of 35 bits; but only the most significant 19 bits are available externally. Also, the IDT7243 has no preload capability. The multiply-accumulate operations can run at 35 ns clocked speeds for the commercial temperature range. The summarized performance is shown in Table 2.


DSPAN04-003

Blazing fast speeds of the multipliers are needed in systems where the operands are of longer wordlength (>16 bits). For example, if fixed-point 32 -bit operands are to be multiplied, four partial products have to be added, as shown in Figure 9. The four partial products can be generated in parallel using four multipliers and adding the partial products at their appropriate binary weighting. Alternately, the partial products can be added using one multiplier while doing shift and add operations in the IDT49C402, using the register space efficiently.

| Pipeline register CLK-Q | 10 ns |
| :---: | :---: |
| Condition MUX (74F251) | 13 ns |
| IDT49C410: CC to Y | 16 ns |
| WCS RAM; IDT71682 | 25 ns |
| Pipeline Register Set-Up | $\frac{\mathrm{ns}}{64 \mathrm{~ns}}$ |
| Total |  |

Figure 4. The Control Path Delay

| Pipeline register CLK-Q | 10 ns |
| :---: | :---: |
| IDT49C402:A/B to $F=0$ | 37 ns |
| Status Register Set-Up | 2 ns |
| Total | $\frac{49 \mathrm{~ns}}{}$ |


| CLK-Q, IDT7216/IDT7217 <br> Data to RAM, Set-Up | $\frac{25 \mathrm{~ns}}{20 \mathrm{~ns}}$ |
| :---: | :---: |
| Total | 45 ns |

Figure 5. The Data Path Delay


DSPANO4-006
Figure 6. The IDT49C402 Block Diagram

In the example shown in Figure 9, the partial product $X A \cdot Y A$ is stored in two locations of the register file. The Most Significant (MS) part of $X B \cdot Y B$ is added to the Least Significant (LS) part of $X A \cdot Y B$; the carry-out is saved for the next addition to the LS part of XB•YA. The carry-out again is saved for the next operation for


IDT7216 HAS SEPARATE CLOCKS FOR THE REGISTERS. IDT7217 HAS A COMMON CLOCK AND SEPARATE ENABLES.

DSPAN04-007
Figure 7. The IDT7216/IDT7217 Multiplier Block Diagram


Figure 8. The Block Diagram of the IDT7210/IDT7243
the additional of the MS part of the $X B \cdot Y A$ and $X A \cdot Y B$. This result is added to the LS part of XA•YA. Finally, the sign extension of the previous operation is added to the MS part of XA•YA. By using the register file of the IDT49C402 efficiently, one does not have to perform 16-bit shifts with each partial product addition, resulting in a fairly efficient $32 \times 32$ multiplication.

A high-speed 12 MHz fixed-point processor can be built using the parts shown in Figures 2 and 3-namely the IDT39C10 12-bit sequencer or the IDT49C410 16-bit sequencer, the IDT49C402 16-bit ALU, the IDTFCT374, the IDT71682 RAMs, the IDT7216/IDT7217 multipliers or the IDT7210/IDT7243 multiplieraccumulators.

## FLOATING-POINT PROCESSORS

In applications that need a larger dynamic range, floating-point number representation is used. A discrete solution to a 32-bit floating-point processor can be at least one board of SSI and MSI. Most designers prefer an IC or an IC set that implements the IEEE standard over a discrete solution. The implementation problem only worsens for double precision 64-bit floating point processors. The IDT72064/IDT72065 and IDT72264/IDT72265 provide compact, low-powered high-speed solutions to single-, and double-precision IEEE standard 754 version 10.0 calculations.

The IDT72064/IDT72264 are floating-point multipliers; the IDT72065/IDT72265 are floating point ALUs. All the parts have similar I/O structures. Data input and output transfers may occur at twice the maximum pipeline rate, allowing the devices to be used in a variety of bus configurations without degrading performance. The detailed block diagram of the IDT72264 is shown in Figure 10. The detailed block diagram for the IDT72265 is shown in Figure 11. Note that, in Figure 10, the IDT72264 takes two cycles for 32-bit operations and four cycles for 64-bit operations. The IDT72064, very similar to the IDT72264, takes four cycles for a 32-bit operation and eight cycles for a 64-bit operation.

The multiplier and ALU can operate in two modes: one with pipelined levels and the other with the pipelined registers made transparent (called the flow-through operation in the data sheets). For example, the multiplier in Figure 10 can have the following registers made transparent: PIPE1 and the STREG (Status Register), DM and DL registers. This allows the operands to "ripple" through the logic circuitry at a slower time, as compared to the pipelined case. A similar configuration is possible for the ALU,

$$
\begin{aligned}
& X=\text { 32-bits } X_{A}=X_{31-16}, X_{B}=X_{15-0} \\
& Y=\text { 32-bits } Y_{A}=Y_{31-16}, Y_{B}=Y_{15-0}
\end{aligned}
$$




DSPAN04-010
Figure 10. The IDT72264 Floating-Point Multiplier


Figure 11. The IDT72265 Floating-Point ALU
shown in Figure 11, where the following registers can be made transparent: PIPE1, PIPE2, PIPE3, and STREG, DM and DL registers. The tradeoff in using pipelining is that one result is available every (pipeline) cycle once the pipe is full. Often this is a preferred method of computing if the pipe is not flushed. In the flow-through situation, one does not present any new operands to the inputs during the duration of the operating time. In a pipelined system, new values of $X$ and $Y$ are loaded every cycle and new results are read every cycle, with an understanding that the result being read currently is from operands loaded " $n$ " cycles ago. " $N$ " depends on the operation being performed and can range from 6 to 14.

The input stage allows easy interfacing to 16 -bit, 32 -bit, and

## TABLE 1.

IDT49C402 16-Bit ALU Destination Functions

|  | RAM | Q | Y-OUT |
| :---: | :---: | :---: | :---: |
| 2901 <br> Functions (3-Bits $\mathrm{I}_{6} \mathrm{I}_{8}$ <br> $\mathrm{I}_{9} \mathrm{HIGH}$ | F-Up <br> F-Up <br> F-Down <br> F-Down <br> - <br> - <br> Load F <br> Load F | $\begin{gathered} \text { Q-Up } \\ \text { Q-Down } \\ \text { - } \\ \text { Load F } \\ - \\ - \end{gathered}$ | $\begin{aligned} & F \\ & F \\ & F \\ & F \\ & F \\ & F \\ & F \\ & A \end{aligned}$ |
| Added IDT Functions $(1$ Additional Bit $\left.I_{9}\right)$ Ig LOW | Load D <br> Load D <br> Load F <br> Load F <br> - <br> Load D | Load F <br> Load F <br> Load D <br> Load D Q-Up <br> Q-Down $\qquad$ <br> Load D | $\begin{aligned} & F \\ & A \\ & F \\ & A \\ & F \\ & F \\ & F \\ & F \end{aligned}$ |

TABLE 2.
Multiplier and MAC Performances

| IDT7216/IDT7217 <br> $16 \times 16$ Multiply <br> Clocked Times | Commercial | Military |
| :---: | :---: | :---: |
| IDT7210/IDT7243 <br> Multiply-Accumulate <br> Clocked Times | 35 ns | 40 ns |

64-bit buses. The instruction set of the multipliers include singleand double-precision multiply and handling of wrapped multiply. A wrapped number is one that is smaller than the smallest representable number that is normally used. The ALU has a wide variety of instruction including add, subtract, convert, compare, negate, pass, wrap and unwrap for both single-precision and double precision operands.

The performance for these devices for the pipelined and flowthrough operations are listed in Tables 3 and 4. These timings are based on a 50ns clock time. The IDT72064 and IDT72065 are compatible with Weitek's 1064 and 1065 in the IEEE mode. The IDT72264 and IDT72265 replace Weitek's 1264 and 1265. The performance is expected to be $20 \%$ faster when compared to currently available Weitek parts.

## CONCLUSION

As the need for high-speed computing increases, so does the expected throughput of number-crunching chips. The availability of efficient building blocks from IDT allows users to build a 12 MHz fixed-point processor and a 10 MHz floatingpoint processor.

## TABLE 3.

The IDT72065/IDT72265 Performance

| Single-Precision Pipelined Throughput | 100 ns |
| :---: | :---: |
| Single-Precision Latency | 450 ns |
| Double-Precision Pipelined Throughput | 100 ns |
| Double-Precision Latency | 450 ns |

ALU Operations

## TABLE 4.

The IDT72064/IDT72264 Performance

| Single-Precision Pipelined Throughput | 100 ns | 200 ns |
| :---: | :---: | :---: |
| Single-Precision Latency | 300 ns | 500 ns |
| Double-Precision Pipelined Throughput | 200 ns | 400 ns |
| Double-Precision Latency | 450 ns | 700 ns |

## INTRODUCTION:

Static RAMs with separate data inputs and data outputs, such as the IDT71681/71682 4K x 4-bit RAMs and the IDT71982/71982 $16 \mathrm{~K} \times 4$-bit RAMs, provide memory organizations that can improve system architecture in many applications. IDT makes a series of separate I/O RAMs, as shown in Table 1. In this application note, we will demonstrate several system ideas where RAMs with separate data inputs and data outputs offer improved system performance. Typically, the separate data inputs and data outputs eliminate the need for multiplexing of demultiplexing in the data path. Thus, not only is the output enable or disable time eliminated in a critical speed path, but a potential additional element (multiplexer or demultiplexer) may also be eliminated.

TABLE 1: IDT Separate I/O RAM CHIPS

| Size | Organization | Outputs <br> Track Inputs <br> During Write | Outputs <br> High Imped. <br> During Write |
| :---: | :---: | :---: | :---: |
|  | $16 \mathrm{~K} \times 1$ | - | IDT6167 |
|  | $4 \mathrm{~K} \times 4$ | IDT71681 | IDT71682 |
| 64 K | $64 \mathrm{~K} \times 1$ | - | IDT7187 |
|  | $16 \mathrm{~K} \times 4$ | IDT71981 | IDT71982 |

## SEPARATE I/O RAM APPLICATION EXAMPLES

## MICROPROGRAM MEMORY

Separate I/O RAMs can be used in a high-speed writeable control store application and offer both speed improvement and a significant parts count reduction in the interface to a MOS microprocessor used to initialize the RAM at power up. Figure 1 shows a typical writeable control store design for a microprogrammed machine. Here we see an IDT39C10 microprogram sequencer driving the 12-address lines of the IDT71681/71682 4K word array. If we assume a microcode width of 96 bits, this design will use 24 of the IDT71681/71682 24-pin, 300 mil packages. As shown in Figure 1, the 12 address lines to all 24 packages are connected in parallel and are driven by the $Y$ outputs of the IDT39C10 microprogram sequencer. This gives a total microcode depth of 4 K words, which is sufficient for most microprogram applications. The four data outputs from each device provide microcode bits to the pipeline register to overlap the microinstruction fetching with the microinstruction execution. The pipeline register always contains the microinstruction currently executing, while the IDT39C10 is generating the next address to the RAM and the RAM is accessing the next microinstruction to be set up at the input to the pipeline register.

The advantages of using the IDT71681/71682 RAM in this application come from the speed of this device and from the parts savings associated with not having to demultiplex the data to be loaded into the memory. If the data path were to be bidirectional, such as would be required if we used the IDT6116 ( $2 \mathrm{~K} \times 8$-bit RAM) on the IDT6168 (4K $\times 4$-bit RAM), it would be necessary to demultiplex a MOS microprocessor data bus that provides the microcode at power up. This would require one 8-bit driver for each 8 bits of RAM to interface between the various RAMs and the 8-bit microprocessor data bus-an additional 12 parts in this case.


Figure 1. Typical Writeable Control Store in a Microprogrammed Machine.

In a typical system, such as is shown in Figure 1, the microcode is read from a floppy disk and loaded into the writeable control store. An example of this type of microcode loading architecture as shown in Figure 2. The microprocessor system shown in Figure 2 requires three interface points to the writeable control store. First, you must define the address for the write operation. This is provided by means of a WCS address register to select which word in the writeable control store will be written into. Second, you must define the data you are going to write. This is provided by a data register which defines the data for a specific eight bits of the 96-bit word of the control store shown in Figure 1. A total of 12 bytes are required to load one microcode word into the writeable control store depicted in Figure 1. The specific byte to be written is selected by four additional address bits from the WCS address register which are directed to the decoder so that one of the 12 bytes can be selected for loading. Third, a control register is then used to select between the WCS load and operate modes and to manipulate the write enable (WRITE*) line connected to the decoder.


Figure 2. Autoload of the Writeable Control Store.

The complete cycle required can be described as follows. First, set up the control register to select the WCS address register onto the address bus and disable the IDT39C10 Y outputs. Second, move the address of the first byte to be loaded to the WCS address register. Third, move the data byte to be loaded to the data register. Fourth, change the WRITE* line from high-to-low-to-high by means of two MOS microprocessor I/O cycles. This will write one byte of data to the writeable control store memory. Continue by repeating the steps of loading the WCS address register, data register and then "writing" the data into the writeable control store memory.
A detailed connection diagram of the IDT71681/71682 interface to the MOS microprocessor is shown in Figure 3. Only 10 of the 24 devices are shown, but the connection scheme is similar for all $24-d e v i c e s$. The important point to recognize from the diagram is that the data-in lines are connected on a byte-wide basis. One IDT71681/71682 is connected to the $D_{0}$ to $D_{3}$ data inputs and the second IDT71681/71682 is connected to the $D_{4}$ through $D_{7}$ inputs. This means that each two devices are connected so as to accept one byte of data from the MOS microprocessor system. The 12 address lines to IDT71681/71682 are connected in parallel and are driven by a register with three state outputs such as the IDT74FCT374. The remaining address lines from the 29825 WCS address register are connected to decoders such as the IDT74FCT138. Each output for the IDT74FCT138 is connected to two write enable inputs on the IDT71681/71682 memories. This allows one byte to be written when the WRITE* line is changed high-low-high. The chip select line is simply grounded and not used in this application. As can be seen, the IDT71681/71682 offers a convenient interface in a writeable control store for external loading of the data. This connection concept can be extended and changed such that the writeable control store could be loaded with data provided by the host execution CPU itself, rather than the floppy disk.


Figure 3. Detail of the MOS Microprocessor Interface to a Writeable Control Store.

## VIRTUAL MEMORY AND MEMORY MAPPING

Separate I/O RAMs are ideally suited for use with MOS microprocessors to provide the memory mapping function associated with today's complex microprocessor operating systems. As shown in Figure 4, the IDT71681/71682 can be used to provide mapping from a microprocessor virtual address to a microprocessor physical address in main memory. In addition, status information about the map can also be present in the page table. In this example, a 24 -bit virtual address is divided into a 12 -bit virtual page consisting of 4 K words per page. Depth into the page
is provided by a 12-bit offset address. As shown in Figure 4, the 12-bit virtual page address can be connected to the page mapping memory and the resultant output will be a physical page address and status information. A detailed connection diagram is shown in Figure 5.


Figure 4. Memory Mapping.


Figure 5. Memory Mapping.

A computer that provides any form of mapping other than the identity map between the central processing unit generated addresses and the physical memory address satisfies the most general definition of virtual memory. In Figure 5, we see the IDT71681/71682 address lines connected to the upper 12 bits of an address bus, such as those provided by the 68000 microprocessor. Here, the separate data output lines are used to provide mapped addresses as well as exception bit status vectors. The separate data-in lines can be connected to the data bus so that the page table provided by this memory is easily updated.

Many use the terminology of virtual memory in a more restrictive fashion. That is, a virtual memory is one where the actual physical memory is smaller than the total memory addressing capability of the machine. A page table memory map, such as that shown in Figure 5, is used to provide a translation from the virtual address to the physical address in such a memory. In a related definition called memory mapping, the physical memory is larger than the logical address space of the machine. This is often applied to such microprocessors as the 8085 and Z80. Here, the machine's logical address space is limited to 64 K bytes, but it may be desirable to have a larger physical memory available to the machine. The connection scheme shown in Figure 6 can be used to perform this memory mapping. Some number of address lines, eight in this example,
are connected to eight of the 12 IDT71681/71682 RAM address lines. The additional four RAM address lines are provided by a register and perform an additional mapping select function. The 12 RAM data output lines of the RAM are used in conjunction with the 8 remaining address lines from the microprocessor to provide a total of 20 address lines (1 megabyte) in this example. The 12 RAM data-in lines are connected to the data bus for easy loading of the page table.


Figure 6. $\mathbf{Z 8 0}$ Memory Mapping.
Figures 5 and 6 indicate that some thought must be given to the exact mechanism for the address to be provided to the mapping RAM while it is being loaded. This can be handled in one of two ways. The simplest way is to provide an address register on one of the microprocessor I/O ports that is loaded with the target address, and then this address is used when the mapping memory is being written into. A more clever technique is to provide a control register that disables the main memory write and enables the mapping memory write such that no additional address register is required. Instead, data to be loaded into the mapping memory is simply moved to the address in the virtual space and is redirected to the mapping memory rather than the main memory.

Again, the examples of Figure 3 through 5 demonstrate the advantage of the IDT71681/71682 in having separate data inputs and data outputs.

## CACHE MEMORY

A cache memory is a high-speed memory that is placed between the CPU and the main system bus. The purpose of a cache memory is to make a slow memory look like a fast memory. This is done by using two memories. The first is a small, highspeed memory called a cache memory, and the second is a large, slow memory called the main memory. Both memories are attached to the system bus which is connected to the CPU. The cache memory holds a copy of the most frequently used data in the main memory. If data requested by the CPU is in the cache memory, it responds first; if not, the CPU waits for the data from the slower main memory. If the data and instructions being executed most of the time are in the cache memory, a performance improvement is realized. This is commonly the case because most programs consist of loops and small pieces of code which are executed repetitively, and these occupy a small number of memory locations. The hardware associated with the cache memory attempts to keep this data in the high-speed memory. The term "hit ratio" is used to describe the number of times the data or instructions are in the cache memory versus the total number of memory accesses. It is not unusual to find hit ratios in the 90 percent range for some cache memory designs.

One of the most common cache memory organizations used is called the direct mapped cache memory. Figure 7 shows the block diagram for the implementation of the typical direct mapped cache. In this implementation, the cache memory consists of three main parts. These are the tag store, the data store and the match comparator. In the example shown in Figure 7, the tag buffer and data RAM are each $4 K$ words deep using one row of the IDT71681/71682 static RAMs. The high order 12 bits of the address can be stored in the tag RAM so as to specify the unique memory space for which the data corresponds. The tag RAM usually contains additional bits which represent data validity and parity.


Figure 7. Direct Mapped Cache Memory.

The operation of such a cache memory is as follows. The microprocessor puts out an address on the address bus. The lower 12 bits are connected to the address inputs of the data and tag RAMs and cause the data and tag RAMs to begin fetching the word at the location. Then, the actual data value stored in the tag RAM is compared against the upper 12 address bits to look for a match. If a match is found, the valid bit is true and the data in the data RAM corresponds to the address on the address bus, we have a cache "hit" and the data in the data RAM is placed onto the microprocessor data bus. If no match is found or the valid bit is false, then a cache "miss" occurs and the data must be fetched from the main memory. As the data is brought in from the main memory to the microprocessor, it is also written into the data RAM and, at the same time, the tag RAM is loaded with the high order 12 address bits that represent the tag number from which the data was taken. Hopefully, the next time this address is used, it will still be in the cache memory.

## STACK MACHINES AND

## HIGH-PERFORMANCE ALUS

A bit-slice microprocessor design can utilize separate I/O RAMs in the ALU architecture in several ways. A typical bit-slice microprocessor ALU configuration is shown in Figure 8. Here we see the IDT71681/71682 configured with its data inputs connected to the $Y$ output of the 2903 bit-slice, and its data outputs connected to the DA input of the 2903 bit-slice. Two uses for such a connection are obvious. First, it is possible to use the tightly coupled RAM to increase the number of registers available to the

ALU. This could be used in certain high-performance algorithms such as floating point, Fast Fourier Transforms (FFTs), etc. Similarly, this register set might be used to allow very high-speed context switching of the processor ALU section. In this fashion, no register would have to be updated during the handling of interrupts or other system/user context switches.


Figure 8. Stack Machines and High-Performance ALUs.

Another use for the IDT71681/71682 RAM shown in Figure 8 would be to provide a local stack for the ALU. This could be implemented using an up-down counter to drive the address lines to the RAM and the appropriate microcode to control pushing and popping of the stack. One or more such stacks could be very useful in high level language machines. For example, two such stacks might be used in a FORTH machine. One stack would be the operand stack, while the second stack would be the return stack.
A typical TTL ALU implementation is shown in Figure 9. Here, an MSI ALU, such as the 74 S 181 , is used in a microprogrammed environment. Local register/accumulator storage is provided by IDT71681/71682 memories. The A and B inputs to the ALU are driven by the accumulator A and accumulator B RAM register/ stack, respectively. Again, the advantage of the separate data inputs and data outputs is well displayed.


Figure 9. TTL ALU Implementation.

## VIDEO DISPLAY CONTROLLER

The video display controller shown in Figure 10 can utilize separate I/O RAMs in two different ways. One area of the video
display controller, the character generator, uses two IDT71681/ 71682 s to hold 512 different 5 -by-7 dot characters. In this configuration, the CRT controller provides the address to the character generator which generates the dot pattern for a particular line in the selected character. By using RAM in the character generator, the character font can be controlled by the host microprocessor and changed as often as desired. Two additional IDT71681/71682s are used for the screen refresh RAM. In this application, two RAM chips provide the local storage for the characters on the screen. Since a standard 24-row-by-80-column CRT display represents almost 2 K bytes of data, the screen refresh RAM shown can store up to two pages of information for display.


Figure 10. Video Display Controller.

## DIGITAL FILTERS

The four-sample non-recursive digital filter in Figure 11 is another application which demonstrates the importance of separate data inputs and data outputs in the RAM memory. In this example, a 4096 word range-gated filter is shown. Digital filters consist primarily of memory, multipliers and adders. Rangegated filters are used in systems that quantify and otherwise process distance-related measurements such as radar, sonar and ultrasonic medical diagnostic instruments. Typically, the return signal is divided into increments of time (or distance) where each increment is to be individually processed. Thus, many different elements are to be processed and all may share the same multipliers and adders. However, different memory locations are needed for each time-sequential element. The example shown in Figure 11 can best be understood with the following description: the current output is equal to the sum of the present sample times the constant $A_{0}$, plus previous sample times the constant $A_{1}$, plus the second previous sample times the constant $A_{2}$, plus the third previous sample times the constant $A_{3}$. Four samples participate in generating each output, and because only input samples contribute to the output, the filter is said to have a finite impulse response.

Similarly, Figure 12 shows a range-gated recursive digital filter. It is similar in concept to that shown in Figure 11, except that a recursive filter contains feedback. Because feedback terms contribute to the output, it has an infinite impulse response. Again, separate I/O RAMs provide a unique performance advantage in this application.

Depending on the write timing, it may be necessary to place either latches or registers at the input or output of the RAMs shown in Figure 11 and 12.


Output $=$ Input $\left[A_{0}+A_{1} \mathbf{z}+A_{2} \mathbf{z}+A_{3} z\right]$

Figure 11. Four-Sample Non-Recursive Digital Filter.


Figure 12. Recursive Digital Filter.

## PING PONG RAM

A common problem in digital signal processing is the word-byword transformation of a block of data, such as adding a constant to each word. This tranformation is usually done by reading each word from on RAM, modifying the data and writing the word into a second RAM. This type of operation may be done several times,
with different transformations on each pass. This requires at least two RAMs. It is desirable to use a single bus system to tie the RAMs to the transformation logic, so that only one set of transformation logic is required.


Figure 13. Pin Pong RAM.
A significant speed improvement in a common bus design can be realized by using two separate I/O RAMs in an alternate read/write mode, as shown in Figure 13. In this approach, data is initially read from the first RAM while transformed data is being stored in the second. Then, by changing the state of the $\overline{W E}$ input, data is read from the second RAM and new data can be written into the first RAM. In this fashion, one RAM is always in the read mode and the other is in the write mode. The $\overline{\mathrm{CS}}$ can be used to remove both RAMs from the DATA OUT bus so it can be used by other devices. The $\overline{\mathrm{CS}}$ line MUST be set inactive during a change of address to the RAM in the example shown in Figure 13. A speed improvement is realized in this configuration because the "data valid to end of write" time is faster than the "write cycle" time. This allows external logic to be performed on the DATA OUT and the result to be written back into the RAM at an overall higher system speed. In some designs, timing advantages can be realized by separating $\overline{\mathrm{CS}}, \overline{\mathrm{WE}}$, or both.

## SUMMARY

Separate I/O CMOS static RAMs can provide the system designer with increased speed and reduced part count and their versatility will be demonstrated by creative design engineers in numerous applications beyond those discussed in this application note. These devices offer high-speed access times and highspeed cycle times. The low power inherent in CMOS allows new levels of performance to be achieved in small, compact designs without the thermal problems of earlier bipolar designs. Certainly, these devices offer the system design engineer another tool in the search for improved system performance.

## by Michael J. Miller

## INTRODUCTION

The electronics industry has been an evolutionary succession of dominating technologies. This has been true for semiconductor devices in general, as well as the product family called bit-slice microprocessors. With the extinction of each technology and the emergence of the new, there is an associated transition for both the manufacturer and the consumer. Each company seeks to minimize the effort of this transition.

In the 1950s it was a generation of germanium diodes and transistors. During the 1960s, silicon transistors and bipolar ICs dominated. The last decade saw the emergence of the NMOS microprocessor and dynamic memories. This decade will be dominated by very high-speed CMOS as the primary volume process. This evolution is not only taking place with the industry but, in specific, with the microprogrammed bit-slice microprocessors. Today very high-speed, low-power CMOS is taking the place of high-speed bipolar. CMOS is capable of operating faster and at $1 / 5$ to $1 / 10$ the power of bipolar technologies. Because of this, CMOS is becoming the technology of choice for bit-slice microprocessors.
In the past, technological changeovers have been expensive to the manufacturer as well as the consumer. The MICROSLICE ${ }^{\text {m }}$ Family from IDT seeks to facilitate this transition by offering two families of CMOS bit-slice devices: IDT39C000, IDT49C000. The IDT39C000 family provides high-speed CMOS devices that fit into the sockets of current designs which utilize the 2900 family of bit-slice devices. The IDT39C000 family is pin-for-pin compatible to the 2900 family as well as compatible with its highest speed grade. An easy upgrade path is provided by the IDT49C000 family of bit-slice devices. This family starts off by providing higher densities (families of 16- and 32-bit), improved architecture and progresses on into innovative architectures of the future.

## RE-EMERGENCE OF MICROPROGRAMMING

As a result of CMOS, bit-slice microprogram designs are experiencing a new renaissance. In the mid-70s, the emergence of the 2900 family, as heralded by the 2901, was designed entirely using TTL bipolar technology. The 2901 has progressed from a propagation time - $\mathrm{A} / \mathrm{B}$ to $\overline{\mathrm{G}} / \overline{\mathrm{P}}$ equal to 80 ns - to the 2901C which sports 37 ns . To achieve these final speeds though, the total TTL design had to be abandoned and ECL was substituted for the inner workings of the 2901, with TTL buffers interfacing to the outside world. Today at IDT, very high-speed CMOS is being used to produce an IDT39C01E with A/B to $\overline{\mathrm{G}} / \mathrm{P}$ of 21 ns , at $1 / 8$ the power of the bipolar 2901 C .
In parallel with the evolution of the 2901 has been the blossoming of the 2900 family to a multi-device product family. All of the latest designs use ECL internally. The trend in this family has been to add more and more gates on chip. To achieve this, though, more current has been consumed by each of the ICs starting with the 2901 at 1.25 W to the 29300 family at approximately 8 W . To handle the 8 W , new packaging technology was developed which incorporates heat spreaders and cooling towers mounted on top.

Within the limits of maximum speed and density, tradeoffs can be made. For a given package, more speed can be achieved with less gates; or conversely, more gates can be incorporated at the expense of overall speed in critical paths. This relationship is referred to as the speed/power product of a given technology. The bipolar 2900 family has been extended to the limit of feasible packaging and cooling technology because of the density and speed requirements of today's applications. Very high-speed CMOS, in contrast, has a speed/power product an order-of-magnitude smaller than bipolar for the same speed. Therefore, CMOS requires less expensive packages and cooling systems.

COMPARISON OF FAMILY PERFORMANCE(1)

|  | MICROSLICE |  | BIPOLAR |  | SPEED PATH |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SPEED (ns) | DYNAMIC POWER (mA) | SPEED ( ns ) | DYNAMIC POWER (mA) |  |
| IDT39C01C | 37, 25 | 30 | 37, 25 | 265 | $\mathrm{A} / \mathrm{B} \rightarrow \overline{\mathrm{G}} / \overline{\mathrm{P}}, \mathrm{C}_{\mathrm{n}} \rightarrow \mathrm{F}=0$ |
| IDT39C01D | 28, 17 | 35 | - | - | $\mathrm{A} / \mathrm{B} \rightarrow \overline{\mathrm{G}} / \mathrm{P}, \mathrm{C}_{\mathrm{n}} \rightarrow \mathrm{F}=0$ |
| IDT39C01E | 21, 14 | 40 | - | - | $A / B \rightarrow \bar{G} / \bar{P}, C_{n} \rightarrow F=0$ |
| IDT39C03A | 52, 35 | 60 | 52,35 | 350 | $\mathrm{A} / \mathrm{B} \rightarrow \overline{\mathrm{G}} / \mathrm{P}, \mathrm{C}_{\mathrm{n}} \rightarrow \mathrm{Z}$ |
| IDT39C10B | 30 | 80 | 30 | 340 | $\overline{\mathrm{CC}} \rightarrow Y$ |
| IDT39C10C | 16 | 80 | - | 340 | $\overline{\mathrm{CC}} \rightarrow \mathrm{Y}$ |
| IDT39C203 | 52, 35 | 60 | 52, 35 | 350 | $\mathrm{A} / \mathrm{B} \rightarrow \overline{\mathrm{G}} / \overline{\mathrm{P}}, \mathrm{C}_{\mathrm{n}} \rightarrow \mathrm{Z}$ |

## NOTE:

[^20]A decade ago, CMOS was noted for lower power and lowperformance. Today, CMOS is capable of running at speeds faster than bipolar at $1 / 5$ to $1 / 10$ the power. Dramatically smaller power consumption and smaller gate sizes allow for even higher levels of integration to be achieved. In previous bipolar designs, an ALU, a barrel shifter and a multiplier each required a package of their own for heat dissipation, whereas CMOS can incorporate them all on one piece of silicon while still having room to include a reasonable amount of RAM. This means that CMOS has room to grow, thus providing for new innovative architectures in the future.
While the lower power consumption allows for more gates in the same package, there is also freedom to shrink the size of the packages because the package is being used less as a means of dissipating the heat. This is timely because consumers are requesting more and more in smaller volumes of space.

## THE LATEST IN CMOS TECHNOLOGY

CEMOS ${ }^{\text {™ }}$ is used to produce the MICROSLICE family with its two sub-familes - named, respectively, the IDT39C000 Family and the IDT49C000 Family. These families address microprogrammable designs of the present and future. CEMOS is a trademark for the proprietary CMOS process technology of IDT. CEMOS is an enhanced CMOS technology which includes such features as high ESD protection, latch-up protection and high alpha particle immunity.

## MICROSLICE IN EXISTING DESIGNS

The IDT39C000 family allows the designer to take advantage of very high-speed CMOS in existing designs. This family is a pin-for-pin compatible family with the 2900 counterparts. By replacing the current 2900 parts with IDT39C000 parts in existing sockets, the power consumption of that portion of the circuitry may be reduced down to $1 / 5$ to $1 / 10$ of the bipolar power consumption at full operating speeds. The IDT39C000 family is specified around the highest speed grade versions of the current bipolar devices. Currently in the IDT39C000 family are two of the common ALU architectures, the IDT39C01 and the IDT39C03/203. Included in the family are the sequencers IDT39C10 and IDT39C09/11. The IDT39C705/707 are registered file expansions for the IDT39C03/203. The family also includes the $16 \times 16$ multipliers, IDT39C516/517, and the $16 \times 16$ multiplier-accumulator, IDT39C510. Not to be ignored, the IDT39C60 family is available for high-performance error correcting memory designs. This family also includes the first speed upgrade beyond the bipolar technology. The IDT39C01D is $25 \%$ faster than the 2901C, while the IDT39C01E exhibits speeds $40 \%$ faster than the 2901 C .

## THE IDT49C000 FAMILY, THE NEXT GENERATION

The IDT49C000 family takes advantage of all the benefits that CEMOS has to offer: high-speed, low-power, very large scale integration and smaller packages. Because of the new freedoms imparted by CEMOS, the IDT49C000 family is the next family of innovation for bit-slice microprogrammed designs.
While the IDT39C000 family minimizes upgrade costs by being pin-compatible, the IDT49C000 family addresses the aspect by providing parts in the family which are code-compatible, thus achieving conservation of previously written code. This is significant because, in the last decade, the cost of the software portion of the system has surpassed the hardware. The IDT49C000 family, however, is not limited to code-compatible devices and will, in the future, include devices with new and wider architectures.

## THE IDT49C402A 16-BIT ALU PLUS

The first ALU in the IDT49C000 family is the IDT49C402A which is a 16 -bit ALU and register file. This device is a superset of the 2901 architecture. It is a very high-speed, fully-cascadable 16 -bit CMOS microprocessor slice, which combines the standard functions of four 2901s and one 2902 with additional control features aimed at enhancing the performance of bit-slice microprocessor designs. The IDT49C402A includes all of the normal functions associated with the standard 2901 bit-slice operation: (A) a 3 -bit instruction field ( $I_{0}, I_{1}, I_{2}$ ) which controls the source operands selection of the ALU; (B) a 3-bit microinstruction field ( $I_{3}, I_{4}, I_{5}$ ) used to control the eight possible functions of the ALU; (C) eight destination control functions which are selected by the microcode inputs ( $I_{6}, I_{7}, I_{8}$ ); and (D) a tenth instruction input ( $\mathrm{I}_{9}$ ) offering eight additional designation and control functions. This $I_{g}$ input, in conjunction with $I_{6}, I_{7}$ and $I_{8}$ allows for shifting the $Q$ Register up and down, loading the RAM or Q Register directly from the D inputs without going through the ALU, and new combinations of destination functions with the RAM A-port output available at the $Y$ output pins of the device. This eliminates bottlenecks of inputting data into the on-chip RAM.

The block diagram on page 3 shows the familiar architectures of the 2901 with register files which have both $A$ and $B$ data feeding into an ALU data source selector. This combines together the data from the register file along with direct data input (D) and the Q Register. The output of the ALU data source selector produces two operands, $R$ and $S$. $R$ and $S$ are fed into an eight-function ALU, the output of which can go to the data output pins or be fed back into the register file and/or Q Register.


IDT49C402A 16-Bit Microprocessor Slice.

## WHERE THE IDT49C402A EXCELS

The IDT49C402A, however, differs from the regular 2901 architecture by the addition of a new data bus that goes from the direct data input pins (D) into the register file and the Q Register, thus providing a data path directly into the register file and Q Register rather than passing through the ALU block. With conventional 2901 architecture, in order to get data into the register file the ALU must be placed in the pass mode taking data directly from the D inputs through the ALU and around to the register file. With this new architecture, data can be operated on out of the register file and the Q Register and the result placed back in the Q Register while new direct data is being brought into the register file. Conversely, the Q Register can be loaded while operations are being performed on the register file and placed back into the register file.
Whereas the 2901 has a 16-deep register file, the IDT49C402A has 64 addressable registers. The 2901 architecture does not allow for direct cascading of the register file. Dead cycles can be eliminated because 4 times more data can be cached on-chip with the AL.U. Other applications may use the 64 registers as four banks of 16 registers. The bank selection could be thought of as task switching for interrupt-driven multi-tasked applications.

The third difference from the 2901 is the ALU expansion mechanism. The IDT49C402A incorporates an MSS input which
programs the device, being the most significant device or not. When not the most significant slice, the $P$ \& $G$ signals are brought out. When the most significant slice, the sign and overflow are brought out on the P \& G.

## IDT49C402A 16-Bit ALU Destination Functions

|  | RAM | Q | Y-OUT |
| :---: | :---: | :---: | :---: |
|  | F-Up | Q-Up | F |
|  | F-Up | - | F |
| 2901 | F-Down | Q-Down | F |
| Functions | F-Down | - | F |
| (3-Bits | - | - | F |
| $\mathrm{I}_{6} \mathrm{I}_{8}$ | - | Load F | F |
|  | Load F | - | F |
| $\mathrm{I}_{9} \mathrm{HIGH}$ | Load F | - | A |
|  | Load D | Load F | F |
|  | Load D | Load F | A |
| Added | Load F | Load D | F |
| IDT | Load F | Load D | A |
| Functions | - | Q-Up | F |
| (1 Additional | - | Q-Down | F |
| Bit $\mathrm{l}_{0}$ ) | Load D | - | F |
| Ig LOW | - | Load D | F |

## CODE CONSERVATION

The microinstruction word of the IDT49C402A looks the same as the 2901 with the exception of the additional destination control line called $\mathrm{I}_{9}$. Conservation of microcode can be achieved via two methods. The first and the most simple method is to tie the instruction line $I_{g}$ high on the socket and not connect it to the microcode. In this way, the remaining destination control lines $I_{8}, I_{7}$ and $I_{6}$ are compatible to the 2901.
For those systems that intend to add more code, or rewrite code for performance optimization, the second method is performed by making minor alterations on the microcode. For many designers this can be a fairly easily-achieved task by making minor alterations in the meta assembler used to compile the microcode source. The alteration in the meta assembler would add $I_{9}$ such that all previously written code would have this signal default to a Don't Care state of high, thus enabling the standard destination instructions (the traditional 2901 codes). Additional code could then be written which utilizes this instruction line and the extra features provided in the IDT49C402.

An alternative to the second method for achieving microcode compatibility would take the already-compiled microcode and run it through a simple program, written in another language, which would spread the microcode apart and introduce in this additional instruction bit. This method is used for microcode which no longer has existing source.

## ONE IDT49C402A WINS <br> RACE AGAINST FOUR 2901s

While the IDT49C402A seeks to improve performance through architectural enhancements, it also achieves improved performance through raw technology. The IDT49C402A achieves an $A$ and $B$ address to $Y$ output of 41 ns for military and 37 ns for commercial temperature ranges, as compared to four 2901Cs and a 2902A which have $A$ and $B$ to $Y$ and flag of 80 ns for military and 68 ns for commercial. Thus the IDT49C402A is $45 \%$ faster than five discrete parts of the older 2900 family. the IDT49C402A could achieve processing of approximately 15 MIPS.

## COMPARISON OF 16-BIT MICROPROGRAMMED SOLUTIONS

|  | IDT49C402A <br> CMOS | 4-2901C <br> \& 2902A <br> BIPOLAR | 29116 <br> BIPOLAR |
| :---: | :---: | :---: | :---: |
| Dynamic <br> Power(1) | 125 mA | 1049 mA | 735 mA |
| ABI $\rightarrow$ Y/FLAG(1) | 37 ns | 68 ns | 84 ns |
| Package <br> Space <br> Sq. Inches | 0.32 LCC <br> 1.5 DIP | 1.8 LCC <br> 5.04 DIP | 0.56 LCC <br> 2.08 DIP |
|  | ALU <br> 64 RAM <br> Q REG <br> SHIFTER | ALU <br> 16 RAM <br> Q REG <br> SHIFTER | ALU RAM <br> ACCUM <br> BAR. SHIFT |

## NOTE:

1. Reflects performance over commercial temperature and voltage range.

## THE IDT49C402A IS COOL

Even though the IDT49C402 has five times the circuitry on-chip as does the 2901, it is $1 / 2$ the power of just one 2901.

The 16 -bit solution of the IDT49C402A is $1 / 8$ the power of four 2901Cs and one 2902A. While total power consumption is the concern of many designers because it has impact on power supplies and cooling systems, the lower power consumption also provides other benefits. Because less power is being consumed less of the package is needed as a heat sink. This allows for packages with much smaller outlines. Besides being offered in a standard 68-pin PGA, the IDT49C402A comes in a 68 -pin dual in-line package with pins on 70 mil centers, 600 mils wide, which yields a package with an outline of $2.5 \times 0.6$ inches. A 68-pin LCC with pad spacing of 25 mil centers, as well as a standard 68-pin LCC with pad spacing of 50 mil centers, are offered. When the board space taken up by just the packages are added up, the LCC version of the IDT49C402A is 0.32 square inches, as opposed to 1.8 square inches for four 2901Cs and a 2902A. Respectively, the IDT49C402A in the SHRINK-DIP package ( 70 mil centers) is 1.5 square inches as opposed to 5 square inches for four 2901Cs and a 2902A. Not included in the calculations for the multi-chip solutions is the spacing between the ICs.

The next ALU, soon to be introduced in the IDT49C000 family, is the IDT49C403 which will be a 16-bit version of the $2903 / 203$. This device will be at least as fast as the four 2903s and a 2902 A , and will consume $1 / 5$ to $1 / 10$ the power of the multi-chip solution.

## A 16-BIT SEQUENCER TO MATCH A 16-BIT ALU

While ALUs provide the data path for performing computations, the sequencer is another important building block which orchestrates the entire machine. The first sequencer in the IDT49C000 family is the IDT49C410. The IDT49C410 is architecture- and function code-compatible to the 2910A, with an expanded 16-bit address path which allows for programs up to 64 K words in length.

The IDT49C410 is a microprogram address sequencer intended for controlling the sequence of execution of microinstructions stored in microprogram memory. Besides the sequential accesses, it provides conditional branching to any microinstruction within its 64 K word range.
While the 2910A incorporates a 9-deep stack, the IDT49C410 has a 33-deep stack which provides micro subroutine return linkage and looping capability. This deep stack can be used for highly nested microcode applications.
Referring to the block diagram on page 5 , it can be observed that, during each microinstruction, the microprogram controller provides a 16-bit address from one of four sources: 1) the microprogram address register ( $\mu \mathrm{PC}$ ) which usually contains an address one greater than the previous address; 2) an internal direct input (D); 3) a register/counter (R) retaining data loaded during a previous microinstruction; or 4) a last-in firstout stack (F).
The IDT49C410 is completely code-compatible with the 2910A. This allows the IDT49C410 to execute previously written


IDT49C410 16-Bit Microprogram Sequencer.
microcode, while allowing for more microcode to be added to the application and taking the program beyond the 4 K word boundary. Because the IDT49C410 is microcode-compatible, older microcode routines can be incorporated in new designs utilizing the IDT49C410.

The 16-bit IDT49C410 uses approximately $1 / 4$ the power consumption of the 2910A (which is a 12-bit sequencer), thus maintaining the $1 / 5$ power consumption on a bit-by-bit basis. The IDT49C410 consumes, over frequency and temperature ranges, 75 mA for commercial and 90 mA for military. The 2910A compares with 340 mA for military and 344 mA for commercial. Because of the lower power consumption, smaller packaging may be utilized. While the IDT49C410 is offered in a standard 600 mil wide package with pins on tenth inch spaces,
it is also offered in a package which is 400 mils wide with pins on 70 mil centers. This is roughly $1 / 2$ the standard package with regards to area taken up by each package.
COMPARISON OF
MICROPROGRAM SEQUENCERS

|  | IDT49C410A | IDT49C410 | 2910A |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C C}} \rightarrow \mathbf{Y}(1)$ | 15 ns | 24 ns | 24 ns |
| Stack Depth | 33 | 33 | 9 |
| Address Range | 64 K | 64 K | 4 K |
| Dynamic Power(1) | 75 mA | 75 mA | 340 mA |

## NOTE:

1. Reflects performance over commercial temperature and voltage range.

## WORKING TOGETHER

The simplified block diagram of an example Central Processing Unit (CPU) is shown below using devices manufactured by IDT. This CPU architecture can be viewed as two major sections which have a MICROSLICE family part at the heart of each. The major section of the left hand side of the diagram is the control path. The microprogram sequencer at the heart is the IDT49C410 which generates the address for the microprogram stored in the writeable control store (WCS). The output of the WCS is registered by the pipeline register. Together, the sequencer, WCS and pipeline register make up a state machine which controls the operation of the entire CPU. In this CPU, the state machine first fetches a machine instruction and captures it in the instruction register. The instruction register determines the starting address for each sequence of microinstructions associated with each machine opcode.

In this example, both the microprogram store and the instruction mapping memory are formed using RAM. The RAM has separate DATA ${ }_{I N}$ and DATA OUT buses (IDT71682). This allows the input side to be connected conveniently to an 8-bit bus for initialization at power up.

The second major section is on the right hand side. This section is called the data path. The heart of this section is the

IDT49C402A. In it is contained all of the working registers and the arithmetic logic unit for performing data computations. One of the internal registers always contains the value of the program counter (PC) which is the address at which the opcode for the machine instruction is fetched. When an opcode is fetched, the memory address register (MAR) is loaded with the value of the PC while, at the same time, the value of the PC plus one is loaded back into the internal register file. The DATA $_{\text {IN }}$ and DATA ${ }_{\text {OUT }}$ registers are used to buffer data coming from and going to the memory during execution of the machine instruction.

## CONCLUSION

The MICROSLICE family from IDT provides high-performance CMOS solutions for microprogrammed applications. Not only does the family provide for yesterday's designs with plugcompatible devices of the IDT39C000 family, it also provides solutions for future applications. With the IDT49C000 family, the designer can take advantage not only of the lower power consumption of CMOS, but utilize higher speeds and smaller board spacing, yielding smaller packaging concepts required by today's customers. In the future, the IDT49C000 MICROSLICE family will provide alternative architectures which will provide for yet higher performance solutions.


By David C. Wyland


#### Abstract

Cache memories are a widely used tool for increasing the throughput of computer systems. The IDT7174 Cache Tag RAM is a new component designed to support direct mapped cache designs by providing the tag comparison on-chip. This allows relatively large cache memories to be designed with low chip count. The application of the IDT7174 to cache memory design is explored by designing a simple cache memory, reviewing its operation and performance, discussing methods of extending the design, and then reviewing the theory behind the design of cache memories in general.


## INTRODUCTION

Cache memories are an important design tool for increasing computer performance by increasing the effective speed of the memory. Computer memories are usually implemented with slow, inexpensive devices such as dynamic RAMs. A cache memory is a small, high-speed memory that fits between the CPU and the main memory in a computer system. It increases the effective speed of the main memory by responding quickly with a copy of the most frequently used main memory data. When the CPU tries to read data from the main memory, the high-speed cache memory will respond first if it has a copy of the requested data. Otherwise, a normal main memory cycle will take place. In typical systems, the read data will be supplied by the cache memory over $90 \%$ of the time. The result is that the large main memory appears to the CPU to have the high speed of the cache memory.

The IDT7174 Cache Tag RAM introduced by IDT simplifies the design of high-speed cache memories. It can be used to make a high-performance cache memory with a low part count. The IDT7174 Cache Tag RAM consists of a 64K-bit static RAM organ-


Figure 1: IDT7174 Cache Tag RAM Block Diagram
ized as $8 \mathrm{~K} \times 8$ and an 8 -bit comparator, as shown in Figure 1. The comparator is used in direct mapped cache memories to perform the address tag comparison, and allows a 16 K byte cache for a 68000 microprocessor to be built with four memory chips. The IDT7174 also provides a single pin RAM clear control which clears all words in the internal RAM to zero when activated. This control is used to clear the tag bits for all locations at power-on or system-reset when the cache is empty of data. This allows one of the comparison bits to be used as a cache data valid bit.

## DESIGN OF A CACHE MEMORY

To understand the application of the IDT7174 to cache memories, we will begin by designing one. A block diagram of a cache memory system using IDT7174 Cache Tag memory chips is shown in Figure 2. The cache memory serves a 16-bit microprocessor with a 24 -bit address bus and a main memory. In this system, the 13 least significant bits of the address bus are connected to the address inputs of both the cache tag and the cache data RAM chips. The upper 11 bits of the address bus are connected to the data I/O pins of the cache tag RAMs. The remaining five I/O pins of the cache tag RAMs are connected to a logic $1(+5)$.


Figure 2: Cache Memory System Block Diagram
The MATCH outputs of the cache tag rams are tied together and connected to the WAIT input of the microprocessor. A 330 ohm pull-up resistor is used because the MATCH outputs are open-drain type. The MATCH outputs are positive-active. The MATCH output goes high when the contents of the internal RAM are equal to the data on the I/O pins. When several cache tag RAMs have their MATCH outputs connected together, a wireAND function results: all of the comparators must each register a match before the common MATCH signal can go high.

In the system shown, the state of the WAIT input to the microprocessor determines whether the memory data is to come from the cache or the main memory. If the WAIT input to the microprocessor is high, the microprocessor will accept data immediately from the cache data RAMs; if the WAIT input is low, the microprocessor will wait for the slower main memory to respond with the data.

To understand how the cache memory operates, we will follow its operation from start-up in an initially empty state. When the system is powered-up, the cache tag RAMs are cleared to zero by a pulse to the initialize pins of the IDT7174 RAMs. This causes all cells in the RAM to be simultaneously cleared to logic zero. When the microprocessor begins its first read cycle, the 13 least significant bits of the address bus select a location in the cache tag RAMs. The location in the cache tag RAMs is compared against the upper bits of the address bus and against five bits of logic one.

The MATCH output of the cache tag RAMs will be ،ow because all cache tag RAM cells were reset to zero, and the zeros from the selected cell are being compared against the five bits of logic one. In this case, the microprocessor waits for the slower main memory to respond. This is called a cache miss.

When the main memory responds with read data for the microprocessor, this data is also written into the cache data memory at the address defined by the 13 least significant bits of the address bus. At the same time, the upper 11 bits of the address bus and the five bits of logic one are written into the cache tag memory. This 11-bit address tag, in combination with the 13 bits of RAM address select, uniquely identify the copy of the main memory data that was stored. The five logic one bits serve as a data valid bits which indicate that the data in the cell is a valid copy of main memory data.

When the microprocessor requests data from the same location that has been written into the cache, the upper address bits on the address bus will be the same as the bits which were previously written into the cache tag RAM and the MATCH signal will go high. This is called a cache hit. In this case, the cache data is gated onto the data bus and the memory cycle is complete.

If the microprocessor requests data from an address with the same 13 least significant bits as a word in the cache, but with different upper address bits, a cache miss will result and the current (more recent) data will be written into the cache. In this manner, the cache is continuously updated with the most recently used data.

Memory write cycles are treated differently from read cycles. On write cycles, data is written directly into main memory and into the cache. This is called the write-through method of cache updating. Since all data is written immediately into main memory, it always contains current information. Data is written into the cache on full word writes or on byte (i.e. partial word) writes if a match occurred. Writing bytes into the cache only if a cache match occurs ensures that the full word in the cache is valid. For example, this ensures valid data for a byte write followed by a word read.

The design in Figure 2 uses unbuffered writes. In unbuffered writes, all write cycles occur at main memory speeds. This slows down the system for all write cycles at the expense of simple memory controls; however, this may be acceptable since only $15 \%$ of all memory cycles are write cycles in typical programs. Buffered write is a slightly more complicated method which improves performance. In buffered write cycles, the write data and address are loaded into registers, and the main memory write cycle proceeds in overlap with other processor operations. Since the next few cycles will probably be read cycles and their data will come from the cache, the result is that buffered write cycles are as short as cache read cycles.

## CACHE MEMORY DESIGN: PERFORMANCE

Even a simple cache memory can improve system performmance. For a simple, 16-bit cache system such as described above, a hit rate (percentage of read cycles that are from the cache) of $68 \%$ can be expected. If IDT 7174 Cache Tag RAMs and IDT7164 cache data RAMs are used, an access time at the chip level of 35 ns results and a corresponding system cache read or write cycle time of 50 ns is practical. Assuming a system cache access time of 50 ns and a main memory system access time of 250 ns , the average access time of an unbuffered cache would be 134 ns and the average access time of a buffered cache would be 104 ns . This corresponds to an improvement in access time of 1.9:1 and 2.4:1, respectively.

## CACHE DESIGN DETAILS: CONTROL LOGIC

Figure 3 shows a block diagram of a control logic design and a typical timing diagram for the cache memory of Figure 2. The vertical lines in the timing diagram represent 50ns timing intervals. The microprocessor is assumed to have a 50 ns clock and a 100 ns memory cycle time. In the timing diagram and associated logic, a Read/Write Timing signal is used to determine whether to use the cache data or to start the main memory. This timing signal is the memory read/write request signal from the CPU delayed by 37 ns ; the address-to-match time of the IDT7174. If main memory is used, this timing signal is used to write the main memory data into the cache RAMs on both the main memory read and write cycles. Data is written into the cache on write cycles only if there is a match or if it is a word write operation. The state of the MATCH line is latched by the Read/write Timing signal so that it remains stable during cache write operations.


Figure 3: Cache Memory Control Timing and Logic Block Diagrams

## CACHE DESIGN DETAILS: UNCACHED ADDRESSES

In the above cache design, we have assumed that all parts of memory are cached; however, there are significant exceptions to this assumption. Hardware I/O addresses should not be cached because they do not respond in the same way as normal memory locations. Bits in an I/O register can and must change at any time, asynchronously, with respect to the rest of the system. A cache copy of an earlier I/O state is clearly not a valid response to an I/O read request under these conditions. Also, an 1/O register address may be used for different functions for read and write, so that what is read will not be the same as what was written. For example, write-only control bits will not appear when read, and read-only bits will not be affected by write operations. For these reasons, hardware 1/O addresses must always force cache misses. This can be accomplished by adding an 1/O address decoder to the memory address bus to force a cache miss. (This decoder aleady exists in many systems to enable the $1 / O$ subsystem.)

## CACHE DESIGN DETAILS: DMA ADDRESSES

Direct Memory Access (DMA) allows I/O devices such as disk controllers to have direct access to main memory by temporarily stopping the CPU and taking control of the memory address and data busses. If DMA devices are allowed to write into main memory without updating the cache memory, cache data could become invalidated because it would no longer be a copy of the
contents of main memory. The simplest solution to this problem is to have the cache monitor the memory bus and be updated if an address match occurs in the same manner as CPU write-through operations. Otherwise, the I/O DMA buffer areas of memory must be forced to be uncached in the same manner as hardware I/O addresses.

## CACHE DESIGN DETAILS: EXPANDING THE CACHE IN WIDTH

The cache as described above, can be expanded in both width and depth. For a 32-bit system, two additional IDT7164 cache data RAMs (for a total of 4 chips ) will be required to store the 32-bit data words. A block diagram of a 32-bit cache system, with a 32-bit address bus, is shown in Figure 4. Compared with Figure 2, the number of cache data RAMs has been expanded from two to four to handle the expansion of the data bus from 16 to 32 bits, and the number of cache tag RAMs has been expanded from two to three to handle the expansion of the address bus from 24 to 32 bits.


Figure 4: 32-Bit Cache Memory System

Note that the cache memory system uses the memory address lines corresponding to the 32-bit words stored in the cache. If a byte addressing memory address convention is used, the least significant bit of the address lines going to the cache RAM chips is A2, with A1 and A0 used to select the byte(s) within the word to be read or written in the cache data RAMs.

There is a benefit to expanding the cache width by adding data RAMs: the miss rate improves. The miss rate improves because of the increase in width, as well as in the amount of data stored. The miss rate for a $8 \mathrm{~K} \times 32$-bit cache is estimated at $12.4 \%$, as compared to $32 \%$ for a $8 \mathrm{~K} \times 16$-bit cache. Doubling the cache width by adding RAM chips doubles the amount of data stored. We would expect an improvement in miss rate due to the increased probability of finding the data in the cache.

There is an additional improvement in miss rate, however, specifically due to the increase in width. This is because there is a high probability that the next word the CPU wants is the next word after the current one. If the cache width is doubled, there is a $50 \%$ probability that the next word is already in the cache, fetched from main memory along with the current word.

Studies have shown that the miss rate is cut almost in half for each doubling of the cache data word width - called line size in cache theory - up to 16 bytes and larger (Smith 85). The disadvantage of very wide cache data word width is either a wide main memory data bus or complex logic to transfer the word to the cache in a high-speed serial burst. Simply doubling the number of main memory cycles does not work well because you have
doubled the effective access time of the main memory but have cut the miss rate by less than half, yielding a net decrease in performance.

## CACHE DESIGN DETAILS: EXPANDING THE CACHE IN DEPTH

The cache memory can be expanded in depth by adding copies of the cache tag and data chips and using upper bits of the address bus for chip enable selection. An example of an expanded cache is shown in Figure 5. The primary reason for increasing the size of the cache memory is to decrease the miss rate percentage. For example, increasing the cache size from $8 \mathrm{~K} \times 16$ to $16 \mathrm{~K} \times 16$ decreases the estimated miss rate from $32 \%$ to $22 \%$.


Figure 5: Depth Expanded Cache Memory System

## CACHE DESIGN DETAILS: SET ASSOCIATIVE EXPANSION

A better way to expand the cache memory in depth is called set associative expansion (shown in Figure 6), and its control logic (shown in Figure 7). In this example, we have two independent cache memories which results in a two-way set associative cache. If a match is found in one of the memories, its data is gated to the data bus. If no match is found, one of the two memories is selected and updated. Selection of one the two memories for cache write update is done by using an additional $8 \mathrm{~K} \times 1$ memory to hold a flag for each cache word, indicating which memory was read last. This way, the least recently used cache word of the pair is updated.

The cache system described above attacks the problem of having two frequently used words mapped to the same cache word. For example, if a program loop included an instruction at 200B2 (hexadecimal) and called a subroutine at 800B2, the cache word 00B2 would be alternately registered as a cache miss and updated with memory data from each of these two addresses. The above design solves this problem by having two independent memories. One would cache the instruction at 200B2 and the other would cache 800B2.

Two way set associative expansion, while more complex in control logic, achieves a better miss rate. For example, the estimated miss rate for a $16 \mathrm{~K} \times 16$ set associative cache is $18 \%$ versus $22 \%$ for a simple $16 \mathrm{~K} \times 16$ cache.


Figure 6: 2-Way Set Associative Cache Memory System


Figure 7: 2-Way Set Associative Cache Control Logic Block Diagram

## CACHE THEORY: HOW IT WORKS

A cache memory cell holds a copy of one word of data corresponding to a particular address in main memory. It will respond with this word if the address on the main memory address bus matches the address of the word stored. A cache memory cell therefore has three components. These components are an address memory cell, an address comparator, and a data memory cell, as shown in Figure 8. The data and address memory cells record the cached data and its corresponding address in main memory. The address comparator checks the address cell contents against the address on the memory address bus. If they match, the contents of the data cell are placed on the data bus.

An ideal cache memory would have a large number of cache memory cells with each of them holding a copy of the most frequently used main memory data. This type of cache memory is
called fully associative because access to the data in each memory cell is through its associated, stored address. This type of memory is expensive to build because the address cell and address comparator are generally several times larger, in terms of chip area or part count, than the data cell. Also, the address comparator required for each associative memory cell makes the design of the cell different from that of standard RAM memory cells. This makes a fully associative memory a custom design, precluding the use of efficient standard RAM designs.


Figure 8: Cache Memory Cell Block Diagram

## CACHE THEORY: WHY IT WORKS

Cache memories work because computer programs spend most of their memory cycles accessing a very small part of the memory. This is because most of the time the computer is executing instructions in program loops and using local variables for calculation. Because of this observation, a 64 K byte cache can have a $90+\%$ hit rate on programs that are megabytes in size.

## HOW THE DIRECT MAPPED CACHE WORKS

The direct mapped cache memory is an alternative to the associative cache memory which uses a single address comparator for the cache memory system and standard RAM cells for the address and data cells. The direct mapped cache is based on an idea borrowed from software called hash coding which is a method for simulating an associative memory. In a hash coding approach, the memory address space is divided into a number of sets of words with the goal of each set having no more than one word of most-frequently-used data. In our case, there are 8 K sets of 2048 words each.

Each set is assigned an index number derived from the main memory address by a calculation which is called the hashing algorithm. This algorithm is chosen to maximize the probability that each set has no more than one word of most-frequently-used data. In the direct mapped cache, the hashing algorithm uses the least significant bits of the memory address as the set number. This uses the concept of locality, which assumes that the most often used instructions and data are clustered in memory. If locality holds, the least significant bits of the address should be able to divide this cluster into individual words and assign each one to a separate set.

A memory map of a direct mapped cache of Figure 2 is shown in Figure 9 as an example of how the main memory words are related to the cache words. The 16 M Word main memory is divided into 8K word pages, a total of 2048 pages. Each word within each 8 K page is mapped to its corresponding word in the 8 K words of the cache; i.e., word 0 of the cache corresponds to word 0 in each of the 2048 pages ( 8 K sets at 2048 words/set).

Each word in the cache stores one word out of its set of 2048 corresponding to one of the 2048 possible pages. Both the data word and the page number (i.e. upper address bits), are stored.
Since only one word in each set (one of 2048 words in our case) is assumed to be one of the most-frequently-used words, each set has a single cache memory cell associated with it. This cache cell consists of an address cell and a data cell, but no comparator. One comparator is used for the cache memory system since only one set can be selected for a given memory cycle and only one comparison need be made. In a memory cycle, one set is selected, and the single cache address cell for that set is read and compared against the memory address, and the data from the cache data cell is placed on the bus if there is a match. The advantage of this scheme is that a single comparator is used, allowing standard RAM memories to be used to store the cache address and data for each set.


Figure 9: Cache System Memory Map
The cache cell for each set should hold the data that was most frequently used. However, since we do not know which data was the most frequently used until after the program is run, we approximate it by storing the most recently used data and replacing the least recently used (oldest) data. In the direct mapped cache, this is done by replacing the cache cell contents with the newer main memory data in the case of a cache miss.

## CACHE PERFORMANCE

A cache memory improves a system by making data available from a small, high-speed memory sooner than would otherwise be possible from a larger, slower main memory. The performance of a cache memory system depends upon the speed of the cache memory relative to the speed of the main memory and on the hit rate or percentage of memory cycles that are serviced by the cache.

The cache performance equations below express the idea that the average speed of the cache memory is the weighted average of the cycle times for cache hits plus the main memory time for cache misses, with memory writes dealt with as a special case of
$100 \%$ cache miss or $100 \%$ cache hit for the unbuffered and buffered cases, respectively.

## CACHE SYSTEM PERFORMANCE: MISS RATE

One of the key parameters in a cache memory system is the miss rate. Miss rate figures are estimates derived from statistical studies of cache memory systems. The miss rate is an estimate because it varies, often significantly, with the program being run. Miss rate estimates for various cache memory configurations are given in Table 1. Miss rates for one example of two-way set associative expansion are also shown in this table.

| Size: <br> Words/Tag RAM | Miss Rate for Cache Data Word Width - Bits |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 16 | 32 | 64 | 128 |  |
| 2 K | 0.57 | 0.23 | 0.10 | 0.04 |  |
| 4 K | 0.40 | 0.18 | 0.07 | $<0.04$ |  |
| 8 K | 0.32 | 0.12 | 0.05 | $<0.04$ |  |
| 16 K | 0.22 | 0.09 | $<0.04$ | $<0.04$ |  |
| $16 \mathrm{~K}(8 \mathrm{~K}+8 \mathrm{~K})$ | 0.18 | 0.07 | $<0.04$ | $<0.04$ | 2-way Set Assoc |

Table 1.
The miss rate estimates given in Table 1 are derived from simulation studies. (See references.) These studies covered cache sizes of up to 32 K bytes and cache data word widths (called line sizes in cache terminology) from 4 bytes through 64 bytes. In the case of 16 -bit word width caches, the figures given are extrapolations from the 32 -bit data. Also, the figures for cache sizes above 32 K bytes (i.e., $16 \mathrm{~K} \times 32$, etc.) are extrapolations from 32K byte data.

## CACHE SYSTEM PERFORMANCE FOR READ CYCLES

Cache memory system performance is determined by the access time of the main memory, the access time of the cache, the miss rate (the percentage of memory cycles that are not serviced by the cache) and the write time. The effective access time of a cache memory system can be expressed as a fraction of the main memory access time. This dimensionless number, Ps , is a measure of cache performance. If we consider read cycles only, the access time of a cache memory system is:

$$
\begin{aligned}
& T s=(1-M) T c+M T m=(1-M) T c+M T m \\
& P s=T s / T m=(1-M)(T c / T m)+M=(1-M) P c+M
\end{aligned}
$$

Where:
Ts = Cache average system cycle time, averaged over read and write
$M=$ Miss rate of cache
Tc = Cache cycle time, read or write (assumed to be equal)
Tm = Main memory cycle time, read or write (assumed to be equal)
Pc = Cache memory access time as a fraction of main memory cycle time
Ps = Cache system access time as a fraction of main memory access time

If the miss rate of a cache memory is $100 \%, \mathrm{Pc}=1.00$. If the cache memory is infinitely fast corresponding to a cache access time of zero, Pc will be equal to the miss rate, M. For real cache memories, the access time of the cache is finite. This means that the cache system access time will approach the cache access time as the miss rate approaches zero. This is shown in Figure 10.


Figure 10: Cache Access Time vs Miss Rate for Read Cycles

## CACHE SYSTEM PERFORMANCE FOR

 READ AND WRITE CYCLESMemory write cycles affect the average access time of the cache system. In a write-through design, unbuffered write cycles are equivalent to cache misses, while buffered write cycles are equivalent to cache hits. Unbuffered write cycles take a main memory cycle to write data for every write. If the main memory write cycle time is the same as the read cycle time, this is equivalent to a cache miss. In buffered write, data is written into the cache and into a register for later off-line write into the memory. Thus, the write cycle in the buffered write case is equivalent to a cache cycle. Each write cycle in the buffered case is, therefore, equivalent to a cache hit. The performance equations for this case are:

$$
P s=R((1-M) P c+M)+W(T w / T m)
$$

For unbuffered writes:

$$
P s=R((1-M) P c+M)+W
$$

For buffered writes:

$$
P s=R((1-M) P c+M)+W P c
$$

Where:
$R=$ Fraction of total memory cycles that are read cycles
$W=$ Fraction of total memory cycles that are write cycles
Tw = Write time $=$ Tm for unbuffered, Tc for buffered writes
The effect of unbuffered write cycles is to limit the maximum performance of the cache system. For the average case where write cycles are approximately $15 \%$ of the total number of memory cycles, this is approximately equivalent to a cache memory performance of 0.15 , as shown in Figure 11.


Figure 11: Cache Access Time vs Miss Rate for Buffered and Unbuffered Write Cycles

## CACHE SYSTEM PERFORMANCE IN TERMS OF AVERAGE MEMORY ACCESS TIME

Although cache memory systems can be evaluated in terms of the dimensionless performance parameter, Ps, you often need to calculate the actual access time for a specific system. This is expressed by:

$$
T s=R((1-M) T c r+M T m r)+W T w
$$

Where:
Ts = Cache average system cycle time, averaged over read and write
$R=$ Percentage of memory cycles which are read cycles = 85\% typical
$W=$ Percentage of memory cycles which are write cycles = $15 \%$ typical
$M=$ Miss rate of cache $=10+\%$ typical
Tcr = Cache read cycle time
Tmr = Main memory read cycle time
Tw = Write cycle time: main memory for unbuffered write, cache for buffered

For typical values:

$$
\begin{aligned}
T s & =0.85(0.9 \mathrm{Tcr}+0.1 \% \mathrm{mr})+0.15 \mathrm{Tw} \\
& =\underline{0.765 \mathrm{Tcr}+0.085 \mathrm{Tmr}+0.15 \mathrm{Tw}}
\end{aligned}
$$

For unbuffered write and $\mathrm{Tcr}=50 \mathrm{~ns}, \mathrm{Tmr}=\mathrm{Tw}=250 \mathrm{~ns}$ :

$$
T s=0.765(50)+0.085(250)+0.15(250)=97.0 \mathrm{~ns}
$$

For buffered write and Tcr $=$ Tw $=50 \mathrm{~ns}, \mathrm{Tmr}=250 \mathrm{~ns}$ :

$$
T s=0.765(50)+0.085(250)+0.15(50)=67.0 \mathrm{~ns}
$$

## CACHE SYSTEM PERFORMANCE IN TERMS OF CPU WAIT STATES

In many computer and microprocessor systems, the purpose of the cache memory system is to eliminate CPU wait states, clock periods where the processor is stopped waiting for the memory. The cache performance calculations for this condition are more properly expressed in terms of processor wait states as follows:

$$
\begin{aligned}
\text { Ncw } & =R((1-M) N c r+(1-H) N m r)+\text { WNw } \\
& =R M N m r+W N w \quad \text { If: } N c r=0 \text { (no wait states for cache) }
\end{aligned}
$$

Where:

$$
\begin{aligned}
\text { Ncw }= & \text { CPU average number of wait states, averaged over } \\
& \text { read and write } \\
R= & \text { Percentage of memory cycles which are read cycles } \\
& =85 \% \text { typical } \\
\mathrm{W}= & \text { Percentage of memory cycles which are write cycles } \\
& =15 \% \text { typical } \\
\mathrm{M}= & \text { Miss rate of cache }=10+\% \text { typical } \\
\mathrm{Ncr}= & \text { Cache read cycle time wait states (typically } 0) \\
\mathrm{Nmr}= & \text { Main memory read cycle wait states } \\
\mathrm{Nw}= & \text { Write cycle wait states: main memory wait states for } \\
& \text { unbuffered write, cache wait states for buffered }
\end{aligned}
$$

For unbuffered write and $\mathrm{Ncr}=0$ wait states, $\mathrm{Nmr}=3$ wait states:

$$
\text { Ncw }=0.085(3) 1 \mathrm{~m} 1.15(3)=0.535 \text { wait states }
$$

For buffered write and $\mathrm{Ncr}=\mathrm{Nw}=0$ wait states, $\mathrm{Nmr}=3$ wait states:

$$
\mathrm{Ncw}=0.085(3)+.15(0)=0.255 \text { wait states }
$$

## CACHE SYSTEM PERFORMANCE IN TERMS OF CPU THROUGHPUT

The reason for adding a cache to a CPU is to improve throughput by eliminating wait states. CPU throughput improvement, as a result of adding a cache, can be expressed as the ratio of the speeds before and after adding the cache. For our purposes, CPU throughput improvement can be equated to memory throughput improvement. CPU throughput for this case can be defined as the CPU clock frequency divided by the number of clock states per memory cycle. The speed improvement provided by the cache can therefore be expressed as the ratio of the throughput with the reduced number of wait states provided by the cache to the throughput with full wait states:

$$
\begin{aligned}
\mathrm{Fc} & =\frac{\mathrm{fclk} /(\mathrm{No}+\mathrm{Ncw})}{\mathrm{fclk} /(\mathrm{No}+\mathrm{Nm})} \\
& =(\mathrm{No}+\mathrm{Nm}) /(\mathrm{No}+\mathrm{Ncw})
\end{aligned}
$$

Where:
fclk $=$ Frequency of processor clock
$\mathrm{N}=$ Number of clock cycles per memory cycle
Ncw = Number of wait states for cache system (average)
$\mathrm{Nm}=$ Number of wait states for main memory
No = Number of processor states per memory cycle with no wait states
Fc = Processor throughput relative to throughput without cache

A 68010 microprocessor requires four clock states per memory cycle, i.e. $\mathrm{No}=4$. Assuming a 12.5 MHz clock and 250 ns main memory access time, $\mathrm{Nm}=2$ wait states. If we use the unbuffered write case from the clock state analysis above, Ncw $=0.535$. The throughput improvement provided by the cache is therefore:

$$
\begin{aligned}
\mathrm{Fc}= & (4+2) /(4+0.535)=6 / 4.535= \\
& 1.32=32 \% \text { throughput increase }
\end{aligned}
$$

This is equivalent to increasing the CPU clock speed from 12.5 MHz to 16.5 MHz .

## CACHE MEMORY PERFORMANCE: HOW MUCH DO YOU NEED?

A simple, direct mapped cache memory system, as described above, is often the most cost effective design. In many cases, the effort to decrease the miss rate beyond that of a simple design may not be worth the increase in system performance.
For example, if Pc is greater than 0.20 corresponding to a cache access time greater than $20 \%$ of the main memory access time, it may not be cost effective to improve the hit rate above $90 \%$. This is because there is a knee in the curve of performance improvement versus miss rate at the point where $P \mathrm{Pc}=$ miss rate, as shown in Figure 10. In some cases, even the added expense of buffered write may not be justified. To examine the relationship between CPU throughput and miss rate, CPU thorughput improvement versus miss rate for various microprocessors is shown in Table 2.

| Miss Rate | Throughput Relative to Uncached System |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 68010 <br> Unbuffered | 68010 <br> Buffered | 68020 <br> Buffered | RISC <br> Buffered |
| 1.00 | 1.00 | 1.00 | 1.00 | 1.00 |
| 0.80 | 1.06 | 1.12 | 1.19 | 1.27 |
| 0.60 | 1.13 | 1.20 | 1.32 | 1.49 |
| 0.40 | 1.20 | 1.28 | 1.49 | 1.79 |
| 0.20 | 1.29 | 1.38 | 1.71 | 2.24 |
| 0.10 | 1.34 | 1.44 | 1.84 | 2.56 |
| 0.05 | 1.37 | 1.47 | 1.92 | 2.76 |
| 0.00 | 1.40 | 1.50 | 2.00 | 3.00 |

Table 2.
The data shown is for three CPU/cache systems. The 68010 microprocessor system has a 12.5 MHz clock and a cache with unbuffered write. The 68020 system has a 16 MHz clock and a buffered write cache. The RISC CPU assumes a 10 MHz RISC computer with a 10 MHz clock and a buffered write cache, and assumes one clock per memory cycle with wait states equal to an integral number of clock cycles.

Using the data in Table 2, we can make an interesting comparison between chip count and performance gained over an uncached system. Table 3 gives this comparison, showing the chip counts, miss ratios, and performance improvement gain for simple, depth expanded, and two-way set associative expanded caches. The chip counts given are for the cache tag and data RAM chips required, but do not include chip counts for the control logic. One RAM chip is added for the two-way set associative case for the least-recently-used cache flag RAM.

| Tag RAM Size | 68010 Unbuffered |  |  | 68020 Buffered |  |  | RISC Buffered |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Chips | Miss | Perf | Chips | Miss | Perf | Chips | Miss | Perf |
| 8K | 4 | 0.32 | 1.24 | 7 | 0.12 | 1.81 | 7 | 0.12 | 2.49 |
| 16K | 8 | 0.22 | 1.28 | 14 | 0.09 | 1.86 | 14 | 0.09 | 2.60 |
| $8 \mathrm{~K}+8 \mathrm{~K}$ S.A. | 9 | 0.17 | 1.31 | 15 | 0.07 | 1.89 | 15 | 0.07 | 2.68 |

Table 3 shows that the throughput improvement created by expanding the cache above a minimum chip count design is small. This table can be interpreted in two ways. In small systems where the goal is to achieve high-performance at minimum chip count, the table indicates that a mimum chip count cache is best since it buys the most performance improvement per chip; doubling the cache chip count purchased less than $10 \%$ further increase in performance in all cases. In larger systems where the goal is to achieve maximum performance at moderate chip count, the table indicates that a further increase in performance of $5-8 \%$ can be obtained by adding fewer than ten chips.

## CACHE DESIGNS:

## DIFFERENT WAYS TO MAKE ONE

The cache memory described above is a direct mapped cache. It is a simple, commonly used design with respectable performance. Further investigation into the technology of cache memories will reveal a wealth of other approaches to cache design. Much of the variety comes from attempts to maximize the performance of relatively small cache memories typical of earlier technology. Fortunately, there exists some data to help sort out the relative value of the various approaches. This data is in the form of studies on cache memory performance as a function of cache size, organization, word width, etc., such as the excellent work done by Prof. Alan Jay Smith of the University of California
at Berkeley (see references). These studies provide background and insight on how to achieve the highest performance out of cache memory systems, as well as documentation of a wide variety of cache schemes which do and do not work. The following comments are intended to provide a simplified guide to, and summary of, some of this data. The following comments are, in large part, judgments and opinions derived from the data in various reports and do not necessarily reflect the opinions of the original authors of the data.

## What we have learned about CACHE MEMORY DESIGN

A simple, direct mapped cache as discussed above will give good performance if it is large enough. The ultimate measure of cache memory performance is its effect on system cycle time, which is a function of cache cycle time relative to main memory cycle time and the hit rate of the cache. Given a cache cycle time, miss rate becomes the measure of cache performance. Improving cache perfomrance, therefore, means improving the hit rate. However, a simple design with a moderate miss rate may be sufficient for many applications, giving most of the performance improvement that could be achieved by a more sophisticated design.

Much of the work that has been done on cache architecture and design was aimed at maximizing the performance of relatively small caches, consistent with the capabilities of earlier technologies. With today's technology, in the form of chips such as the IDT7174, we can easily make large cache memories at low chip counts that are at the upper limit of the earlier technologies. As a result, much of the sophistication required in smaller cache designs, in order to achieve an acceptable hit rate, is not required in today's large cache designs.

## CACHE ARCHITECTURE: DIRECT MAPPED vs SET ASSOCIATIVE

A pure cache memory should be an associative memory, where the cache contains all of the most recently used data words. The direct mapped and set associative designs are approximations to this which sometimes exclude recently used words when there is more than one frequently used word per set. Fortunately, the difference between associative, set associative and direct mapped can be quantified. The ratios of miss rates for set associative and fully associative, relative to the direct nrapped case, are shown in Table 3A. For example, if the miss rate for a direct mapped design is estimated at 0.20 , the miss rate for a two-way set associative design of the same size would be $(0.78)(0.20)=0.156$.

What this chart tells us is that two-way set associative caches have a significant performance improvement over simple direct mapped caches, but there is little additional improvement beyond four-way set associative designs. As was noted earlier, the set associative method can often be included in depth expanded cache designs where the two (or more) sets of cache hardware required for the expansion can be arranged to work in a set associative manner.

| Cache Type | Ratio of Miss Rate to <br> Direct Mapped |
| :---: | :---: |
| Direct Mapped | 1.00 |
| 2-Way Set Assoc | 0.78 |
| 4-Way Set Assoc | 0.70 |
| 8-Way Set Assoc | 0.67 |
| Fully Associative | 0.66 |

Table 3a.

## CACHE SIZE

Cache sizes on commercial systems have tended to range from 16 K to 64 K bytes. Caches smaller than 16 K can have significantly higher miss rates, while caches larger than 64 K may not significantly improve the miss rate. This is shown above in Table 1. Much work has been done on the relationship between cache size and miss rate; however, most of this work is concerned with small caches, 32 K bytes and under. The IDT7164/IDT7174 combination allows 16 K byte cache memory design for 16 -bit systems and a 32K-byte design for 32-bit systems using a minimum number of chips, and can be easily expanded to 64 K and larger if desired.

## WRITE THROUGH vs COPY BACK

There are two general approaches to handling the memory write problem: write through and copy back. In the write through approach, memory data is written into main memory as it is received from the CPU. In the copy back mode, memory data is written into the cache and flagged with a "dirty write" bit which indicates that the word has been written into the cache but not into the main memory. The cache data is copied into main memory as a separate operation at some later time, and the dirty write bit is cleared. There appears to be little performance difference between the write through and copy back approaches. Since the write through approach is simpler in concept and easier to implement, it is the most often used method.

## WRITE BUFFERING

A significant performance increase can be achieved with a single level of write buffering. Complete write buffering requires more than one level of buffering to cover the case of two write cycles closer together than the main memory write cycle time. A FIFO can be used to buffer more than one word of write data; however, the FIFO need be no deeper than four words, since no further performance results from making it deeper.

## SPLITTING THE CACHE: INSTRUCTION/DATA, SUPERVISOR/USER

Splitting the cache into two smaller caches, one for instructions and one for data, seems like it would improve the hit rate; however, it doesn't. In theory, the CPU spends most of its instruction cycles in a small part of the program. By caching these separately from the more random data memory, the hit rate on the instruction portion should be improved. Alas, the studies show that splitting the cache into two pieces typically does no better - and in some cases does a lot worse - than leaving the cache in one piece. This is, perhaps, because the miss rate for data is degraded by more than the hit rate for instructions is improved.

## LINE SIZE: MAIN MEMORY WORD WIDTH vs CACHE WORD WIDTH

We have considered cache sizes where the CPU word width, memory word width and cache data word width are the same size. Performance improvement can result if the main memory and cache words are wider than the CPU word. If the cache word width (called the line size) is doubled the miss rate is cut almost in half. This is because the next word the CPU wants from memory is often the word adjacent to the one it just used. Increasing the
line size by a factor of two will lower the miss rate by almost a factor of two up to line sizes of 16 bytes and beyond. This is shown in Table 4.

| Cache Size <br> in Bytes | Miss Ratio Reduction for Increasing Line Size |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Line Size (Size of Block From Main Mem to Cache) |  |  |  |
|  | 4 bytes | 8 bytes | 16 bytes | 32 bytes |
| 4 K | 1.00 | 0.586 | 0.364 | 0.262 |
| 8 K | 1.00 | 0.581 | 0.345 | 0.222 |
| 16 K | 1.00 | 0.569 | 0.330 | 0.203 |
| 32 K | 1.00 | 0.564 | 0.324 | 0.194 |

Table 4.
There are two approaches to increasing line size in order to reduce miss rate: by increasing the memory data bus width, and by fetching a block rather than a word of data from memory. Increasing the data bus width (from 16 to 32 bits, for example) may be practical in some systems where additional performance is desired.
The other alternative is to transfer a block of bytes to the cache instead of a single word. This becomes significant in systems where there is a delay before data transfer from main memory, but where several words can be transferred quickly after the initial delay. An example of this concept is the page mode in dynamic RAM designs. In such a system, there may be an initial latency of 200 ns to begin a memory read cycle but, once started, the memory may be able to transfer words at 100ns per word for blocks of up to 256 words. In this case, a line (block) size of 2-4 words may be used to significantly reduce the miss rate with moderate increase in the main memory cycle time.

## SUMMARY

Cache memories have been extensively used in large computer systems to improve performance. Cache tag RAM chips allow this technology to be adapted to the small-to-medium system design at reasonable cost. Simple, direct mapped cache designs with low chip counts can be used to achieve significant performance improvements. High-performance and low miss rates are possible with simple designs due to the high speed and relatively large cache sizes possible with high-speed CMOS technology.

## REFERENCES

[Smith82] Alan Jay Smith, "Cache Memories," Computing Surveys, 14, 3, September 1982, pp. 473-530.
[Smith84] Alan Jay Smith, "CPU Cache Memories," April 1986. To appear in Handbook for Computer Designers, ed. Flynn and Rossman.
[Smith85] Alan Jay Smith, "Line (Block) Size Selection in CPU Cache Memories," June 1985. Available as UC Berkeley CS Report UCB/CSD 85/239.
[Smith86] Alan Jay Smith, "The Memory Architecture and the Cache and Memory Management Unit for the Fairchild CLIPPER ${ }^{\text {M }}$ Processor," April 1986. Available as UC Berkeley CS Report UCB/CSD 86/289.
[Smith86b] Alan Jay Smith, "Bibliography and Readings on CPU Cache Memories and Related Topics," 1986. from Computer Science Division, EECS Department, University of California, Berkeley, CA 94720.


## By John R. Mick

The IDT7198 is a high-performance 64 K CMOS static RAM. Compared to the standard $16 \mathrm{~K} \times 4$ static RAM, it features two active low chip selects and an active low output enable. These additional features provide the designer with a capability that he can use to improve system speed.

The output enable can be used in systems to gate the RAM data onto the bus at the required time. It is independent of the memory access time and thus can be brought low (enabled) later in the memory cycle. This means that other bus activity could be present during the initial part of the access time of the RAM. The benefit here, of course, is maximum bandwidth on the bus.

The advantages of two chip selects are probably not as obvious as the use of an output enable control signal. The second chip select can be used to advantage in high order address decoding or memory block decoding and provides the opportunity for these events to occur in parallel. This parallelism improves system speed at no increase in parts count. This is easily demonstrated in Figure 1. Here we see a memory with a single chip select, shown in Figure 1A, and a memory with two chip selects, shown in Figure 1B. Figure 1A shows the IDT74FCT521 8-bit identity comparator connected in series to the IDT74FCT138

3-line-to-8-line decoder. The output of the decoder is then connected to the single chip select of the RAM. This results in the access time of the memory being equal to the summation of the 3 devices in series. Figure 1B shows the same devices only the identity comparator and the 3-line-to-8-line decoder are each connected to one of the chip selects on the RAM. This results in the propagation delay of these devices occurring in parallel and thus improving the overall performance of the system. The comparative speed advantage is 9 ns commercia! and 12.5 ns military, as shown in Figure 1.

Another method for chip select decoding is shown in Figure 2. Here we see two IDT74FCT138s connected in a matrix arrangement. By using this technique, we are able to perform decoding on the equivalent of 64 different rows of RAM. Normally on a RAM with only one chip select this would require nine IDT74FCT138s. In this arrangement, only two IDT74FCT138s are needed; thus, a savings of seven devices results, with an improved propagation delay performance of one less device in the series.

From these design examples, the design engineer can see the advantages of two chip selects and an output enable.


Figure 1A. Standard Memory Design Using One CS


Figure 1B. Higher-Speed Memory Design Using Two CSs


Figure 2.

## DESIGNENTRY

# CMOS logic with bipolar-enhanced I/O rivals Fast TTL gates 

## Octal CMOS devices incorporating bipolar transistors race neck and neck with the best low-power Schottky packages on less than a tenth the operating power.

Although the evolving Schottky technology has progressed mightily in increasing the operating frequency limits of TTL devices, in the last reckoning the designer has been left to resolve the ever present problem of excess power. On the other hand, CMOS has advanced from its humble beginnings as a lowpower, low-speed technology to the point where it can replace its TTL counterparts in many applications. The 54HCT (high-speed CMOS TTLcompatible) family, for example, has speed and output drive-current characteristics similar to parts in the LS category of TTL devices. Unfortunately, the designer must yet to some degree grapple with the various power-vs-performance considerations.

A new CMOS collection of octal buffers, latches, decoders, registers, and transceivers for supporting high-speed memories and data buses provides both the speed and output drive of 74 F (Fast) parts at only a fraction of the operating power (Fig. 1). The IDT 54FCT (Fast CMOS TTL-compatible) family sports typical gate delays of 5 to 10 ns and delivers output currents of up to 48 mA over the full military range

[^21]of voltage and temperature. With an average power consumption of 20 mW (or a few microwatts in the standby mode), it is also a viable alternative to Schottky and advanced Schottky devices.

The family's enhanced speed and output drive at low operating power are attributed to a proprietary $2-\mu \mathrm{m}$, dual-metal-gate process called CEMOS (see "Seeing Mostly Higher Speeds," p. 119), which is used to fabricate both input and output stages having the unusual combination of CMOS and bipolar devices. These components create stages with low capacitance that minimize input currents and output voltage swings, thereby creating low-power, high-speed gates (Fig. 2a). Multiple contacts to all drains and sources of the p-channel and nchannel devices involved are used to minimize the gates' internal resistance, thereby allowing them to drive larger loads than typical CMOS gates can. Particular attention is paid to keeping the gates' source resistance as low as possible, which has a first-order influence on drive because of the current-to-voltage feedback arrangement used in this family.

Of prime importance is the push-pull output stage, which employs two n-channel gates in parallel with an npn transistor and a smallsignal p-channel device (Fig. 2b). The npn transistor clamps the output voltage to 4.3 V when loaded by a TTL device (assuming a 5 -V supply). This configuration provides a high noise mar-

## DESIGN ENTRY

High-performance CMOS logic
gin for high-to-low signal transitions, even when the output is loaded heavily. Furthermore, the switching times are reduced because of the limited output swing.

## Channeling the power

The most significant benefit of the series, however, is its power-conserving characteristics. The channel length of the 54FCT CMOS devices is generally less than their 54 HCT predecessors and so are the resulting internal gate capacitances. The dynamic power consumed is therefore proportionally less. In the FCT family's push-pull output driver stage, the relatively large cross-over current required to switch a given device is greatly minimized by deskewing (offsetting) the predriver circuit. This unbalancing allows the device to switch at a fraction of the usual dynamic supply current. Even at 10 MHz , the dynamic power drawn by the IDTFCT 374 register buffer (which is the first device in the family) is only $6 \%$ of that required by a Fast 374 and only $3 \%$ of the AS374 (Fig. 3).
(Note that worst-case parameters are examined. It is much more useful to compare worst-
case parameters than those commonly quoted for typical-value operation. The actual values of course, are determined by the circuit.)

When TTL devices drive a CMOS part, the latter's input buffer stage will draw power when the input voltage is other than equal to the supply voltage. When CMOS devices drive FCT parts, however, the static power dissipation is much lower. Specifically, in the case of a 374 driver, the maximum current drain is only 0.16 mA , as compared to 85 mA when the 374 drives the Fast part and 140 mA for the AS part.

## Zilching the zaps

Each input has a $500-\Omega$ resistor driving the junction of a grounded-base transistor and a grounded-gate n -channel device to protect all FCT devices against electrostatic discharges that reach 1000 V or more. The n channel is at a common point with the emitter of the npn transistor, and so the junction capacitances and input-switching times are minimized.

Latchup, also a concern in CMOS devices, is virtually eliminated. The FCT family will not


1. The FCT family of bipolar-enhanced CMOS parts delivers the speed and drive current of Fast, as well as of advanced and advanced low-power Schottky TTL devices, but consumes less than a hundredth the static operating power. They are at least four times faster than earlier high-speed CMOS parts.

## Seeing mostly higher speeds

The CEMOS method uses a $2-\mu \mathrm{m}$, silicon-gate process to allow CMOS parts to work at almost twice their former speeds. CEMOS IIA, the version used for the FCT family, employs a two-layer metallization technique (see the figure). Smaller effective channel lengths make it about $40 \%$ faster than the previously used CEMOS I ( $2.5 \mu \mathrm{~m}$ ) process.

That process yields, for example, $54 \mathrm{HCT138}$ decoders with propagation delays of $8 \mathrm{~ns}, 10-\mathrm{mA}$ output drive, and $7-\mathrm{mW}$ power dissipation over the full military range of temperature and voltage supply extremes. They operate more than $60 \%$ faster than currently available HCT decoders do and are comparable in speed to 54ALS bipolar devices. CEMOS IIB, a $1.5-\mu \mathrm{m}$ version, is further expected to offer a $20 \%$ increase in speed for both the FCT and a class of 9 - and 10 -bit-wide devices compatible with the AM 29800 series, which are slated for release later this year.
The principal technologies that allow these finer lines, fewer defects, and higher density are waferstepping printing and the dry etching of thick films. The most usual approach to fabricating an IC is to cover a wafer with a photoresist and expose it to light passing through a mask that is about the same size as the wafer itself. This 1:1 technique presents problems in aligning the mask when the tolerances must be tight and when defects must be reduced to less than $5 / \mathrm{in}^{2}$.
These masking problems have been largely alleviated by using wafer stepping, in which an image
about the size of a few individual dice is exposed to only a fraction of the total area of a wafer. The image is placed on a glass plate having a $1 \times$ reticle that contains 2 to 15 dice in a patterned chrome field. Then the plate is projected onto the wafer and is sequentially stepped until the whole wafer is exposed. Because only a small area of the wafer is exposed at any given time, more precise masks and optics can be used and mask defects can be greatly reduced.
In order to scale the process horizontally, a dry etch method is employed to maintain tighter control of the nitride, oxide, polysilicon, and aluminum films used. CEMOS II employs a plasma etcher, which uses an electric field to control an ion gas that etches only in the vertical plane. Thus much tighter geometries are permitted. This technique overcomes the main objections to the use of wet acids such as hydrofluoric, which etch laterally as well as vertically, thereby limiting the ability to produce finer lines.
In practice, CEMOS IIA deposits oxide at low temperature atop an etched pattern on the first metal layer. This layer is used extensively to reduce the resistance and inductance effects on internal supply lines, thus minimizing noise and internal delays. Interconnection vias are then plasma-etched into the oxide until the metal is exposed. A second layer of metal is then deposited. This top metal layer is etched with the pattern characteristic of the desired circuit.

latch up, even for forced trigger currents as high as 300 mA (for worst-case conditions of $125^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=7 \mathrm{~V}$ ). A second type of latch-up in CMOS devices, normally associated with excessive substrate current during fast switching, is also eliminated by judicious selection of supply voltages. Most CMOS devices suffering from this malady run at supply voltages of 9 to 12 V ; the operating voltages of the FCT family, being compatible with TTL, run at 7 V .

Noise problems in a high-speed system containing FCT devices will be no worse than in a system built with Fast parts and will often

2. A low-impedance RC circuit protects the standard input circuit of an FCT chip from electrostatic discharges exceeding 1000 V (a). An n-channel gate npn transistor stage keeps input capacitance low, and the push-pull output stage is configured to furnish a high noise margin (b). The npn transistor clamps output swing somewhat, to reduce the stage's switching times.
yield an improvement. The designer need only adhere to standard grounding practices. To be more specific, he should use suitable supply and ground planes to reduce inductive supply noise and crosstalk in signal lines. Also, bypass capacitors should be deployed throughout, one per buffer and one for every pair of other logictype devices.

The value of the bypass capacitor is equal to It/V, where I is the output current of the device, $t$ is the switching time, and $V$ is the variation of supply voltage due to noise. Assume the dynamic load seen by an octal buffer is $50 \Omega$ and the high-to-low output voltage transition is 4 V . Thus the current demand is 80 mA . For eight such devices in the part, each switched every 3 ns., the maximum current demand will be 640 mA . The required bypass value will thus be $0.02 \mu \mathrm{~F}$, assuming that there is a $0.1-\mathrm{V}$ drop in $\mathrm{V}_{\mathrm{CC}}$ with noise.

As an added protection against ground noise, the FCT family has 300 mV of hysteresis in the clock and output enable lines. This amount of swing also guards against slow-rising clock pulses in heavily loaded enable lines. When the input voltage is near ground, the device increases $\mathrm{V}_{\mathrm{IH}}$ by 0.3 V to raise the trip level. Once the stage switches, the trip level is lowered by 0.3 V. Thus, a slowly changing signal with noise on it will not falsely trigger the device.

## Taking the long route

Unlike the case with most other logic families, the designer need not perform criticalpath or power-management analysis when using FCT devices. Furthermore, the power consumed is virtually a function of only frequency, duty cycle, loading, and the voltage levels of the systems. If incoming signals are at low frequency and at logic levels that switch between the supply-rail values, the FCT devices will draw a maximum static current approximately equal to $\mathrm{I}_{\mathrm{CC}}$ (that is, $160 \mu \mathrm{~A}$ ). When operated at higher frequencies or at worst-case TTL output levels (or both), the device will draw more power, but the drain will still be well below the power drawn by the equivalent TTL device.

Still, several things must be borne in mind in interfacing these devices, especially with TTL parts, if the designer is to maximize the power

## High-performance CMOS logic

savings and minimize latch-up and noise.
Basically, direct interfacing of FCT parts with Fast TTL devices yields immediate advantages in noise immunity. The FCT's input stage exhibits a worst-case level of $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}$ $=2.0 \mathrm{~V}$ over the entire specified range of temperature and voltage, the same as for TTL parts (Fig. 4). But the FCT devices draw an input current of less than $1 \mu \mathrm{~A}$. When they are united with TTL devices, therefore, the latter's worstcase $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ levels will be close to their unloaded values of $\mathrm{V}_{\mathrm{OH}}=3 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=0.2 \mathrm{~V}$. Consequently, the noise margin will be $\mathrm{V}_{\mathrm{OH}_{\mathrm{TTL}}}$ $-\mathrm{V}_{\mathrm{IH}_{\mathrm{FCT}}}=1 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}_{\mathrm{TTL}}}-\mathrm{V}_{\mathrm{IL}_{\mathrm{FCT}}}=0.6 \mathrm{~V}$ on the high and low levels, respectively. Comparing these values with the Fast margins of 0.4 V and 0.3 V for TTL-TTL interfaces reveals that the TTL-FCT interface provides superior system noise margins.

When FCT parts are connected directly to Fast devices, the output level will be limited to about 4 V if $\mathrm{I}_{\mathrm{OH}}$ is less than 1.5 mA . The corresponding fan-out is 75. A greater noise margin $(2 \mathrm{~V})$ is thus maintained because the output impedance of the FCT device is lower. For low logic levels, the noise margin is at least 3 V .

CMOS parts can be united with conventional FCT interfaces, too, but at a sacrifice in noise
margin, because the FCT's trip level is much lower.

Of course, the best noise immunity is achieved when a complete FCT logic system is integrated, in which case the noise margins are 2.2 V and 0.6 V . Although the power drain of FCTs is inherently well below that of TTL, the designer may utilize several techniques to reduce it further. The total power drawn by an FCT-TTL interface is given by:

$$
\begin{gathered}
\mathrm{P}=\mathrm{V}_{\mathrm{CC}} \mathrm{I}_{\mathrm{CC}_{\mathrm{CMOS}}}+\mathrm{V}_{\mathrm{CC}} \mathrm{I}_{\mathrm{CC}_{\mathrm{TTL}}} \mathrm{ND}+ \\
\mathrm{V}_{\mathrm{CC}}{ }^{2} \mathrm{f}_{\mathrm{PD}}+\mathrm{V}_{\mathrm{O}}{ }^{2} \mathrm{f}_{\mathrm{L}}
\end{gathered}
$$

where $I_{C C}$ relates to quiescent current values for the respective CMOS and TTL input requirements, N is the number of TTLinputs above $\mathrm{V}_{\mathrm{IH}}$ at any given time, $D$ is the duty cycle, and $f$ is the operating frequency. The summed internal capacitance of all stages of the device being driven is $\mathrm{C}_{\mathrm{PD}}, \mathrm{V}_{\mathrm{O}}$ is the output voltage swing, and $\mathrm{C}_{\mathrm{L}}$ is the capacitance of the output stage.

The obvious ways to reduce power dissipation are thus to lower the frequency of operation, reduce the input duty cycle, or lower the number of inputs that remain high at TTL levels. Lowlevel input signals, especially those that suffer from transient ringing, should be limited to

3. When an FCT octal register is driven by TTL devices, the dynamic power drain of each stage is less than 6\% that of a Fast register and only 3\% that of AS parts, below 10 MHz . The power consumed by the FCT register when driven by CMOS parts is less than $1 \%$ that of Fast and AS registers.

## High-performance CMOS logic

0.5 V below $\mathrm{V}_{\mathrm{ss}}$. The input protection afforded by the FCT npn transistor will limit the voltage internally, but additional current may flow through the $\mathrm{V}_{\mathrm{CC}}$ terminal.

For high-level logic levels, there is no extra current flow because the n-channel device breaks down at about 15 V . Nevertheless, input ringing should be limited if the noise margin is to be maintained.

Other techniques include reducing rise and fall times and limiting the number of dc current paths in a given circuit design. No matter what power-conserving methods taken, the FCTTTL interface will consume no more than one tenth the power of its FAST-TTL and AS-TTL counterparts. Consider the case where a 374 shift register drives a $50-\mathrm{pF}$ load on a bus running at 10 MHz . Assume that half of the registers switch at the worst-case $\mathrm{V}_{\mathrm{OH}}$ value of 2.4 V , which represents a heavy TTL load of 1 mA . Also assume that the duty cycle is $50 \%$. Thus $\mathrm{I}_{\mathrm{CC}_{\mathrm{CM} / \mathrm{S}}}=160 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{CC}_{\mathrm{TTL}}}=1 \mathrm{~mA}, \mathrm{~N}=4, \mathrm{D}$ $=1 / 2$, and $\mathrm{f}=10^{7}$. In addition, it is known that $\mathrm{C}_{\mathrm{PD}}=30 \mathrm{pF}$, all additional working registers
have $\mathrm{C}_{\mathrm{PD}}$ of $3(15)=45 \mathrm{pF}$, and $\mathrm{C}_{\mathrm{L}}=50(4)=$ 200 pF . Given that $\mathrm{V}_{\mathrm{CC}}=5.5$, and $\mathrm{V}_{\mathrm{o}}=3.5$, then $\mathrm{P}=47 \mathrm{~mW}$. With Fast or AS devices replacing the FCT parts, P is found to equal 482 mW and 713 mW , respectively, given that $\mathrm{V}_{\mathrm{O}}=3$.

The FCT device's output can also be connected directly to CMOS or any other conventional TTL devices. When the output voltage is below 1 V , the FCT presents an $8-\Omega$ impedance to external buffers. The $\mathrm{I}_{\mathrm{OL}}=60 \mathrm{~mA}$ at 0.5 V ; therefore the TTL fan-out is relatively high. Between 2 and 4 V , and FCT's npn and n -channel combination provides an $\mathrm{I}_{\mathrm{OH}}$ of 30 mA for a $\mathrm{V}_{\mathrm{OH}}$ of 2.4 V , and the resulting output impedance is $80 \Omega$. For high-level inputs ( $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{u}$ ), the $\mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}$; the resulting high output impedance is quite acceptable for interfacing to CMOS devices.

4. FCT-to-FCT interfaces have the greatest immunity to noise, though both FCT-toFast and Fast-to-FCT setups yield acceptable results. Fast-to-Fast links, to date viewed as having a good noise margin, fall far short of the rest.

# High-density modules suit military applications 

Joe Kraus, Marketing Manager/Subsystems, Integrated Device Technology, Inc., Santa Clara, CA

The ability to produce integrated circuits meeting the high-reliability specifications associated with military systems has taken a number of years to develop. Special attention has always been given to the semiconductor process and circuit design techniques to stimulate the pursuit of the highest density and speed with the lowest power possible for monolithic devices.

This approach, however, is of a one-dimensional nature-an increasing demand in military systems for portability, miniaturization and battery operation is forcing the industry to take a closer look at the wide use of space-inefficient DIP packages.

One of the first approaches was to use flat packs. However, because of their highly flexible leads, many difficulties were incurred in testing and handling. Additionally, problems associated with manufacturing and processing increased the cost of flat packs beyond the budgets of all but the most area-limited military programs. Most recently, the apparent solution was the advent of leadless chip carriers (LCCs).

## LCCs come on the scene

Around 1978, LCCs began to emerge as a viable packaging technique, allowing substantially higher board-level IC packing density and overall system weight reduction (see Figure 1). The thought was that not only would LCCs replace the cumbersome-totest flat packs used in high-rel/highdensity military programs, but would eventually find their way into commercial applications in which
system size was of major concern.
This obviously did not come about, since system usage of LCCs is still small.

One of the main problems that has kept this idea from culminating as quickly as planned has been the lack of a variety of suitable methods to attach the LCCs to the PC boards-particularly in military applications requiring system temperature extremes, causing the difference in thermal coefficient of expansion (TCE) between the LCC and the polyimide PC board to dislodge the LCC (see Figure 2).

## New packaging techniques

The solution was to develop packaging techniques that would take advantage of high-density LCCs while presenting a highly reliable component that could be mounted using traditional techniques. Recent advances in surface mounting techniques, and further understanding of the dislodged LCC phenomenon has given rise to a module approach. In a module, LCCs are mounted, top and bottom, to a cofired ceramic substrate matching the TCEs. The substrate has a dual-in-line pin out and thus can be mounted into the PC board using traditional soldering techniques. The module, therefore, allows packing density equivalent to, or higher than, LCCs with none of the disadvantages, achieving the perfect marriage of old and new packaging methods.

However, since military applications demand the highest level of reliability, this packaging technique can be thought of as a viable solution
only after a thorough understanding of the problems.
Thermal coefficient of expansion problems

A better understanding of the mismatching of TCEs can be achieved by referring to Figure 3a. In a case where the system is seeing a large variation in temperature (temperature cycling), the LCC, constructed of cofired ceramic, will expand less than will the flexible polyimide PC board. This difference in expansion produces stresses that will be absorbed by the flexible solder joint. Given enough temperature cycles, though, the solder joints may fatigue to a point of electrical or even physical discontinuity. Matching the coefficient of expansion of the LCCs and the substrate or PC board can alleviate this concern. Integrated Device Technology's modular approach uses a ceramic substrate constructed of identical ceramic material and cofired in exactly the same fashion as the LCCs. As the system heats up and cools down, the LCCs and substrate expand and contract exactly the same amount (see Figure 4 for substrate construction).

Although temperature cycling problems can be lessened in this manner, a bigger problem can exist. Figures 3b and 3c represent differences in TCE that result from power cycling. In a power-up mode, the LCC will heat up at a much faster rate than the substrate since it is the LCC that is generating the heat. Until the heat can be transferred through the solder joints and into the


## THERMAL COEFFICIENTS OF EXPANSION

| Material | C.O.E. $\times$ |
| :--- | :---: |
| $10^{-6 /{ }^{\circ}} \mathbf{C}$ |  |
| White ceramic chip carriers ( $94-96 \%$ alumina) | 6.3 |
| Black ceramic chip carriers $(90 \%$ alumina) | 6.9 |
| Copper clad Invar Porcelain Enameled Metal | 6.8 |
| $\quad$ Substrates (PEMS) | 13.3 |
| Steel core PEMS |  |

Fig. 2

THERMAL COEFFICIENT OF EXPANSION PROBLEM (Length of arrow represents amount of stress)


TEMPERATURE CYCLING
Fig. 3a.


POWER UP
Fig. 3b.


POWER DOWN


## COFIRED CERAMIC SUBSTRATE MANUFACTURING PROCESS

Fig. 4.


Fig. 5.

Fig. 3c.

## ELECTRONILS III DESICN

substrate, there will be a mismatch of temperature and thus a mismatch of expansion. Likewise, in a powerdown mode, the LCC will cool faster than the substrate and again pose a mismatch situation.

Although there is no perfect solution to this problem, IDT has minimized its effect by using only extremely low-power CMOS components, thus reducing the total amount of heat generated by the LCC and limiting the mismatching of expansions.

## Surface mounting techniques

No matter how much attention is. given to the matching of TCEs, if the LCC is not mounted with the proper surface mounting technique, the solder joint will still become a source of problems. The proper surface mounting technique is one that will evenly heat substrate and LCC to the ideal temperature to flow the solder-with minimum overshoot. The ideal process would be easy to control, would remain clean, and would produce the most reliable

Fig. 6a. Poor solder wicking and 'cold' solder joints using forced-alr technique.


Fig. 6b. Proper surface mounting of LCC ualing vapor-phase reflow technique.

solder joint possible. Several techniques were evaluated by IDT to determine the fastest, most efficient and, above all, most reliable.

Forced air-Either the LCC or substrate is screened with a tin/lead solder paste, assembled, then put in a hot air furnace to heat the module to the proper temperature, melting the solder. This technique of heat transfer is the most inefficient of all the methods (see Figure 5) and often leads to inadequate heating of the module, producing cold solder joints and inadequate wicking. Figure 6a shows a typical part using a forced air method. Notice the lack of solder on the gold contact of the LCC, and the appearance of "cold" solder joints, indicating improper heating.

Infrared-Similarly, presilkscreened LCCs are assembled onto the substrate and subjected to an IR heat source. In addition to being an inefficient method of heat transfer (see Figure 5), IR produces a "shadow" effect, i.e., LCCs shielded from the heat source by either the substrate or other LCCs see substantially lower heat than do the non-shielded LCCs. This produces temperature gradients in the module, risking the possibility of overheating some portions of the module and inadequately heating other portions.

Liquid immersion-Although a relatively effective method of heat transfer, liquid immersion is a very unclean process, leaving a substantial amount of residue on the module after solder reflow. Although the module can be cleaned, this procedure is often so harsh that it attacks critical areas of the assembly.

Vapor-phase reflow solder-Vapor-phase reflow solder is the method of choice. This is the most efficient method of heat transfer (see Figure 5) and produces the most reliable solder connection.

A vapor-phase reflow solder system (see Figure 7) consists of vapor chambers with a heating element at the bottom and a set of cooling coils located roughly $1 / 3$ and $2 / 3$ of the way up the sides. A liquid
fluorinet (FC-70) is brought to its boiling temperature (419F) to form a vapor between the bottom of the chamber and the primary cooling coils. The primary cooling coils are kept at 125 to 175 F , thus condensing the vapor to liquid to be reused.

However, when assemblies are lowered into the vapor, the vapor "blanket" is disturbed and very costly FC-70 is lost to the ventilation system. To minimize this loss, a second vapor "blanket" is formed between the primary and secondary coils consisting of trifluro ethane. Since trifluro ethane has a boiling point of 117 F , it will not condense at the primary coils, but forms a secondary vapor that will condense only at the secondary coils kept at
a well-controlled 60F.
Since the primary vapor (FC-70) is kept at 419 F , when modules with LCCs mounted on them are lowered in the vapor, the tin/lead eutectic (melting point of 361 F ) melts and flows evenly. The principal of vapor-phase heating relies on the condensation of saturated vapor on the module. This condensation is accompanied by the release of the latent heat of vaporization which, in turn, causes the cool assembly to heat rapidly ( 10 to 30 sec ) and uniformly.

Since the vapor condenses on all sides simultaneously, the shape of the module is not important. No temperature gradients are incurred, eliminating cold solder joints from
too low a temperature, or dissolution of noble metals from too high a temperature. In fact, the 58 F difference in temperature from the FC-70, and melting point of the tin/lead eutectic is ideal for maximum adhesion of the LCC (see Figure 6b). Studies indicate that in 1.5 million solder connections less than $0.1 \%$ defects were found.

From a manufacturing process view, vapor-phase reflow has additional advantages. Surprisingly, the placement of the LCC is not critical. The high surface tension of the solder will physically move the LCC, assuring perfect alignment of the LCC pad connections to the tin-plated tungsten traces on the substrate. IDT has taken advantage


Fig. 7.

## ELETROMILS III DESICI

of this high surface tension to assure adhesion of LCCs to the bottom of a substrate, while additional LCCs are mounted to the top-producing very high packing density modules.

The use of FC-70 (chemically inert) in vapor-phase soldering eliminates the problem of lead and contact oxidation since the reflow is done in an oxygen-deprived environment. The inert properties of FC-70 also eliminate any flux charring, etching, or polymerization, making cleanup of the final module simple. Military memory modules

Integrated Device Technology uses the highly reliable vapor-phase reflow solder technique in manufacturing extremely fast, low-power CMOS static RAM modules.

IDT utilizes its existing line of very fast 16 K static RAMs, produced in the company's $2.5 \mu \mathrm{~m}$, double-poly, proprietary "CEMOS" I process. Since "CEMOS" I produces the fastest 16 K CMOS static RAMs available, the memory modules have the highest performance possible.

The high packing density tech-
nique of mounting LCCs to both top and bottom of a substrate allows the construction of 64 K RAM modules with equivalent pinout and function to proposed monolithic 64 K static RAMs. IDT's volume production of three organizations $(8 \mathrm{~K} \times 8,16 \mathrm{~K} \times$ 4 and $64 \mathrm{~K} \times 1$ ) allows users to leap the evolutionary boundaries of monolithic devices by designing today with 64 K static RAM modules that can be replaced with monolithic devices when they become readily available. In addition, because faster 16 K static RAMs are used, speeds of 65 nsec over the full military temperature range can be achieved, outperforming the proposed specifications for 64 K monolithics.

## Parameter matching

Since a memory module is, in reality, a small subsystem, the interplay of component parameters becomes an important consideration. Expertise in manufacturing and testing of the components becomes an important asset. IDT takes advantage of this knowledge of manufacturing to prescreen each
component, analyzing a variety of parameters and comparing those parameters to characterization data of modules, determining the performance of the module before it is even constructed. This painstaking procedure reduces costly rework and, more importantly, eliminates the possibility of matching three high-performance components with a lower one, thus producing a module with lower overall performance.

## Rework

Rework of module assemblies is an extremely simple procedure. After identification of the problem, the assembly can be reheated to reflow any inadequate solder joints or to remove a defective component. The difficulties arise in identifying the problem. A thorough understanding of the component interplay and use of a unique cell pattern test is critical for minimizing the amount of rework.

A unique cell pattern test can identify the exact assembly problem. If a failure occurs at the same

| COMPONENT SCREENING PROCEDURES PER MIL-STD-883, METHOD 5004, CLASS B |  |  | FULLY ASSEMBLED MODULE SCREENING PER MIL-STD-883, METHOD 5004, CLASS B |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCREEN | TEST METHOD | LEVEL | Screen | TEST METHOD | Level |
| Visual and Mechanical |  |  | Burn-In |  |  |
| Internal Visual | 2010, Condition B | 100\% | Pre-Burn-In Electrical | Per Applicable Device |  |
| High-Temperature Storage | 1008, Condition C | 100\% |  | Specification | 100\% |
| Temperature Cycle | 1010, Condition C | 100\% | Burn-In | 1015, 160 Hrs. @ + $125^{\circ} \mathrm{C}$ |  |
| Constant Acceleration | 2001 | 100\% |  | or Equivalent | 100\% |
| Hermeticity Fine and Gross | 1014 | 100\% | Temperature Cycle | 1010 Condition C | 100\% |
| Burn-In |  |  | Hermeticity Fine and Gross | 1014 | 100\% |
|  | Specification | 100\% |  |  |  |
| Burn-In | 1015, 160 Hrs.@ $+125^{\circ} \mathrm{C}$ or Equivalent | 100\% | Static (DC) | a. At $25^{\circ} \mathrm{C}$ and Power |  |
| Final Electrical Tests Static (DC) |  |  |  | b. At Temperature and | 100\% |
|  | a. At $25^{\circ} \mathrm{C}$ and Power Supply Extremes <br> b. At Temperature and Power Supply Extremes | 100\% |  | Power Supply Extremes | 100\% |
|  |  | 100\% | Functional | a. At $25^{\circ} \mathrm{C}$ and Power Supply Extremes | 100\% |
| Functional | a. At $25^{\circ} \mathrm{C}$ and Power Supply Extremes <br> b. At Temperature and Power Supply Extremes | 100\% |  | b. At Temperature and Power Supply Extremes (IDT imposed) | 100\% |
|  | (IDT imposed) | 100\% | Switching (AC) or Dynamic |  |  |
| Switching (AC) or Dynamic | a. At $25^{\circ} \mathrm{C}$ and Power Supply Extremes <br> b. At Temperature and Power Supply Extremes | 100\% |  | a. At $25^{\circ} \mathrm{C}$ and Power Supply Extremes <br> b. At Temperature and Power Supply Extremes | 100\% |
|  |  | 100\% |  | (IDT imposed) | 100\% |
| External Visual | 2009 | 100\% | External Visual | 2009 | 100\% |

Fig. 8.
address in each device field, the implication is a bad substrate or an assembly problem with one or more common address lines. Failure in one device memory field indicates an assembly problem with one device, or a grossly mismatched component. In a dynamic failure mode, a unique cell pattern test can mask off all the memory fields but one and characterize the parameters of that individual device. This is essential to determining the overall performance degradation of having one device with lower performance than others. Screening

To assure the most reliable module possible, screening the components and the module is important. IDT processes all components to MIL-STD-883, Level B for all military applications. After assembly of the module, additional screening is performed to test mechanical integrity and to ensure proper interplay of the components (see Fig. 8). Right for the military
The availability of LCCs, advanc-
es in surface mounting techniques, and a dedicated approach to reliability make the module ideal for military applications. System employment of modules and familiarization with its performance advantages will keep the military designer ahead of the competition. Increasingly higher-density modules can be generated much faster and more easily than can monolithic devices, satisfying the higher-density needs of today's military systems. In addition, because of their lower cost, custom modules are applicable for systems requiring only moderate quantities. Unique organizations $(\times 1, \times 9, \times 16$ outputs), or unique functions (cache memories, chip set combinations, etc.), will allow tailoring the components to the system rather than the system to the component.

For additional information, contact Joe Kraus, Product Marketing Mgr., Subsystems, Integrated Device Technology Inc., 3236 Scott Blvd., Santa Clara, CA 95051, 408-727-6116.

# HIGH-SPEED FIFOs CONTEND WITH WIDELY DIFFERING DATA RATES 

## Dual-port RAM buffer and a dual-pointer system provide rapid, high-density data storage and reduce overhead.

## by Michael J. Miller <br> Frank L. Toth

High-speed multiprocessors, ideally, store large amounts of sequential data in minimum memory space. They also transfer data between processors that are operating at different data rates. One of the most common buffer/storage architectures developed to meet these needs is the first-in, first-out (FIFO) RAM buffer. Until now, FIFO storage has used high-speed, high-power, but relatively lowdensity, bipolar RAMS. Alternately, lower-speed, higher-density MOS RAMS could be selected. Both of these solutions, however, require the addition of control circuitry, such as address counters, bus buffers, and flag logic.
The Integrated Device Technology IDT 7201/7202 CMOS FIFO uses a dual-pointer system to provide high-speed, high-density and low-power sequential data storage. Model 7201 is a 512 -location by 9 -bit wide FIFO. The 7202 FIFO is 1024 location by 9 bits wide. This chip offers an access rate of 50 ns , and sports a dual-port RAM array with separate read and write ports. It allows simultaneous asynchronous reads and writes, eliminating the need for handshak-

[^22]Frank L. Toth is a marketing manager at Integrated Device Technology. He holds an MBA from the University of Santa Clara.

ing and bus arbitration. Two pointers within the FIFO indicate the location within the RAM array where the read or write will take place. When either of the pointers reaches the last location in the FIFO queue, the pointer is reset to the first location.

Three flags provide information about the status of data within the array: an empty flag (EF), a full flag (FF), and a half-full flag (HF). These status flags provide a count of how many valid pieces of data are in the memory queue.

Traditional FIFO designs have two sets of shift registers to move data through the FIFO. One set of registers holds the data. When data is placed in the top register, it drops down and emerges at the bottom. There is a second shift register, functioning in parallel, that contains flags. These flags show whether the associated data element at the same chronological position on the data queue is valid.

When data is written into the top location of the data queue, a true flag is placed into the "validbit'queue. The length of the FIFO can be varied

by allowing the data and its associated valid bit to sink down into the next lowest location-as long as there is no valid data there. This process forms a stack of valid data. The timing of data down through the queue is controlled by an internal clock. The maximum latency, fall-through time is the product of the maximum number of locations in the queue and the clock length cycle. The valid-data bit, which tells the system that data is present, is brought out in parallel with the queue data.

## Dual-pointer architecture

An alternative to this classic shift-register architecture is one which uses a RAM array and two pointers. In this setup, the RAM array is 9 bits wide. The pointers move sequentially through the data, rather than data moving through the shift registers. RAM dual-pointer architecture allows data to be accessed sequentially, eliminating the problem of fallthrough time. The write shows where new data will be written. The read pointer indicates where data will be read from the output. When either pointer accesses its location, it is incremented. When a pointer is incremented to the last location in the array, it is reset to the beginning of the array. This approach shortens the fall-through time and maintains a variable-length queue.

In a typical system cycle, the FIFO is reset, activating the empty flag (EF). As soon as data is written into the RAM array, the empty flag is inactive.

The empty flag is not activated again until all data has been read from the array. When the count of data elements reaches more than half the number of locations in the RAM array, the half-full flag (HF) is activated. If a read reduces the count to just below the half-way count, then the (HF) is deactivated. The full flag is activated when the count of data elements is exactly equal to the number of locations in the RAM array.

## Wider FIFOs

Width and depth requirements vary widely according to the application. Two expansion pins, one for input (XI) and one for output (XO), enable unlimited expansion of FIFO depth. For applications requiring less than 1024 locations, the maximum width of the IDT FIFO is 9 bits. Wider word width can be achieved by operating the control signals of two or more devices in parallel. With devices working in parallel, status flags can be detected from any device. Two IDT 7201/7202 devices can configure an 18-bit word. Traditional FIFO architecture requires more external circuitry to match the Input Ready and Output Ready signals. This is necessary to account for the data differences in the internal, selfgenerated clock frequencies.

Traditional FIFO design also increases fall-through time of data in applications calling for deeper FIFOs. Since FIFOs are connected end to end in the older architecture, data takes longer to fall through. Fallthrough time, in fact, increases in direct proportion to the number of devices.

With the two-pointer approach, however, the data input and data output bus are connected. This produces a parallel-processing architecture that is analagous to cascading standard RAM devices to achieve deeper memories.

## Device selection

Since FIFOs do not have chip selects and external decoding mechanisms, the task of selecting devices must be done internally. This control is achieved through a unique serial structure. The first (or master) FIFO is identified by grounding the FL input. All other FIFOs in the structure must have the FL input pulled up to Vcc. The XO output of the first FIFO is connected to the XI input on the next FIFO in the queue. The XO output of each FIFO is connect to the XI input of the next, and so on, until all FIFOs are serially connected. The XO output of the last FIFO is then connected to the XI of the first FIFO.

After a reset, the active read and write pointers are in the first device. When the write pointer has progressed to the end of the first FIFO device, it outputs a pulse on XO. This pulse activates the write
pointer at the beginning of the next device, and simultaneously deactivates the write pointer in the first device. This passes write enable control to the second device. The read pointer functions in the same way, using a pulse on the XO output to activate the read pointer in the next device while terminating the read pointer of the first device. The two pointers form a ring structure, with the read pointer always chasing the write pointer. The pointer enable crosses the device boundaries by sending an XO pulse onto the next device.

The read and write pointers are designed so that they can never cross each other, even in cascade mode. The XO pulse occurs simultaneously with the read and write signals. When the last location is read or written to, the XO output goes low with the read or write enable input, then goes high when this signal goes high. Even though reads and writes are asynchronous, there is no conflict between the write and read pointer.

One special situation occurs when the FIFO is empty, and the read and write pointers are at the last location. The system cannot read from the FIFO until the empty flag is deactivated. To solve this problem, the empty flag output will go high after the write pulse goes high. This ensures that the XO pulse, indicating the write pointer, has been passed on to the next device. The system will then read the last location. At this point, another XO pulse will be issued, transferring the read pointer. The flow-through mode provides maximum per-


FIFO is empty, and the read and write pulses are separate and distinct (a). Read-flow-through mode is invoked while the printers are at the device boundaries (b).
formance and design simplification for systems which are pipelined. The read-flow-through mode is a special case where data is allowed to flow through and empty the FIFO by lowering the read-


Width expansion of the IDT7201 7022 for designs require more storage than 1024 by 9 bits. The parts function in parallel, avoiding system performance degradation.

## The high-speed FIFO solution

In file server applications, high-speed FIFOs offer lower costs and higher efficiency than other hardware or software approaches. Assume the file server is connected to a local area network (LAN) on one side and a Winchester disk on the other. Both I/O connections demand attention at unpredictable intervals and must be serviced on demand, or data is lost.
A possible software solution would be to place data into software FIFO queues as it arrives. When a full record is buffered, processing begins. To implement this solution, though, the data rates of both interfaces would have to be low enough so that the software code could poll the status of either I/O port. Also, the ports would have to be monitored in case another user on the LAN makes a request. These time-consuming tasks detract from system performance.
One hardware approach to moving data in file server applications uses hardware interrupts. Here, an interrupt mechanism calls routines to move data to and from the I/O ports and the software FIFO queues. Interrupts allow one task to run at a time and can switch to an I/O service routine at any instant. An interrupt solution, therefore, must be designed so that the interrupted task's data is not destroyed. Extra code is required to maintain the state of the machine. This overhead may prevent an interrupt during a critical time for a particular piece of code. This would in turn require code to disable and re-enable interrupts around the critical sections. Also, the programmer must spend additional time proving that all possible sequences caused by random interrupts will produce desirable results. Typically, these complications outweigh the faster execution hardware interrupts offer.

Direct memory access (DMA) offers another hardware solution for a file server application. This approach monitors I/O ports with a block of circuitry. When the port requires attention, the DMA logic interrupts the current task at the bus transfer level
and steals a memory cycle to transfer the data to or from the port and the FIFO queue in memory. Although memory cycles are lost, the effect is mimimal when contrasted with the hardware interrupt scheme, where a whole subroutine of many cycles was executed to transfer each element of data. A significant disadvantage of the DMA solution is that the DMA controllers are complex devices which must be programmed and implemented in the bus structure. In addition, since the DMA mechanism can only serve one source at any given instant, they act as a throughput bottleneck.

In file server applications, all of these solutions move the mechanism that feeds data to or from the FIFOs into program memory, away from the software and closer to the I/O port. Because both FIFO queues are in memory, the memory bus remains a bottleneck. Hardware FIFOs avoid this memory bus bottleneck and boost system performance.

The processor would still interface to the FIFO through an I/O port, but the FIFO would now be between the I/O port and the rest of the hardware. The software could service data at a steady rate with no loss of data. without the problems or overhead associated with more complicated schemes such as interrupts or DMA. Because the queues are between the controller and the peripheral, the peripheral can load or read the queue without interrupting the controller. Since the controller is not involved with maintaining both queues, there is no possibility of lost data because one queue was being serviced while data for the other queue arrived.

Large FIFOs, such as the IDT7202 which is 1024 location by 9 bits, offer a minimum device count. Assuming that there are two FIFOs (transmit and receive) for each I/O port, then there will be only four 28 -pin devices for the FIFO solution. The DMA approach, however, requires at least one 40-pin device and several bus buffer/control devices as well. A similar parts count can be expected with the interrupt solution.
enable input before data is written into the FIFO. When the empty flag (EF) is finally deactivated, signaling a write from the input side, the receiving circuitry can terminate the read cycle by reading after the appropriate access time, then deactivate the read signal.

The write-flow-through mode is used when the read signal is full. The sending circuitry can anticipate a read by the receiving circuitry by lowering the write input before the full flag ( FF ) is deactivated. The receiving circuitry knows that the sending circuitry has read a location, freeing up a location to receive new data. The sending circuitry then activates the write input, writing data into the RAM array. This flow-through mode means the full flag does not have to be monitored before initiating a write cycle.

Hardware FIFOs are an economical memory organization to use when lists of data items are to be buffered. Because they do not require an address to access items in the list, there is less overhead in terms of both circuitry and access time.

## DESIGNENTRY

# 16-by-16-bit multipliers fabricated in CMOS rival the speed of bipolars 

## A pair of CMOS parallel multipliers sports a 65-ns clock multiplication time, allowing them to substitute for bipolar equivalents in digital signal-processing circuits.

The mathematical theories behind digital signal-processing systems have been around for decades, but not until the arrival of inexpensive dedicated ICs could designers readily implement complex digital signal-processing systems. Their availability opens up a wide variety of applications in such areas as real-time speech processing and pattern recognition, not to mention radar and spectrum analysis.

Digital signal processing consists mostly of a series of multiplications and additions with the multiplications taking up the most time. Thus one of the primary building blocks in any such system is a parallel multiplier that handles large numbers quickly. Fortunately, digital signal processing no longer need depend on power-hungry bipolar multipliers to obtain the requisite speed. A pair of CMOS multipliers - which give designers all the ad-

[^23]vantages inherent in that process-are now available that are as fast as many of their bipolar equivalents.

## Some specifications

The two parallel 16-by-16 bit multipliers operate with a $65-$ ns clock multiplication time and a typical power consumption of only 200 mW , which is less than $1 / 12$ that of comparable bipolar devices. This power advantage demands no sacrifice in speed and is achieved through the use of a CMOS technology known as CEMOS-I.
The architecture of the duo is relatively simple, with each multiplier consisting of three sections: An input-register arrangement for


## Semiconductor Technology: Fast CMOS multipliers

two 16-bit numbers ( X and Y ), an asynchronous multiplier array, and an output-register arrangement. The last includes a multiplexer that supplies two output paths for the final product(Fig. 1).

The differences between the two multipliers show up mainly in their clocking configurations. The IDT7216 features four independent clocks, one for each of the circuit's two input and two output registers (CLKX, CLKY, CLKL, CLKM). The clocks can thus be arranged to simplify the design of a digital signal-processing system and to maximize its throughput. The IDT7217, on the other hand, employs only a single clock for all the registers, which makes it suitable for pipelined microprogrammed systems. It also furnishes separate register-enable signals (ENX, ENY, and ENP).

## Identical twins, almost

Except for the different clocking and enabling schemes, the devices are identical. In both circuits, a multiplication is performed by an array of adders in accordance with a modified Booth's algorithm with a 4-bit carry-look-ahead circuit, which helps achieve the required high speed. All of the input registers, as well as the output registers for the least significant product (LSP) and the most significant product (MSP) use the same positive-edgetriggered D-type flip flops.

In operation, the two numbers to be multiplied are fed into separate X and Y registers, which also receive two signals ( $\mathrm{X}_{\mathrm{M}}$ and $\mathrm{Y}_{\mathrm{M}}$ ) that identify whether the input is in the form of an unsigned magnitude or a two's complement. Consequently, users are able to multiply mixed-format inputs.

## Routing the output

Once the multiplication is carried out, a Format Adjuster (FA) signal converts the 32 -bit output into the desired format: either a full 32 -bit product or a left-shifted 31-bit product with the sign bit replicated in the LSP. The data then passes into two 16 -bit latch registers, one for the LSP and another for the MSP part of the output. Each 16-bit segment of the total product can be clocked out separately through the multiplexer under the control


1. Two nearly identical versions of the 16-by-16-bit parallel multiplier are available. The IDT7216 (a) supplies four separate clock-input ports for the two 16-bit input registers and the two 16-bit output registers. The IDT7217 (b) furnishes a single clock input for all the registers but three separate registerenable signals.
of the Most Significant Product Select (MSPSEL) signal.

Additionally, the output from the LSP register can be routed to the Y I/O port by means of the output enable ( $\overline{\mathrm{OEL}}$ ) signal, which controls a three-state output buffer. When the input and the output data need not be latched, the Feedthrough (FT) control signal is available to make the MSP and LSP registers transparent.

The twelvefold power advantage of the new multipliers is a result of the aforementioned CEMOS-I process, a $2.5-\mu \mathrm{m}$ double-polysilicon, dual-well technology that employs a lightly doped substrate and cuts cost by obviating the need for an epitaxial layer. With the process, the delay of an inverter is a mere 0.430 ns at 5 V .

## On the level

Moreover, since CMOS devices draw power only while switching from one level to another, slowing down the device further decreases the multipliers' power requirements so that it drops below the full-speed figure of 200 mW . Such power savings not only reduce both thermal stress and power supply costs, but equally importantly they allow the designer the option of housing a complete system in a smaller package. That freedom is made possible because elaborate heat-sinking apparatus such as heat rails, cooling pipes, and fans are usually not required.

At the same time, the size of the printed circuit board may be significantly reduced. For example, a system of 12 bipolar multipliers, each in a 64 -pin package, takes up 36.84 in. ${ }^{2}$. Additionally, the thermal expansion and power dissipation problems of such a $3.5-\mathrm{W}$ device are quite substantial. However, with the CMOS multipliers housed in $900-\mathrm{mil}$ leadless chip carriers, the same system can be squeezed into less than 15.36 in. $^{2}$.

## Beat the heat

An added bonus of the leadless chip carriers is that their lead capacitances are about half those of a typical DIP, thereby reducing interconnection propagation delays. Also, the chip carriers weigh approximately $1 / 10$ as much as an equivalent DIP.

Finally, beyond its low power dissipation, the CMOS design also ensures a wide tempera-
ture tolerance. Since the CMOS process integrates both $n$ - and $p$-type devices on one chip, the data output is able to employ an npn transistor as a pull-up device and an n-channel FET as a pull-down circuit. Doing so takes advantage of the fact that increasing temperature slows down FETs but speeds up npn bipolar transistors. The result is a device whose multi-

2. The multipliers can be put to good use in highspeed floating-point applications such as a 64-by-64-bit circuit (a). The operands employed follow the IEEE double-precision standard (b), which designates the first bit as the sign, the next 11 bits as a number's exponent (a power of 2), followed by a 53-bit fraction. In the multiplication process the fractions are multiplied as integers and the exponents are merely added.

## Semiconductor Technology: Fast CMOS multipliers

plication time varies little over the military temperature range. Moreover, its outputswing is symmetrical from rail to rail.

Naturally, the self-heating effects of bipolar devices that produce excessive die-surface temperatures and lower overall device reliability are absent. Also absent is an old CMOS problem-latch-up. Large input overshoots, which cause no ill effect in bipolar circuits, can result in latch-up with some types of CMOS devices. That problem occurs when the close proximity of p - and n -channel elements form what is essentially a silicon controlled recti-
fier. In the multiplier designs, latch-up is suppressed through the selective use of guard rings, which were designed into the chip after a careful analysis of all possible latch-up paths. As a result, no adverse latch-up effects should be observed with as much as 800 mA applied to the I/O pins.

## No static

Another significant problem familiar to users of CMOS, especially in systems operating in harsh environments, is damage due to electrostatic discharges. However, the several

3. In an array of sixteen $\mathbf{1 6}$-bit CMOS multipliers, two 64 -bit operands are multiplied in combinations of 16 by 16 bits and the partial products added to produce a 128-bit output. The six partial products shown in color make no contribution to the $\mathbf{6 4}$ MSBS.
forms of input protection circuitry employed in the multipliers, such as large-area gatemodulated diodes, protect against electrostatic discharges to 5000 V . Thus with the major problems generally associated with CMOS solved, especially its speed limitation, applications for the pair of multipliers abound.

Floating-point arithmetic, for instance, demands high-speed multiplication. Virtually all popular 16-bit microprocessor families have coprocessors that are able to carry out such precise floating-point operations. Moreover, a new standard on binary floating-point arithmetic, IEEE 754, has been widely adopted. It designates 32 -bit single-, 64 -bit double-, and even 80 -bit extended-precision output products, all of which are finding wide use in engineering workstations for mechanical and electrical simulation, matrix inversion, and a wide variety of other scientific digital signalprocessing applications.
However, although performing an arithmetic operation in tens of microseconds might be a satisfactory rate for simple problem solving, designers are increasingly faced with the need to speed up floating-point operations because of the growing complexity of data processing applications, especially interactive design work. Accordingly, the computing power of large array processors is now required in small table-top workstations.

## The 64-bit question

Even though the 32-bit microprocessors and related chip sets now emerging offer some hope of carrying out floating-point operations at high speed and with single precision-the 64 -bit double-precision format is another matter. In the past, buiky high-power bipolar devices were the designer's only choice. Now, the CMOS multipliers supply a more attractive alternative.

For instance, consider a common configuration for a 64 -bit floating-point multiplier that employs the IEEE double-precision format (Fig. 2). During a multiplication, the 11-bit exponent field of the format is calculated using just simple addition. Calculating the fractional (significand) field, on the other hand, involves the multiplication of two 53 -bit integers, which generates a 106 -bit product. If
the IEEE standard's precision requirement is relaxed to allow a 64 -bit product, the significand multiplication can be handled by an array of 10 multipliers.

At first glance it would seem that 16 multipliers are needed (Fig. 3). However, only the 10 most significant partial products contribute to the 64 MSBs of the final product. Thus the lower 6 partial products do not have to be produced and added. In that way, six multipliers and 12 adders can be eliminated.

## A part in every port

As mentioned earlier, the 32 -bit products from each individual multiplier in the array can either be multiplexed out of the single 16 -bit product port in two parts or both parts can be delivered simultaneously, one through the product port and the other through the shared Y-operand I/O port. Naturally, for the greatest speed and the minimum amount of hardware, the Y I/O port should be shared, which is easily done merely by disabling the Y input mode of each circuit after the multiplier has been loaded.

Also contributing to the high speed of the multiplier array is the fact that all the multipliers are loaded simultaneously and produce their output only one multiplication-delay later: Just the summed partial products propagate through the array. Finally, the rounding (RND) input signal is not enabled individually for partial products but is activated at the end of the overall multiplication based on the precision requirements for the final output product.

Indeed, the advantages of the CMOS parallel multipliers are most dramatically demonstrated wherever large arrays of high-speed multipliers are needed. It should be kept in mind, though, that the combination of low power, small size, and high speed that the 7216 and 7217 offer are important benefits in any application-even if only a single multiplier is used.

## QUALITY CONFORMANCE PROGRAM

## COMMITMENT TO QUALITY

Integrated Device Technology's monolithic and modular hermetic products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design, processing and assembly criteria of our Quality and Reliability Assurance Program were developed using MIL-M-38510 as the guideline.

Product flow and test procedures for all monolithic hermetic Military Grade products are in accordance with MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for $100 \%$ screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all modular hermetic products are patterned after the $100 \%$ screening and quality conformance requirements of MIL-STD-883.

Product flow and test procedures for all plastic products are in accordance with industry practices for producing highly reliable plastic molded products. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for $100 \%$ screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our Military and Standard Grade monolithic and modular hermetic products consistently meet customer requirements for quality, reliability and performance.

## SUMMARY PLASTIC PRODUCT PROCESSING FLOW

1. Wafer Fabrication. Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Topside passivation is applied to all wafers for better moisture barrier characteristics.

Wafers from each wafer fabrication area are subjected to scanning electron microscope analysis on a periodic basis.
2. Die-Sort Visual Inspection. Wafers are cut and separated and the individual die are $100 \%$ visually inspected to strict internal criteria.
3. Die Push Test. To ensure die attach integrity, product samples are routinely subjected to die push tests.
4. Wire Bond Monitor. Product samples are routinely subjected to wire bond pull tests to ensure the integrity of the lead bond process.
5. Pre-cap Visual. Before the package is molded, $100 \%$ of the product is visually inspected to criteria patterned after MIL-STD-883, Method 2010, Condition B.
6. Post Mold Cure. Plastic encapsulated devices are baked to insure an optimum plastic seal so as to enhance moisture barrier characteristics.
7. Pre-Burn-In Electrical. Each product is $100 \%$ electrically tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to IDT data sheet or customer specifications.
8. Burn-In. Standard Grade products are burned-in 40 hours or equivalent on memory devices, 16 hours or equivalent on VLSI logic devices and may be obtained as an option on MSI logic family devices (FCT, AHCT and 39C800) utilizing the same burn-in conditions as the Military Grade product.
9. Post-Burn-In Electrical. After burn-in, $100 \%$ of the plastic product is electrically tested to IDT data sheet or customer specifications at $+25^{\circ} \mathrm{C}$ and the maximum temperature extreme. The minimum temperature extreme, is tested periodically on an audit basis.
10. Mark. All product is marked with product type and lot code identifiers.
11. Quality Conformance Inspection. Samples of the plastic product which have been processed to the $100 \%$ screening requirements of Table I are subjected to the periodic Inspection Program as outlined in Table II. Where indicated the test methods are patterned after MIL-STD-883 criteria.

## TABLE I

## PLASTIC PACKAGE PRODUCT FLOW



TABLE I Continued...


TABLE I Continued...


TABLE II

## SUMMARY

PLASTIC QUALIFICATION/PERIODIC INSPECTION PROGRAM

|  |  | QUALITY LEVEL |
| :---: | :---: | :---: |
| SEQUENCE AND TEST DESCRIPTION | LTPD | MAXIMUM SAMPLE SIZE/ACCEPT NO. |
| SEQUENCE A: ELECTRICALS PERFORMED $100 \%$ EACH INSPECTION LOT. | - | 100PPM |
| SEQUENCE B: PACKAGE/PROCESS  <br>  PERFORMED EACH 8 WEEKS, EXCEPT FOR B-6, FOR EACH PACKAGE FAMILY. <br> B-1 PHYSICAL DIMENSIONS, MIL-STD-883, METHOD 2016 <br> B-2 RESISTANCE TO SOLVENTS, MIL-STD-883, METHOD 2015 <br> B-3 SOLDERABILITY, MIL-STD-883, METHOD 2003 <br> B-4 RESISTANCE TO SOLDERING HEAT, 260 <br> B-5 FOR 10 SECONDS  <br> B-6 AUTOCLAVE: UNBIASED, 2 ATM SATURATED STREAM, $+121^{\circ} \mathrm{C}, 96$ HOURS <br>  ESD SENSITIVITY, MIL-STD-883, METHOD 3015, CAT. A, PERFORMED FOR INITIAL <br>  QUALIFICATION ONLY. | 15 10 | $\begin{array}{r} 2 / 0 \\ 8 / 0 \\ 25 / 1 \\ 38 / 1 \\ 100 / 1 \\ 15 / 0 \end{array}$ |
| SEQUENCE C: PACKAGE/CHIP  <br>  PERFORMED EACH 9 MONTHS MAXIMUM. <br> C-1  <br> STEADY-STATE LIFE TEST, MIL-STD-883, METHOD $1005+125^{\circ} \mathrm{C}$, FULLY DYNAMIC, 1000 HR.  <br> C-2 MOISTURE LIFE TEST, $85^{\circ} \mathrm{C} / 85 \% R H$, STATIC BIAS, 1000 HR.  | 5 5 | $105 / 2$ $105 / 2$ |
| SEQUENCE D: PACKAGE DESIGN  <br>  PERFORMED EACH 9 MONTHS MAXIMUM ON EACH PACKAGE FAMILY FROM EACH <br>  ASSEMBLY LOCATION. <br> D-1 LEAD FATIGUE, MIL-STD-883, METHOD 2004, CONDITION B 2 <br> D-2 THERMAL SHOCK, MIL-STD-883, METHOD 1011, CONDITION A, 0-100 <br> D-3 TEMPERATURE CYCLING, MIL-STD-883, METHOD 1010, CONDITION D, <br>  <br> $-65^{\circ} \mathrm{C}$ TO $+150^{\circ} \mathrm{C}, 100 \mathrm{CYCLES}$. | 15 5 5 | $34 / 2$ $105 / 2$ $105 / 2$ |

## SUMMARY OF MONOLITHIC HERMETIC

## PRODUCT PROCESSING FLOW*

All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication. Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.
2. Die-Sort Visual Inspection. Wafers are cut and separated and the individual die are $100 \%$ visually inspected to strict internal criteria.
3. Die Shear Monitor. To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.
4. Wire Bond Monitor. Product samples are routinely subjected to a strength test per Method 2011, Condition D, to ensure the integrity of the lead bond process.
5. Pre-Cap Visual. Before the completed package is sealed, $100 \%$ of the product is visually inspected to Method 2010, Condition B criteria.
6. Environmental Conditioning. $100 \%$ of the sealed product is subjected to environmental stress tests. These thermal and mechanical stress tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
7. Hermetic Testing. $100 \%$ of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
8. Pre-Burn-In Electrical. Each product is $100 \%$ electrically tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to IDT data sheet or customer specifications.
9. Burn-In. $100 \%$ of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D.
10. Post-Burn-In Electrical. After burn-in, $100 \%$ of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. Standard Grade products are sample tested to the applicable temperature extremes.
11. Mark. All product is marked with product type and lot code identifiers.
12. Quality Conformance Tests. Samples of the Military Grade product which have been processed to the $100 \%$ screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

* For quality requirements beyond Class B levels, such as SEM analysis, X-ray inspection, particle impact noise detection (PIND) test, Class S screening or other customer specified screening flows, please contact your Integrated Device Technology sales representative.





NOTE: 1. ALL SCREENS ARE $100 \%$ UNLESS OTHERWISE NOTED.
2. ALL ELECTRICAL TEST PROGRAMS ARE PER THE APPLICABLE IDT TEST SPECIFICATIONS.
3. THIS HERMETICITY SAMPLE IS APPLICABLE TO 300 MIL 20 LD CERDIP (SUBSYSTEM PRODUCT ONLY, MSC-0202) PACKAGES AND THE 300 MIL 24 LD SIDEBRAZE PACKAGE ONLY.
4. A. IDT PERFORMS A $100 \%$ ELECTRICAL TEST AT $+25^{\circ} \mathrm{C}$ WITH A 2\% PDA LIMIT AT THIS POINT TO SATISFY GROUP A REQUIREMENTS.
B. IDT CONSIDERS THIS TO BE EQUIVALENT TO THE GROUP A REQUIREMENT OF AN LTPD OF 2 WITH AN ACCEPT NUMBER OF 2.
C. IF A LOT FAILS THE 2\% PDA LIMIT, IT MAY BE RESCREENED 1 TIME ONLY TO A TIGHTENED PDA LIMIT OF 1.5\%
5. IF A LOT FAILS THE $5 \%$ PDA BUT IS $\leq 10 \%$, THE LOT MAY BE RESUBMITTED TO BURN-IN 1 TIME ONLY TO THE SAME TIME AND TEMPERATURE CONDITIONS AS FIRST SUBMISSION. THE SUBSEQUENT POST BURN-IN ELECTRICAL TEST AT $+25^{\circ} \mathrm{C}$ WILL BE PERFORMED TO A PDA OF $3 \%$.

# IMPROVED TOLERANCE OF INTEGRATED DEVICE TECHNOLOGY PRODUCTS FOR HIGH-RADIATION ENVIRONMENTS 

## INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The lower power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.
Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiation-tolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

## THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS(SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.
Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by devices in the system due to a pulse event, and is measured in RADS(SI) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latch-up can cause permanent damage to the device.
Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuit. As the ion passes through the silicon, charge is created either through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."
Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

| RADIATION <br> CATEGORY | PRIMARY <br> PARTICLE | SOURCE | EFFECT |
| :---: | :---: | :---: | :---: |
| Total Dose | Gamma | Space or <br> Nuclear <br> Event | Permanent |
| Dose Rate | Photons | Nuclear <br> Event | Upset of Logic <br> State or <br> Latch-Up |
| SEU | Cosmic <br> Rays | Space | Temporary <br> Upset of <br> Logic State |
| Neutron | Neutrons | Nuclear <br> Event | Device Leakage <br> Due to Silicon <br> Lattice Damage |

Figure 1.

## DEVICE ENHANCEMENTS

Of the four radiation environments above, most concern is focused on the first two, Total Dose Accumulation and Dose Rate. Integrated Device Technology has taken considerable data on these two effects, and has developed a process that significantly improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as error checking and correction (ECC) circuitry, since the occurence of SEUs are not particularly dependent on process technology. Little is yet known about the effects of neutron-induced damage.
Figure 2 itemizes the broad enhancements that IDT has made to its process. The use of epi substrate material accomplishes a lower substrate resistance environment to guarantee latch-upfree CMOS structures. Field and gate oxides are less susceptible to radiation damage, i.e. "hardened," by modifying the process architecture to allow lower-temperature processing. Device implants and Vts have been adjusted allowing more Vt margin. Other mask steps have been added or modified to optimize radiation tolerance.

|  | STANDARD | ENHANCED |
| :--- | :---: | :---: |
| Substrate Material | $\mathrm{n}-$ | $\mathrm{n}-\mathrm{epi} / \mathrm{n}+$ |
| Field Oxide | std | hardened |
| Gate Oxide | std | hardened |
| Vt, $\mathbf{n}$ | 0.75 volts | 1.3 volts |
| Vt, p | -0.75 volts | -0.6 volts |
| Process Temperature <br> Post Gate Oxide | $1000^{\circ} \mathrm{C}$ | $900^{\circ} \mathrm{C}$ |

Figure 2.

## RADIATION HARDNESS CATEGORIES

With the process enhancements described above, Integrated Device Technology can now offer integrated circuits with varying grades of radiation tolerance, or radiation "hardness," shown in Figure 3. IDT defines the level of radiation hardness as follows:

Radiation Enhanced integrated circuits are defined as being able to withstand a total dose of 30K RADS(SI) without failure.

Radiation Tolerant integrated circuits are defined as being able to withstand a total dose of 10 K RADS(SI) without failure.

Standard IDT products can be expected to exhibit radiation tolerance to the extent of being able to withstand 4 K to 6 K RADS(SI) without failure.

| RADIATION <br> HARDNESS LEVELS | TOTAL(1) <br> DOSE (RADS/SI) | LATCHUP <br> LEVEL |
| :--- | :---: | :---: |
| Standard | $\leq 6 \mathrm{~K}$ | $10^{8}$ |
| Tolerant | $>10 \mathrm{~K}$ | $10^{8}$ |
| Enhanced | $>30 \mathrm{~K}$ | NONE <br> $\left(\geq 2.4 \times 10^{10}\right)$ |

## NOTE:

1. This data is for RAMs. Logic circuits are generally higher.

Figure 3.

Integrated Device Technology now offers, or plans to offer, devices processed to each of these radiation tolerance levels across the full product line. The appropriate part number corresponding to these radiation hardness categories is defined in Figure 4.

Please contact your local IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

## CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications. Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiationtolerant solutions.


Figure 4.

# SYSTEM CONSIDERATIONS IN THE TESTING OF FAST CMOS DEVICES 

In order to evaluate or verify the performance of fast CMOS devices, it is important to implement a measurement environment that does not degrade device operation. The following article outlines techniques for system configuration which may alleviate common degradations of test systems.

Ground Noise is one of the most common and troublesome test problems. Ground noise is the unwanted voltage fluctuation of the ground reference due to current spikes required during the switching of device output logic levels. These voltage variations in the ground reference can be quite significant, and can cause an erroneous perception of the voltage margin or noise immunity tolerance of the device under test (DUT). In a memory tester the ground path incldes handler contacts, connectors and the DUT load board, thus there may be one long, high inductance ground path back to the test system ground.
In practice, ground noise may be minimized by using the following techniques:

- Provide multiple high-quality, high-frequency, ceramic bypass capacitors as close as possible to the DUT and again on the DUT load board. This allows the $\mathrm{V}_{C C}$ wiring to serve as an extra AC ground path for high-frequency ground noise.
- Keep the ground path as short as possible; use large diameter or multi-strand wire and "straight-line" wiring techniques. (Note: Multi-strand wire is preferred for high frequency applications because of skin resistance effects.)
- Minimize the number of series connections in the DUT ground path; provide as many parallel ground connections as possible through each remaining connector.
- If the system uses a Kelvin (force-sense) ground system, terminate the system by shorting force to sense on the DUT load board. Kelvin systems provide DC accuracy, but their response times are much too slow to aid in the suppression of ground noise at the test site. Terminating Kelvin early sacrifices a little DC accuracy, but the ability to use the sense line as a second, low impedance ground path usually improves the overall test accuracy.
- Reduce the DUT load capacitance (receiver and interconnect capacitance) as much as possible; avoid using low values of load resistors. Both techniques reduce the transient currents, thus improving test accuracy. When necessary, DUT output drive capability can usually be verified with DC tests.
Reflections, due to impedance mismatch between the DUT output drivers and the circuitry which connects the outputs to the test system, are another common problem. This resonance occurs because the wire connecting the DUT outputs to the receivers is actually an inductor connected in series with the comparator input capacitance, forming a series resonant tank circuit. Uncorrected ringing can cause errors in measuring output timing and increase cross-talk noise.

Note also that ringing also occurs on input signals to the DUT from the test system, and these signals should also be matched. Of particular importance are edge-triggered control lines (e.g. Write Strobe) which, if ringing excessively, will cause doubletriggers.
In practice, ringing may be minimized by using the following techniques:

- In instances where severe conditions exist, it is best to try to match the driving source with the transmission line and load. A series resistor of 20 to 70 ohms is likely to tune most normal applications.
- Use short, low inductance connections from the DUT output to the receiver; minimize comparator and interconnect capacitance. Both techniques raise the resonant frequency of the tank circuit which limits the time measurement error and reduces the DUT's ability to stimulate ringing in the tank circuit.
- Use twisted pair wiring techniques to connect DUT outputs to the receivers. Though this raises the capacitance slightly, it reduces the purely inductive character of the interconnect, usually tending to reduce ringing.
Cross-Talk between signals on adjacent lines is also a common problem in high-speed systems. This inductive coupling will tend to add noise to both input and output lines, causing errors in measuring input noise margin and output settling times, respectively. Techniques to reduce cross-talk are as follows:
- Physically separate conductors of critical signals and keep wires as short as possible.
- Reduce output loading to minimize the magnitude of current transients which could be coupled to adjacent lines.
- Use twisted pair or shielded cable wherever possible; take care to tie all grounds from these transmission lines together at both ends.
- Use ground plane or ground mesh techniques in the load board and the handler interface if possible.
- Use pull-up or pull-down resistors on unused inputs. Without these safeguards, device inputs are especially susceptible to cross-talk noise.
Latch-Up is a possiblity with CMOS memories, and good test procedures will ensure that unwanted latch-up does not occur. $\mathrm{V}_{\mathrm{CC}}$ should never exceed the absolute maximum rating, and input lines should never be taken below ground voltage. Latchup is discussed in more detail elsewhere in this data book.
In conclusion, the issues in desiging a test environment are identical to designing any high-speed system, but the initial conditions given in designing a test-system interface-and importance of correct results-dictate a higher degree of dedication to the details outlined above.


# THERMAL PERFORMANCE DATA OF INTEGRATED DEVICE TECHNOLOGY PACKAGES 

When calculating the junction temperature, $T_{J}$, at which an operating integrated circuit functions, it is necessary to know the thermal resistance of the package, $\theta_{\mathrm{JA}}$, measured in "degrees centigrade per watt." With this data, the following equation is used:

$$
T_{J}=T_{A}+P\left[\theta_{J A}\right]
$$

where $T_{A}$ is the ambient temperature and $P$ is the power at which the device operates.
The figures below represent generic thermal performance data for standard IDT production packages. Thermal resistance is influenced by a number of factors, including die size, cavity size, and die bonding; in order to present a comprehensive character-


THERMAL RESISTANCE OF CERAMIC CERDIP PACKAGES


THERMAL RESISTANCE OF PLASTIC PACKAGES
ization of these variables, a range of values is provided rather than a single point.

Please note that $\theta_{\mathrm{JA}}$ is the thermal resistance from the device junction to the surrounding environment which, typically, is "still air" at $25^{\circ} \mathrm{C}$ with the package inserted into a low cost socket mounted on a printed circuit card.
Also included in the figures is $\theta_{\mathrm{JC}}$, which is junction to case thermal resistance with the package attached to an "infinite" heat sink. For surrounding conditions that are different, $\mathrm{T}_{\mathrm{J}}$ can theoretically be calculated using the following equation:

$$
T_{J}=T_{A}+P\left[\theta_{J C}+\theta_{C A}\right]
$$

where $\theta_{\mathrm{CA}}$, the case-to-ambient thermal resistance, depends on the airflow conditions, etc., and must be known.


## THERMAL RESISTANCE OF PLCC/SOIC PACKAGES



THERMAL RESISTANCE OF CERAMIC SIDEBRAZE PACKAGES


THERMAL RESISTANCE OF CERAMIC LEADLESS CHIP CARRIER (LCC) PACKAGES

PLASTIC DUAL IN-LINE PACKAGES

## P20 20-PIN PLASTIC DIP



P24-2 24-PIN PLASTIC DIP (300 mil.)


## PACKAGE DIAGRAM OUTLINES

## PLASTIC DUAL IN-LINE PACKAGES (Continued)

P28
28-PIN PLASTIC DIP


## P40 40-PIN PLASTIC DIP



P64 64-PIN PLASTIC DIP


P68 68-PIN PLASTIC DIP (Consult Factory)

Integrated Device Technology Inc

## PACKAGE DIAGRAM OUTLINES

## DUAL IN-LINE PACKAGES

D16 16-PIN CERDIP


D20 20-PIN CERDIP


## D22 22-PIN CERDIP



## PACKAGE DIAGRAM OUTLINES

## DUAL IN-LINE PACKAGES (Continued)

## D24-1 24-PIN SIDEBRAZE THINDIP



## D24-2 24-PIN THINDIP (CERDIP)



# $\% d t$ <br> PACKAGE DIAGRAM OUTLINES 

## DUAL IN-LINE PACKAGES (Continued)

## D28-1 28-PIN CERDIP (600 mil.)



## D28-2 28-PIN SIDEBRAZE THINDIP (400 mil.)



Integrated Device Fechnotory.y. Inc

## DUAL IN-LINE PACKAGES (Continued)

## D28-3 28-PIN SIDEBRAZE (600 mil.)



## D32 32-PIN SIDEBRAZE




## DUAL IN-LINE PACKAGES (Continued)

## D40-1 40-PIN SIDEBRAZE



## D40-2 40-PIN CERDIP




## DUAL IN-LINE PACKAGES (Continued)

D48-1 48-PIN SIDEBRAZE (600 mil.)
D48-2 48-PIN SHRINK-DIP (400 mil.)


D58
58-PIN SIDEBRAZE


Integrated Device Technology Inc

## PACKAGE DIAGRAM OUTLINES

## DUAL IN-LINE PACKAGES (Continued)

## D64 64-PIN SIDEBRAZE



D68
68-PIN SIDEBRAZE SHRINK-DIP


PACKAGE DIAGRAM OUTLINES

## PIN GRID ARRAY

## G68 68-PIN PGA



## SMALL OUTLINE IC



## PLASTIC LEADED CHIP CARRIERS

J20

## 20-PIN PLCC



J28 28-PIN PLCC


## J32

32-PIN PLCC


PACKAGE DIAGRAM OUTLINES

## PLASTIC LEADED CHIP CARRIERS (Continued)




## LEADLESS CHIP CARRIERS

## L20-1 20-PIN LCC



## L20-2 2-PIN LCC



L22

## 22-PIN LCC



Integrated Device Technology. Inc

## PACKAGE DIAGRAM

 OUTLINES
## LEADLESS CHIP CARRIERS (Continued)

## L28-1 28-PIN LCC



## L28-2 28-PIN LCC



## L28-3 28-PIN LCC



## PACKAGE DIAGRAM OUTLINES

## LEADLESS CHIP CARRIERS (Continued)

## L32 32-PIN LCC



## L44 44-PIN LCC



L48 48-PIN LCC


## LEADLESS CHIP CARRIERS (Continued)

## L52 52-PIN LCC



## L68-1 68-PIN LCC



L68-2 68-PIN LCC


## PACKAGE DIAGRAM OUTLINES

## Integrated Device Technology. Inc

## CERPAK

## E20 20-LEAD CERPACK



## FLATPACKS

## F20 20-LEAD FLATPACK



F24 24-LEAD FLATPACK


8

## FLATPACKS (Continued)

F64 64-LEAD FLATPACK


## ORDERING INFORMATION

When ordering by TWX or Telex, the following format must be used:
A. Complete Bill To.
B. Complete Ship To.
C. Purchase Order Number.
D. Certificate of Conformance. Y or N
E. Customer Source Inspection. $Y$ or $N$
F. Government Source Inspection. Y or N
G. Government Contract Number arid Rating.
H. Requested Routing.
I. IDT Part Number -

Each item ordered must use the complete part number exactly as listed in the price book.
J. SCD Number.
K. Customer Part Number/Drawing Number/ Revision Level-

Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.
L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
M. Request Date With Exact Quantity.
N. Unit Price.
O. Special Instructions, Including Q.A. Clauses.

Federal Supply Code Number - 61772
Dun \& Bradstreet Number - 03-814-2600
Federal Tax I.D. - 94-2669985
TLX\# - 887766
FAX\# - 408-737-3468

Minimum Order Quantities:
OEM - $\$ 500.00 / \$ 100$ per line item Distributor - $\$ 1,000.00 / \$ 100$ per line item 100 piece minimum on all Flatpack orders

## ORDERING DESCRIPTION



| P | PLASTIC DIP | L | LEADLESS CHIP CARRIER |
| :--- | :--- | :--- | :--- |
| D | CERDIP | XL | FINE-PITCH LCC |
| C | CERAMIC SIDEBRAZE | ML | MEDIUM-PITCH LCC |
| XC | CERAMIC SIDEBRAZE SHRINK-DIP | E | CERPACK |
| T | THINDIP (300 mil, 24-Pin) | F | FLATPACK |
| G | PIN GRID ARRAY | U | DIE |
| SO | PLASTIC SMALL OUTLINE IC |  |  |
| J | PLASTIC LEADED CHIP CARRIER |  |  |
|  |  |  |  |
| NOTE: |  |  |  |
| When a product is available in a package type with more than one pin count or package dimension, please |  |  |  |
| indicate the package designator when ordering - (i.e. IDT6116L70L28-2 or IDT6116L70L32). |  |  |  |

CORPORATE HEADQUARTERS
3236 Scott Boulevard
P.O. Box 58015

Santa Clara, CA 95052-8015
(408) 727.6116

TLX: 887766
NORTHWESTERN HEADQUARTERS
3236 Scott Boulevard
P.O. Box 58015

Santa Clara, CA 95052-8015
TLX. 887766
SOUTHWESTERN REGIONAL OFFICE
12777 Valley View Street
Sulte 262
Garden Grove, CA 92645
(714) 891-6651 or (213) 598-3076

CENTRAL HEADQUARTERS
999 Plaza Drive
Suite 400
Schaumburg, IL 60195
312) 843-1262

NORTH CENTRAL REGIONAL OFFICE
3601 W. 77th Street
Suite 880
Minneapolis, MN 55435
(612) $831-5422$
TLX: 291013

SOUTH CENTRAL REGIONAL OFFICE
5501 LBJ Freeway
Suite 500
Dallas, TX 75240
(214) $458-0466$ or $458-0467$

TWX: 910-861-4034
EASTERN HEADQUARTERS
15 Pleasant Street Connector
Suite 502
Framingham, MA 01701
(617) $872-4900$

NORTHEASTERN REGIONAL OFFICE
111 Smithtown Bypass
Suite 202
Hauppauge, NY 11787
(516) $360 \cdot 3370$

TLX: 62921896

## DOMESTIC SALES REPRESENTATIVES

ALABAMA
Montgomery Marketing
Huntsville, AL
(205) 830-0498

## ALASKA

Integrated Device Technology, Inc. Santa Clara, CA
Santa Clara, CA
(408) 727.6116

## ARIZONA

Western High Tech Marketing
Scottsdale, AZ

## ARKANSAS

Integrated Device Technology, Inc.
Dallas, TX
(214) $458-0466$

## CALIFORNIA

Bestronics Inc.
Culver City, CA
Culver City, CA
(213) 870-9191

Bestronics Inc.
Irvine, CA
(714) 261-7233

Bestronics inc
Woodland Hills, CA
(818) 704-5616

Integrated Device Technology, Inc.
Garden Grove CA Garden Grove, CA
(714) 891.6651

Technology Sales Inc
Mountain View, CA
(415) 960-0600

CANADA (EASTERN)
Bytewide Marketing Inc.
Lachine, Quebec
(514) 636-4121

Bytewide Marketing Inc.
Mississagua
Mississagua, Ontario
(416) 675-1874

## CANADA (WESTERN)

Integrated Device Technology, Inc.
Santa Clara, CA
(408) $727-6116$

## COLORADO

Thorson Rocky Mountain
Englewood, CO
(303) 779-0666

## CONNECTICUT

Lindco Associates
Southbury, CT
(203) 264.7200

## DELAWARE

Micro Comp inc
Baltimore, MD
Baltimore, MD

## FLORIDA

Lawrence Associates, Inc. Altamonte Springs, FL (305) 339-3855

Lawrence Associates, Inc
Boca Raton, FL
(305) 368.7373

Clearwater, FL
(813) $584-8110$

Lawrence Associates, Inc.
West Melbourne, FL
(305) $724-8294$

## GEORGIA

Montgomery Marketing
Norcross, GA
(404) 447-6124

## HAWAII

Integrated Device Technology, Inc
Santa Clara, CA
(408) 727-6116

## IDAHO

Integrated Device Technology, Inc
Santa Clara, CA
(408) 727-6116

Thorson Rocky Mountain
Englewood, CO
(303) 779-0666

## ILLINOIS

Synmark Sales
Park Ridge, IL
(312) 390-9696

## INDIANA

Arete Sales
Ft. Wayne, iN
(219) $423-1478$

## IOWA

Rep Associates Corp.
Cedar Rapids, IA
(319) 373-0152

## KANSAS

Design Solutions Inc.
Shawnee Mission, KS
(913) 677-4747

## KENTUCKY

Norm Case Associates
Rocky River, OH
(216) 333.0400

LOUISIANA
Integrated Device Technology, Inc.
Dallas, TX
(214) 458-0466

MAINE
Integrated Device Technology, Inc
Framingham, MA
(617) 872-4900

MARYLAND
Micro Comp Inc.
Baltimore, MD
MASSACHUSETTS
Integrated Device Technology, Inc. Framingha, MA


MICHIGAN
Rathsburg Associates, Inc.
Southfield, MI
(313) 559-9700

## MINNESOTA

Comprehensive Technical Sales
Eden Prairie, MN
(612) 941.7181

## MISSISSIPPI

Montgomery Marketing
Huntsville, AL
(205) 830-0498

## MISSOURI

Design Solutions Inc.
St. Louis, MO
(314) 961-7170

## MONTANA

Integrated Device Technology, inc
Santa Clara, CA
(408) $727-6116$

## NEBRASKA

Design Solutions Inc.
Shawnee Mission, KS
(913) 677.4747

## NEVADA

Integrated Device Technology, Inc
Santa Clara, CA
(408) 727-6116

Western High Tech Marketing
(Clark County, NV)
Scottsdale, AZ
(602) 860-2702
NEW HAMPSHIRE
Integrated Device Technology, Inc
Framingham, MA
(617) 872-4900

## NEW JERSEY

SJ Associates 609)

NEW MEXICO
Western High Tech Marketing
Albuquerque, NM
(505) 884-2256

## NEW YORK

Quality Component
Buffalo, NY
(716) 837.5430

NEW YORK, Continued
Quality Components
Manlius, NY
(315) 682-8885

SJ Associates
(718) 291-3232

NORTH CAROLINA
Montgomery Marketing
Cary, NC
(919) $467-6319$

OHIO
Norm Case Associates
Rocky River, OH
(216) 333-0400

## OKLAHOMA

Ion Associates
OK
18) 664-0186

## OREGON

Integrated Device Technology, Inc
Santa Clara, CA
(408) 727.6116

## PENNSYLVANIA

Norm Case Associates
Rocky River, OH
(216) $333-0400$

SJ Associates
Jamaica, NY
(718) 291-3232

## RHODE ISLAND

Integrated Device Technology, Inc
Framingham, MA
(617) 872.4900

## SOUTH CAROLINA

Montgomery Marketing
Cary, NC
(919) 467.6319

## TEXAS

Ion Associates
Austin, TX
(512) 331 -7251

Ion Associates
Grand Prairie, TX
(214) 647.8225

Ion Associates
(713) 537-7717

## UTAH

Anderson Associates
Bountiful, UT
(801) 292-8991

## VERMONT

Integrated Device Technology, Inc
Framingham, MA
(617) 872 -4900

VIRGINIA
Micro Comp Inc
Baltimore, MD
(301) 644-5700

## WASHINGTON

Integrated Device Technology, Inc
Santa Clara, CA
Santa Clara, CA
(408) 727.6116
WEST VIRGINIA
Norm Case Associates
Rocky River, OH
(216) 333.0400

## WISCONSIN

Comprehensive Technical Sales
Eden Prairie, MN
(612) $941-7181$

WYOMING
Thorson Rocky Mountain
Englewood, CO
(303) 779-0666

SOUTHEASTERN REGIONAL OFFICE
478 Ballard Drive
Suite 35A
Melbourne, FL 32935
(305) $242 \cdot 182$

TLX: 592163
EUROPEAN HEADQUARTERS
*5 Bridge Street
Leatherhead
44-372-377375
TLX: 851-946240

## AUTHORIZED DISTRIBUTORS

|  |  |
| :---: | :---: |
| Hallmark Electronics Huntsville, AL (205) $837-8700$ |  |
|  | Hamiton/Avnet Huntsville, AL (205) 837-7210 |
|  | ARIZONA |
|  | Hallmark Electronics Phoenix AZ <br> (602) 437-1200 |
|  | Hamilton/Avnet Temple, AZ (602) $231-5100$ |
|  | Insight Electronics Tempe, AZ (602) 829-1800 |
|  | CALIFORNIA |
|  | Diplomat Electronics Chatsworth, CA (213) $700-8700$ |
|  | Diplomat Electronics Sunnyvale. CA (408) 737-0204 |
|  | Hallmark Electronics <br> San Jose, CA <br> (408) 946-0900 |
|  | Hallmark Electronics <br> San Diego, CA <br> (619) $268 \cdot 1202$ |
|  | Hallmark Electronics Citrus Heights, CA (916) $722 \cdot 8600$ |
|  | Hallmark Electronics Canoga Park, CA (818) 716.7300 |
|  | Hallmark Electronics <br> Torrance. CA <br> (213) 217-8400 |
|  | Hallmark Electronics <br> Tustin, CA <br> (714) 669-4700 |
|  | Hamilton/Avnet Chatsworth, CA (818) 700-6500 |
|  | Hamilton/Avnet Costa Mesa, CA (714) $641-4100$ or (714) 754.6111 |
|  | Hamilton/Avnet Gardena, CA (213) 217.6700 |
|  | Hamilton/Avnet Ontario, CA (714) 989.4602 |



|  | OREGON |
| :---: | :---: |
| Hamilon/Avnet | Hamilton/Avnet |
| Cherry Hill, NJ (609) 424.0100 | Lake Oswego. OR (503) $635-8157$ |
| Hamilton/Avnet | PENNSYLVANIA |
| Fairfield. NJ | Hamilton/Avnet |
| (201) 575.3390 | Pittsburgh, PA (412) 281-4 150 |
| NEW MEXICO |  |
| Hamilton/Avnet | TEXAS |
| Albuquerque, NM | Hallmark Electronics |
|  | Houston, TX |
| NEW YORK |  |
| Diplomat Electronics | Hallmark Electronics |
| Melville, NY (516) $454-6334$ | Dallas. TX (214) 553.4300 |
| Hallmark Electronics | Hallmark Electronics |
| Ronkonkoma, NY (516) 737.0600 | Austin. TX (512) 258-8848 |
| Hamilton/Avnet | Hamilton/Avnet |
| Hauppauge, NY | Austin, TX |
| (516) 434.7421 | (512) 837.8911 |
| Hamilton/Avnet | Hamilton/Avnet |
| Rochester, NY | Stafford, TX |
| (716) 475.9130 | (713) 780-1771 |
| Hamilon/Avnet | Hamilton/Avnet |
| Syracuse. NY | Irving. TX |
| (315) 437.2641 | (214) 659-4111 |
| Hamilton/Avnet | UTAH |
| Westbury, NY | Hallmark Electronıcs |
| (516) 997-6868 | Murray, UT |
| NORTH CAROLINA |  |
| Hallmark Electronics | Hamilton/Avnet |
| Raleigh, NC (919) $872 \cdot 0712$ | Salt Lake City, UT (801) 972-2800 |
| Hamilton/Avnet | WASHINGTON |
| Raleigh, NC | Hamilton/Avnet |
| (919) 878.0810 | Bellevue, WA |
| OHIO |  |
| Hallmark Electronics | WISCONSIN |
| Worthington, OH | Hallmark Electronics |
| (614) 888.3313 | New Berlin, WI (414) 797.7844 |
| Hallmark Electronics |  |
| Solon, OH | Hamilton/Avnet |
| (216) 349-4632 | New Berlin, WI |
| Hamilton/Avnet (414) 784-4510 |  |
| Cleveland, OH (216) $831 \cdot 3500$ |  |
| Hamilton/Avnet |  |
| Dayton, OH |  |
| (513) 439.6700 |  |
| Hamilton/Avnet |  |
| Westerville, OH |  |
| (614) 882.7004 |  |

INTERNATIONAL AUTHORIZED REPRESENTATIVES

AUSTRALIA
Protronics Pty. Ltd
Adelaıde, S.A.
Tel.: 61-8.212.3111

## BELGIUM

BETEA SA/NV
Brussels, Belgium
Tel.: 32-2.736-8050
DENMARK
C. $88 \mathrm{~A} / \mathrm{S}$

Kokkedal, Denmark
Tel.: 45-2-24-48-88
FINLAND
Turion Oy
Helsinki, Finland
Tel.: 358-90-372-144

## FRANCE

REA
Lavallors Perret, France
Tel.: 33-1-75-81-111
Rep Tronic SA
Orsay, France
Tel.: 33-1.69-288700

```
GERMANY
Scantec GmbH
Planegg. West Germany
Tel 49-8985980.21
Scantec GmbH
Kırchheim/Teck. West Germany
Tel.: 49.7021.54027
Topas Electronic. GmbH
Hannover. West Germany
Tel.: 49-511-345691
```


## ISRAEL

```
Vectronics, Ltd
Tel.: 972-52-556070
ITALY
Microelit SRL
Milan, Italy
Tel.. 39-2-469044
Microelit SRL
Rome. Italy
Tel.: 39-6-890892
```

SWEDEN
Svensk Teleindustri $A B$
Spanga, Sweden
Tel.: $46.8 \cdot 761-7300$
SWITZERLAND
Anatec AG
Zug. Switzerland
Tel. $41.42 \cdot 31$-5477

## TAIWAN

Johnson Trading Co.
Taıpa।, Taıwan
Tel.. 886-2.562.7302
UNITED KINGDOM
Micro Call, Ltd.
Thame Oxon. England
Tel.: 44-84.421-5405
Microlog Ltd
Surrey. England
Tel - 44.948-62-29551

3236 Scott Boulevard<br>P.O. Box 58015<br>Santa Clara, CA 95052-8015<br>(408) $727-6116$<br>TWX: 910-338-2070


[^0]:    CEMOS, MICROSLICE, SPC, and SYSTEM-SLICE are trademarks of Integrated Device Technology, Inc.
    SPC (Special Protocol Channel) has a patent pending.
    FAST is a trademark of Fairchild Semiconductor Co.

[^1]:    *Contact Factory

[^2]:    + = PLUS; - = MINUS; $\Lambda=$ AND; $\nabla=$ EX-OR; V = OR

[^3]:    = No errors detected

[^4]:    $I_{C C}=I_{C C Q}+I_{C C T}\left(N_{T} \times D_{H}\right)+I_{C C D}\left(f_{O P}\right)$
    $\mathrm{D}_{\mathrm{H}}=$ Data duty cycle $T \mathrm{TL}$ high period $\left(\mathrm{V}_{I N}=3.4 \mathrm{~V}\right)$.
    $N_{T}=$ Number of dynamic inputs driven at TTL levels.
    $f_{\mathrm{OP}}=$ Clock Input frequency.

[^5]:    1. $t_{R S C}=t_{R S}+t_{R S R}$.
[^6]:    * In this format an overflow occurs in the attempted multiplication of the two's complement number 10000 . . 0 with 1000 . . . 00 yielding an erroneous product of -1 in the fraction case and $-2^{22}$ in the integer case.

[^7]:    * In this format an overflow occurs in the attempted multiplication of the two's complement number $10000 \ldots 0$ with $1000 \ldots 00$ yielding an erroneous product of -1 in the fraction case and -222 in the integer case.

[^8]:    H = HIGH
    L = LOW
    X = Don't Care

[^9]:    $\mathrm{H}=\mathrm{HIGH}$
    L = LOW
    $Z=$ High Impedance
    X $=$ Don't Care
    N/A = Not Applicable

[^10]:    $H=H I G H$
    L = LOW

[^11]:    *Guaranteed by Design

[^12]:    $H=H I G H$
    L = LOW
    $X=$ Don't Care
    $Z=$ High Impedance
    $\widetilde{F}=$ LOW-to-HIGH transition
    NC = No Change

[^13]:    1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type
    2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
[^14]:    *Guaranteed by Design

[^15]:    1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
    2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
    3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
[^16]:    $H=H I G H$
    $L=$ LOW
    = Don't Care
    = High Impedance
    $\boldsymbol{F}=$ LOW-to-HIGH transition
    NC = No Change

[^17]:    $\mathrm{H}=\mathrm{HIGH}$
    L = LOW
    X = Don't Care

[^18]:    NOTES:

    1. $t_{R S C}=t_{R S}+t_{R S R}$
    2. $\bar{W}$ and $\bar{R}=V_{I H}$ around the rising edge of $\overline{R S}$.
[^19]:    *Low $\mathrm{V}_{\mathrm{CC}}$ data retention achieved by the indicated $\overline{\mathrm{CS}}_{1}$ waveform or $\mathrm{CS}_{2}$ waveform.

[^20]:    1. Reflects performance over commercial temperature and voltage range.
[^21]:    Marcelo Martinez, Integrated Devices Technology
    Marcelo Martinez, an expert in the custom design of CMOS LSI microcomputers and controllers, is current$l y$ design engineering manager at Integrated Devices Technology in Santa Clara, Calif. He has a BS in physics and an MSEE from Berkeley.

[^22]:    Michael J. Miller is an engineering manager at Integrated Device Technology (Santa Clara, CA). He holds a BS in computer science from California Polytechnic University.

[^23]:    Frank Lee, Chun P. Chiu, and Frank Toth Integrated Device Technology Inc.
    After working on silicon-on-sapphire technology at Hewlett-Packard's Cupertino Division, Frank Lee helped to found IDT in Santa Clara, Calif., in 1981. He is currently director of product development.
    Cofounder Chun P. Chiu also came from HP's Cupertino Division; he is now IDT's director of DSP design engineering.
    Before joining IDT last January as marketing manager for the DSP Division, Frank Toth was marketing manager for microprocessors at Synertek.

