

USER'S MANUAL

SuperH RISC engine SH-1/SH-2 Programming Manual



3rd Edition

SuperH RISC engine SH-1/SH-2 Programming Manual

HITACHI

ADE-602-063B

When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

Page	Section	Revision Contents
All		Changed SH7000/SH7600 Series into SH-1/SH-2
27	Table 5.7 Branch Instructions	Table modified
30-32	Table 5.9 Instruction Set	Table modified
47	6.7 BF/S	Description added
49	6.8 BRA	Description added
50	6.9 BRAF	Description modified
51	-	Description added
53	6.10 BSR	Description added
54	6.11 BSRF	Description modified
57	6.13 BT/S	Description added
63	6.16 CMP/cond	Description modified
78	6.25 JMP	Description added and modified
79	6.26 JSR	Description modified
80		Description added
107	6.38 MUL.L	Description modified
120	6.50 RTE	Description added
121	6.51 RTS	Description added
131	6.59 SLEEP	Description modified
139	6.65 SWAP	Description modified
155	7.6 Programming Guide	Description modified
175	Multiply/Accumulate Instruction (SH-1 CPU)	Description modified
181	Multiply/Accumulate Instruction (SH-2 CPU)	Description modified
194	Double-Length Multiply/Accumulate	Description modified
	Instruction (SH-2 CPU)	
202	Multiplication Instructions (SH-1 CPU)	Description modified
208	Multiplication Instructions (SH-2 CPU)	Description modified
215	Figure 7.67 DMULS.L Instruction Immediately	Description modified
	After Another DMULS.L Instruction	
220	Double-Length Multiplication Instructions	Description modified
229	Unconditional Branch Instructions	Description modified
235	Register-MAC Transfer Instructions	Description modified
236	Memory-MAC Transfer Instructions	Description modified
237	MAC-Register Transfer Instructions	Description modified
238	MAC-Memory Transfer Instructions	Description modified
243	Address Error Exception Processing	Description modified
246	Table A.1 Instrustion Set by Addressing Mode	Table modified
251	Table A.6 Destination Operand Only	Table modified
255	Table A.18 PC Relative Addressing with Rm	Table modified

Revised Sections and Contents

Page	Section		Revision Contents	
257	Table A.22	Instruction Sets by Format	Table modified	
260	Table A.26	Indirect Register Addressing	Table modified	
261	Table A.29	Indirect Register	Table modified	
	Table A.31	PC Relative Addressing with Rm		
269, 272,	Table A.50	Instruction Set by Instruction Code	Table modified	
273				
276, 277	Table A.51	Operation Code Map	Table modified	

Introduction

The SuperH RISC engine family incorporates a RISC (Reduced Instruction Set Computer) type CPU. A basic instruction can be executed in one clock cycle, realizing high performance operation. A built-in multiplier can execute multiplication and addition as quickly as DSP.

The SuperH RISC engine has SH-I CPU, SH-2 CPU, and SH-3 CPU cores.

The SH-1 CPU, SH-2 CPU and SH-3 CPU have an instruction system with upward compatibility at the binary level.

SH-3 CPU		MMU support
SH-2 CPU	Operation instruction enhancement	68 instructions
SH-1 CPU	62 instructions	
56 basic instructions		

Refer to the programming manual for the method of executing the instructions or for the architecture. You can also refer to this programming manual to know the operation of the pipe line, which is one of the features of the RISC CPU.

This programming manual describes in detail the instructions for the SH-1 CPU and SH-2 CPU instructions. For the SH-3 CPU, refer to the separate volume of SH-3 CPU programming manual.

For the hardware, refer to individual hardware manuals for each unit.

Organization of This Manual

Table 1 describes how this manual is organized. Table 2 lists the relationships between the items and the sections listed within this manual that cover those items.

Category	Section Title	Contents
Introduction	1. Features	CPU features
Architecture (1)	2. Register Configuration	Types and configuration of general registers, control registers and system registers
	3. Data Formats	Data formats for registers and memory
Introduction to instructions	4. Instruction Features	Instruction features, addressing modes, and instruction formats
	5. Instruction Sets	Summary of instructions by category and list in alphabetic order
Detailed information on instructions	6. Instruction Descriptions	Operation of each instruction in alphabetical order
Architecture (2)	7. Pipeline Operation	Pipeline flow, and pipeline flows with operation for each instruction
Instruction code	Appendixes: Instruction Code	Operation code map

Table 1Manual Organization

Category	tegory Topic Section Title				
Introduction and	CPU features	1.	Features	· · · · ·	
features	Instruction features	4.1	RISC-Typ	e Instruction Set	
	Pipelines	7.1	Basic Con Pipelines	figuration of	
		7.2	Slot and Pipeline Flow		
Architecture	Register configuration	2.	Register C	Configuration	
	Data formats	3.	Data Form	nats	
	Pipeline operation	7.	Pipeline O	peration	
Introduction to	Instruction features	4.	Instruction	Features	
instructions	Addressing modes	4.2	Addressin	g Modes	
	Instruction formats	4.3	Instruction	Formats	
List of instructions	Instruction sets	5.1	Instruction Set by Classification		
		5.2 Instruction Alphabetic		n Set in cal Order	
		App	endix A.1	Instruction Set by Addressing Mode	
		App	endix A.2	Instruction Set by Instruction Format	
	Instruction code	Appendix A.3 Appendix A.4		Instruction Set in Order by Instruction Code	
				Operation Code Map	
Detailed	Detailed information on instruction	6.	Instruction	Description	
information on instructions	operation	7.7	Instruction Operation	n Pipeline s	
	Number of instruction execution states	7.3	Number of Instruction Execution States		

Table 2 Subjects and Corresponding Sections

Functions Listed by CPU Type

This manual is common for both the SH-1 and SH-2 CPU. However, not all CPUs can use all the instructions and functions. Table 3 lists the usable functions by CPU type.

Item		SH-1 CPU	SH-2 CPU
Instructions	BF/S	No	Yes
	BRAF	No	Yes
	BSRF	No	Yes
	BT/S	No	Yes
	DMULS.L	No	Yes
	DMULU.L	No	Yes
	DT	No	Yes
	MAC.L	No	Yes
	MAC.W ^{*1} (MAC) ^{*2}	16 x 16 + 42 → 42	16 x 16 + 64 → 64
	MUL.L	No	Yes
	All others	Yes	Yes
States for multiplication operation	16 x 16 → 32 (MULS.W, MULU.W)* ²	Executed in 1–3*3 states	Executed in 1-3*3states
	$32 \times 32 \rightarrow 32$ (MUL.L)	No	Executed in 2-4 *3states
	$32 \times 32 \rightarrow 64$ (DMULS.L, DMULU.L)	No	Executed in 2–4 * ³ states
States for multiply and accumulate operation	16 x 16 + 42 → 42 (SH-1, MAC.W)	Executed in 3/(2)* ³ states	No
	16 x 16 + 64 → 64 (SH-2, MAC.W)	No	Executed in states 3/(2)*3
	$\begin{array}{l} 32 \text{ x } 32 + 64 \rightarrow 64 \\ (\text{MAC.L}) \end{array}$	No	Executed in 2–4 states $3/(2\sim4)^{*3}$

Table 3Functions by CPU Type

Notes: 1. MAC.W works differently on different LSIs.

2. MAC and MAC.W are the same. MULS is also the same as MULS.W and MULU the same as MULU.W.

3. The normal minimum number of execution cycles (The number in parentheses in the number in contention with preceding/following instructions).

Contents

Secti	on 1	Features	1
Secti	on 2	Register Configuration	2
2.1	General	Registers	2
2.2	Control	Registers	2
2.3	System	Registers	3
2.4	Initial V	/alues of Registers	4
Secti	on 3	Data Formats	5
3.1	Data Fo	rmat in Registers	5
3.2	Data Fo	ormat in Memory	5
3.3	Immedi	ate Data Format	6
Secti	on 4	Instruction Features	7
4.1	RISC-T	ype Instruction Set	7
	4.1.1	16-Bit Fixed Length	7
	4.1.2	One Instruction/Cycle	7
	4.1.3	Data Length	7
	4.1.4	Load-Store Architecture	7
	4.1.5	Delayed Branch Instructions	7
	4.1.6	Multiplication/Accumulation Operation	8
	4.1.7	T Bit	8
	4.1.8	Immediate Data	8
	4.1.9	Absolute Address	9
	4.1.10	16-Bit/32-Bit Displacement	9
4.2	Address	sing Modes	10
4.3	Instruct	ion Format	13
Secti	on 5	Instruction Set	16
5.1	Instruct	ion Set by Classification	16
	5.5.1	Data Transfer Instructions	21
	5.1.2	Arithmetic Instructions	23
	5.1.3	Logic Operation Instructions	25
	5.1.4	Shift Instructions	26
	5.1.5	Branch Instructions	27
	5.1.6	System Control Instructions	28
5.2	Instruct	ion Set in Alphabetical Order	29
Secti	on 6	Instruction Descriptions	37
6.1	Sample	Description (Name): Classification	37

6.2	ADD (ADD Binary): Arithmetic Instruction	. 40
6.3	ADDC (ADD with Carry): Arithmetic Instruction	. 41
6.4	ADDV (ADD with V Flag Overflow Check): Arithmetic Instruction	. 42
6.5	AND (AND Logical): Logic Operation Instruction	. 43
6.6	BF (Branch if False): Branch Instruction	. 45
6.7	BF/S (Branch if False with Delay Slot): Branch Instruction (SH-2 CPU)	. 46
6.8	BRA (Branch): Branch Instruction	. 48
6.9	BRAF (Branch Far): Branch Instruction (SH-2 CPU)	. 50
6.10	BSR (Branch to Subroutine): Branch Instruction	. 52
6.11	BSRF (Branch to Subroutine Far): Branch Instruction (SH-2 CPU)	. 54
6.12	BT (Branch if True): Branch Instruction	. 55
6.13	BT/S (Branch if True with Delay Slot): Branch Instruction (SH-2 CPU)	. 56
6.14	CLRMAC (Clear MAC Register): System Control Instruction	. 58
6.15	CLRT (Clear T Bit): System Control Instruction	. 59
6.16	CMP/cond (Compare Conditionally): Arithmetic Instruction	. 60
6.17	DIVOS (Divide Step 0 as Signed): Arithmetic Instruction	. 64
6.18	DIV0U (Divide Step 0 as Unsigned): Arithmetic Instruction	. 65
6.19	DIV1 (Divide Step 1): Arithmetic Instruction	. 66
6.20	DMULS.L (Double-Length Multiply as Signed): Arithmetic Instruction (SH-2 CPU)	. 71
6.21	DMULU.L (Double-Length Multiply as Unsigned)	
	: Arithmetic Instruction (SH-2 CPU)	. 73
6.22	DT (Decrement and Test): Arithmetic Instruction (SH-2 CPU)	. 75
6.23	EXTS (Extend as Signed): Arithmetic Instruction	. 76
6.24	EXTU (Extend as Unsigned): Arithmetic Instruction	. 77
6.25	JMP (Jump): Branch Instruction	. 78
6.26	JSR (Jump to Subroutine): Branch Instruction	. 79
6.27	LDC (Load to Control Register): System Control Instruction	. 81
6.28	LDS (Load to System Register): System Control Instruction	. 83
6.29	MAC.L (Multiply and Accumulate Long): Arithmetic Instruction (SH-2 CPU)	. 85
6.30	MAC (Multiply and Accumulate): Arithmetic Instruction (SH-1 CPU)	. 88
6.31	MAC.W (Multiply and Accumulate Word): Arithmetic Instruction	. 89
6.32	MOV (Move Data): Data Transfer Instruction	. 92
6.33	MOV (Move Immediate Data): Data Transfer Instruction	. 97
6.34	MOV (Move Peripheral Data): Data Transfer Instruction	. 99
6.35	MOV (Move Structure Data): Data Transfer Instruction	. 102
6.36	MOVA (Move Effective Address): Data Transfer Instruction	. 105
6.37	MOVT (Move T Bit): Data Transfer Instruction	. 106
6.38	MUL.L (Multiply Long): Arithmetic Instruction (SH-2 CPU)	. 107
6.39	MULS.W (Multiply as Signed Word): Arithmetic Instruction	. 108
6.40	MULU.W (Multiply as Unsigned Word): Arithmetic Instruction	. 109
6.41	NEG (Negate): Arithmetic Instruction	. 110
6.42	NEGC (Negate with Carry): Arithmetic Instruction	. 111
6 43	NOP (No Operation): System Control Instruction	. 117

6.44	NOT (NOT-Logical Complement): Logic Operation Instruction	113
6.45	OR (OR Logical) Logic Operation Instruction	114
6.46	ROTCL (Rotate with Carry Left): Shift Instruction	116
6.47	ROTCR (Rotate with Carry Right): Shift Instruction	117
6.48	ROTL (Rotate Left): Shift Instruction	118
6.49	ROTR (Rotate Right): Shift Instruction	119
6.50	RTE (Return from Exception): System Control Instruction	120
6.51	RTS (Return from Subroutine): Branch Instruction	121
6.52	SETT (Set T Bit): System Control Instruction	122
6.53	SHAL (Shift Arithmetic Left): Shift Instruction	123
6.54	SHAR (Shift Arithmetic Right): Shift Instruction	124
6.55	SHLL (Shift Logical Left): Shift Instruction	125
6.56	SHLLn (Shift Logical Left n Bits): Shift Instruction	126
6.57	SHLR (Shift Logical Right): Shift Instruction	128
6.58	SHLRn (Shift Logical Right n Bits): Shift Instruction	129
6.59	SLEEP (Sleep): System Control Instruction	131
6.60	STC (Store Control Register): System Control Instruction	132
6.61	STS (Store System Register): System Control Instruction	134
6.62	SUB (Subtract Binary): Arithmetic Instruction	136
6.63	SUBC (Subtract with Carry): Arithmetic Instruction	. 137
6.64	SUBV (Subtract with V Flag Underflow Check): Arithmetic Instruction	138
6.65	SWAP (Swap Register Halves): Data Transfer Instruction	139
6.66	TAS (Test and Set): Logic Operation Instruction	140
6.67	TRAPA (Trap Always): System Control Instruction	141
6.68	TST (Test Logical): Logic Operation Instruction	. 142
6.69	XOR (Exclusive OR Logical): Logic Operation Instruction	. 144
6.70	XTRCT (Extract): Data Transfer Instruction	146
Sect	on 7 Pipeline Operation	147
7.1	Basic Configuration of Pipelines	. 147
7.2	Slot and Pipeline Flow	148
	7.2.1 Instruction Execution	148
	7.2.2 Slot Sharing	148
	7.2.3 Slot Length	. 149
7.3	Number of Instruction Execution States	. 150
7.4	Contention Between Instruction Fetch (IF) and Memory Access (MA)	151
	7.4.1 Basic Operation When IF and MA are in Contention	. 151
	7.4.2 The Relationship Between IF and the Location of Instructions in On-Chip	
	ROM/RAM or On-Chip Memory	152
	7.4.3 Relationship Between Position of Instructions Located in On-Chip	
	ROM/RAM or On-Chip Memory and Contention Between IF and MA	. 153
7.5	Effects of Memory Load Instructions on Pipelines	. 154
7.6	Programming Guide	155

7.7	Operatio	n of Instruction Pipelines	156
	771	Data Transfer Instructions	163
	772	Arithmetic Instructions	166
	773	Logic Operation Instructions	221
	774	Shift Instructions	221
	775	Branch Instructions	224
	776	System Control Instructions	220
	7.7.0 7.7.7	Evention Processing	230
	1.1.1	Exception Flocessing	242
Appe	endix A	Instruction Code	245
A.1	Instructio	on Set by Addressing Mode	245
	A.1.1	No Operand	247
	A.1.2	Direct Register Addressing	248
	A.1.3	Indirect Register Addressing	251
	A.1.4	Post Increment Indirect Register Addressing	251
	A.1.5	Pre Decrement Indirect Register Addressing	252
	A.1.6	Indirect Register Addressing with Displacement	253
	A.1.7	Indirect Indexed Register Addressing	253
	A.1.8	Indirect GBR Addressing with Displacement	254
	A.1.9	Indirect Indexed GBR Addressing.	254
	A.1.10	PC Relative Addressing with Displacement	254
	A.1.11	PC Relative Addressing with Rn	255
	A.1.12	PC Relative Addressing	255
	A.1.13	Immediate	256
A.2	Instructio	on Sets by Instruction Format	256
	A.2.1	0 Format	258
	A 2.2	n Format	259
	A 2 3	m Format	261
	Δ 2 Δ	nm Format	267
	A 2 5	md Format	265
	Δ26	nd4 Format	265
	Δ27	nd Format	265
	A 2 8	d Format	205
	A 2 0	d12 Format	200
	A 2 10	nd? Format	207
	A.2.10	i Eormat	207
	A.2.11	ri Format	207
• •	A.2.12	ni Format.	208
A.3	Instructi	on Set in Order by Instruction Code	268
A.4	Operatio	n Code Map	276
App	endix B	Pipeline Operation and Contention	279

Section 1 Features

The SH-1 and SH-2 CPU have RISC-type instruction sets. Basic instructions are executed in one clock cycle, which dramatically improves instruction execution speed. The CPU also has an internal 32-bit architecture for enhanced data processing ability. Table 1.1 lists the SH-1 and SH-2 CPU features.

Item	Feature
Architecture	Original Hitachi architecture
	32-bit internal data paths
General-register machine	Sixteen 32-bit general registers
	Three 32-bit control registers
	Four 32-bit system registers
Instruction set	Instruction length: 16-bit fixed length for improved code efficiency
	 Load-store architecture (basic arithmetic and logic operations are executed between registers)
	 Delayed branch system used for reduced pipeline disruption
	 Instruction set optimized for C language
Instruction execution time	One instruction/cycle for basic instructions
Address space	Architecture makes 4 Gbytes available
On-chip multiplier (SH-1 CPU)	 Multiplication operations (16 bits × 16 bits → 32 bits) executed in 1 to 3 cycles, and multiplication/accumulation operations (16 bits × 16 bits + 42 bits → 42 bits) executed in 3/(2)* cycles
On-chip multiplier (SH-2 CPU)	 Multiplication operations executed in 1 to 2 cycles (16 bits × 16 bits → 32 bits) or 2 to 4 cycles (32 bits × 32 bits → 64 bits), and multiplication/accumulation operations executed in 3/(2)*cycles (16 bits × 16 bits + 64 bits → 64 bits) or 3/(2 to 4)* cycles (32 bits × 32 bits + 64 bits → 64 bits)
Pipeline	Five-stage pipeline
Processing states	Reset state
	Exception processing state
	Program execution state
	Power-down state
	Bus release state
Power-down states	Sleep mode
	Standby mode
Note: The normal minimu	m number of execution evolog. (The number in perenthered in the

Table 1.1	SH-1	and SH-2	CPU	Features
A GOVE AVA	~ ~ ~		U . U	

Note: The normal minimum number of execution cycles (The number in parentheses in the mumber in contention with preceding/following instructions).

Section 2 Register Configuration

The register set consists of sixteen 32-bit general registers, three 32-bit control registers and four 32-bit system registers.

2.1 General Registers

There are 16 general registers (Rn) numbered R0–R15, which are 32 bits in length (figure 2.1). General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions use R0 as a fixed source or destination register. R15 is used as the hardware stack pointer (SP). Saving and recovering the status register (SR) and program counter (PC) in exception processing is accomplished by referencing the stack using R15.

R0* ¹	1. R0 functions as an index register in the
	indirect indexed register addressing
R2	mode and indirect indexed GBR
R3	R0 functions as a fixed source register
R4	or destination register.
R5	
R6]
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15, SP (hardware stack pointer) *	2 2. R15 functions as a hardware stack
	pointer (SP) during exception processing.

Figure 2.1 General Registers

2.2 Control Registers

The 32-bit control registers consist of the 32-bit status register (SR), global base register (GBR), and vector base register (VBR) (figure 2.2). The status register indicates processing states. The global base register functions as a base address for the indirect GBR addressing mode to transfer

data to the registers of on-chip peripheral modules. The vector base register functions as the base address of the exception processing vector area (including interrupts).



Figure 2.2 Control Registers

2.3 System Registers

The system registers consist of four 32-bit registers: high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC) (figure 2.3). The multiply and accumulate registers store the results of multiply and accumulate operations. The procedure register stores the return address from the subroutine procedure. The program counter stores program addresses to control the flow of the processing.



Figure 2.3 System Registers

2.4 Initial Values of Registers

Table 2.1 lists the values of the registers after reset.

Table 2.1 Initial Values of Registers

Classification	Register	Initial Value
General register	R0-R14	Undefined
	R15 (SP)	Value of the stack pointer in the vector address table
Control register	SR	Bits I3–I0 are 1111 (H'F), reserved bits are 0, and other bits are undefined
	GBR	Undefined
	VBR	H'0000000
System register	MACH, MACL, PR	Undefined
	PC	Value of the program counter in the vector address table

Section 3 Data Formats

3.1 Data Format in Registers

Register operands are always longwords (32 bits) (figure 3.1). When the memory operand is only a byte (8 bits) or a word (16 bits), it is sign-extended into a longword when loaded into a register.



Figure 3.1 Longword Operand

3.2 Data Format in Memory

Memory data formats are classified into bytes, words, and longwords. Byte data can be accessed from any address, but an address error will occur if you try to access word data starting from an address other than 2n or longword data starting from an address other than 4n. In such cases, the data accessed cannot be guaranteed (figure 3.2). The hardware stack area, which is referred to by the hardware stack pointer (SP, R15), uses only longword data starting from address 4n because this area holds the program counter and status register. See the *SH Hardware Manual* for more information on address errors.



Figure 3.2 Byte, Word, and Longword Alignment

SH7604 has a function that allows access of CS2 space (area 2) in little endian format, which enables memory to be shared with processors that access memory in little endian format (figure 3.3). Byte data is arranged differently for little endian and the usual big endian.





3.3 Immediate Data Format

Byte immediate data is located in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and calculated with registers and longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and calculated with longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

Word or longword immediate data is not located in the instruction code. Rather, it is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement. Specific examples are given in section 4.1.8, Immediate Data.

Section 4 Instruction Features

4.1 **RISC-Type Instruction Set**

All instructions are RISC type. Their features are detailed in this section.

4.1.1 16-Bit Fixed Length

All instructions are 16 bits long, increasing program coding efficiency.

4.1.2 One Instruction/Cycle

Basic instructions can be executed in one cycle using the pipeline system. Instructions are executed in 50 ns at 20 MHz, in 35 ns at 28.7MHz.

4.1.3 Data Length

Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data accessed from memory is sign-extended and calculated with longword data (table 4.1). Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It also is calculated with longword data.

Table 4.1	Sign	Extension	of	Word	Data
-----------	------	-----------	----	------	------

SH-1/SH-2	CPU	Description	Example for	or Other CPU
MOV.W	@(disp,PC),R1	Data is sign-extended to 32	ADD.W	#H'1234,R0
ADD	R1,R0	bits, and R1 becomes H'00001234. It is next		
• • • • •		operated upon by an ADD		
.DATA.W	Н'1234	instruction.		

Note: The address of the immediate data is accessed by @(disp, PC).

4.1.4 Load-Store Architecture

Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.

4.1.5 Delayed Branch Instructions

Unconditional branch instructions are delayed. Pipeline disruption during branching is reduced by first executing the instruction that follows the branch instruction, and then branching (table 4.2). With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

SH-1/S	H-2 CPU	Description	Example	for Other CPU
BRA	TRGET	Executes an ADD before	ADD.W	R1,R0
ADD	R1,R0	branching to TRGET.	BRA	TRGET

Table 4.2 Delayed Branch Instructions

4.1.6 Multiplication/Accumulation Operation

SH-1 CPU: 16bit \times 16bit \rightarrow 32-bit multiplication operations are executed in one to three cycles. 16bit \times 16bit + 42bit \rightarrow 42-bit multiplication/accumulation operations are executed in two to three cycles.

SH-2 CPU: 16bit × 16bit \rightarrow 32-bit multiplication operations are executed in one to two cycles. 16bit × 16bit + 64bit \rightarrow 64-bit multiplication/accumulation operations are executed in two to three cycles. 32bit × 32bit \rightarrow 64-bit multiplication and 32bit × 32bit + 64bit \rightarrow 64-bit multiplication are executed in two to four cycles.

4.1.7 T Bit

The T bit in the status register changes according to the result of the comparison, and in turn is the condition (true/false) that determines if the program will branch (table 4.3). The number of instructions after T bit in the status register is kept to a minimum to improve the processing speed.

SH-1/SH-2 CPU		Description Example for Other C		for Other CPU
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$. The	CMP.W	R1,R0
BT	TRGET0	program branches to TRGET0 when $B0 > B1$ and to TRGET1	BGE	TRGET0
BF	TRGET1	when $R0 < R1$.	BLT	TRGET1
ADD	#—1,R0	T bit is not changed by ADD. T	SUB.W	#1,R0
CMP/EQ	#0,R0	bit is set when $R0 = 0$. The	BEQ	TRGET
вт	TRGET	program branches if no = 0.		

Table 4.3 T Bit

4.1.8 Immediate Data

Byte immediate data is located in instruction code. Word or longword immediate data is not input via instruction codes but is stored in a memory table. The memory table is accessed by an immediate data transfer instruction (MOV) using the PC relative addressing mode with displacement (table 4.4).

Classification	SH-1/SH-	2 CPU	Examp	le for Other CPU
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOV.W	@(disp,PC),R0	MOV.W	#H'1234,R0
	• • • • •			
	.DATA.W	н'1234		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R0
	••••	••••		
	.DATA.L	н'12345678		

Table 4.4 Immediate Data Accessing

Note: The address of the immediate data is accessed by @(disp, PC).

4.1.9 Absolute Address

When data is accessed by absolute address, the value already in the absolute address is placed in the memory table. Loading the immediate data when the instruction is executed transfers that value to the register and the data is accessed in the indirect register addressing mode.

Table 4.5 Absolute Address

Classification	SH-1/SH-	2 CPU	Exampl	e for Other CPU
Absolute address	MOV.L	@(disp,PC),R1	MOV.B	@H'12345678,R0
	MOV.B	@R1,R0		
	.DATA.L	н'12345678		

4.1.10 16-Bit/32-Bit Displacement

When data is accessed by 16-bit or 32-bit displacement, the pre-existing displacement value is placed in the memory table. Loading the immediate data when the instruction is executed transfers that value to the register and the data is accessed in the indirect indexed register addressing mode.

Classification	SH-1/SH-2	CPU	Example	e for Other CPU
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R2
	MOV.W	@(R0,R1),R2		
		• • • • • • • • • • • •		
	.DATA.W	н'1234		

Table 4.6Displacement Accessing

4.2 Addressing Modes

Addressing modes and effective address calculation are described in table 4.7.

Table 4.7 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Addresses Calculation	Formula
Direct register addressing	Rn	The effective address is register Rn. (The operand is the contents of register Rn.)	
Indirect register addressing	@Rn	The effective address is the content of register Rn.	Rn
Post-	@Rn +	The effective address is the content of register Rn. A	Rn
increment indirect register addressing		constant is added to the content of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, or 4 for a longword operation	(After the instruction is executed)
addressing			Byte: Rn + 1 → Rn
		n + 1/2/4	Word: Rn + 2 \rightarrow Rn
	ł .	1/2/4	Longword: Rn + 4 → Rn
Pre- decrement	@Rn	The effective address is the value obtained by subtracting a constant from Rn. 1 is subtracted for a	Byte: Rn – 1 → Rn
indirect register addressing		byte operation, 2 for a word operation, or 4 for a longword operation.	Word: Rn – 2 \rightarrow Rn
autressing		Rn = 1/2/4 Rn - 1/2/4 $1/2/4$	Longword: Rn – 4 \rightarrow Rn (Instruction executed with Rn after calculation)

Addressing Mode	Instruction Format	Effective Addresses Calculation	Formula
Indirect register	@(disp:4, Rn)	The effective address is Rn plus a 4-bit displacement (disp). The value of disp is zero-extended, and	Byte: Rn + disp
addressing with displace-		a word operation, or is quadrupled for a longword operation.	Word: Rn + disp × 2
ment		Rn	Longword: Rn + disp \times 4
		(zero-extended)	
		1/2/4	
Indirect indexed	@(R0, Rn)	The effective address is the Rn value plus R0.	Rn + R0
register addressing			
Indirect	@(disp:8,	The effective address is the GBR value plus an 8-bit	Byte: GBR +
GBR addressing	GBR)	displacement (disp). The value of disp is zero- extended, and remains the same for a byte	disp
with displace-		operation, is doubled for a word operation, or is quadrupled for a longword operation.	Word: GBR + disp × 2
ment		GBR	Longword: GBR + disp \times
		disp (zero-extended) (x	4
		1/2/4	
Indirect indexed	@(R0, GBR)	The effective address is the GBR value plus R0.	GBR + R0
GBR addressing	,	GBR + GBR + R0	
		R0	

Table 4.7 Addressing Modes and Effective Addresses (cont)



Table 4.7 Addressing Modes and Effective Addresses (cont)

12

Table 4.7 Addressing Modes and Effective Addresses (cont)

Addressing Mode	Instruction Format	Effective Addresses Calculation	Formula
PC relative addressing (cont)	Rn	The effective address is the register PC plus Rn. PC + PC + R0 R0	PC + Rn
Immediate addressing	#imm:8	The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions are zero-extended.	
	#imm:8	The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions are sign-extended.	
	#imm:8	Immediate data (imm) for the TRAPA instruction is zero-extended and is quadrupled.	

4.3 Instruction Format

The instruction format table, table 4.8, refers to the source operand and the destination operand. The meaning of the operand depends on the instruction code. The symbols are used as follows:

- xxxx: Instruction code
- mmmm: Source register
- nnnn: Destination register
- iiii: Immediate data
- dddd: Displacement

Table 4.8 Instruction Formats

Instruction Formats	Source Operand	Destination Operand	Example
0 format			NOP
15 0 XXXX XXXX XXXX XXXX			
n format	_	nnnn: Direct register	MOVT Rn
150 xxxx nnnn xxxx xxxx	Control register or system register	nnnn: Direct register	STS MACH, Rn

Instruction Formats	Source Operand	Destination Operand	Example
n format (cont)	Control register or system register	nnnn: Indirect pre- decrement register	STC.L SR,@-Rn
m format	mmmm: Direct register	Control register or system register	LDC Rm, SR
150 xxxx mmmm xxxx xxxx	mmmm: Indirect post-increment register	Control register or system register	LDC.L @Rm+,SR
	mmmm: Direct register	<u> </u>	JMP @Rm
	mmmm: PC relative using Rm	<u> </u>	BRAF Rm
nm format	mmmm: Direct register	nnnn: Direct register	ADD Rm, Rn
150 xxxx nnnn mmmm xxxx	mmmm: Direct register	nnnn: Indirect register	MOV.L Rm,@Rn
	mmmm: Indirect post-increment register (multiply/ accumulate)	MACH, MACL	MAC.W @Rm+,@Rn+
	nnnn*: Indirect post-increment register (multiply/ accumulate)		
	mmmm: Indirect post-increment register	nnnn: Direct register	MOV.L @Rm+,Rn
	mmmm: Direct register	nnnn: Indirect pre- decrement register	MOV.L Rm,@-Rn
	mmmm: Direct register	nnnn: Indirect indexed register	MOV.L Rm,@(R0,Rn)
md format 15 0 xxxx xxxx mmmm dddd	mmmmdddd: indirect register with displacement	R0 (Direct register)	MOV.B @(disp,Rm),R0
nd4 format	R0 (Direct	nnnndddd:	MOV.B
150	register)	Indirect register	R0,@(disp,Rn)
xxxx xxxx nnnn dddd		with displacement	

Table 4.8 Instruction Formats (cont)



Instruction Formats	Source Operand	Destination Operand	Example	
nmd format 15 0 xxxx nnnn mmmm dddd	mmmm: Direct register	nnnndddd: Indirect register with displacement	MOV.L Rm,@(disp,Rn)	
	mmmmdddd: Indirect register with displacement	nnnn: Direct register	MOV.L @(disp,Rm),Rn	
d format 150 xxxx xxxx dddd dddd	ddddddd: Indirect GBR with displacement	R0 (Direct register)	MOV.L @(disp,GBR),R0	
	R0(Direct register)	ddddddd: Indirect GBR with displacement	MOV.L R0,@(disp,GBR)	
	ddddddd: PC relative with displacement	R0 (Direct register)	MOVA @(disp,PC),R0	
	ddddddd: PC relative	—	BF label	
d12 format	dddddddddd:		BRA label	
15 0 xxxx dddd dddd dddd	PC relative		(label = disp + PC)	
nd8 format	ddddddd: PC relative with displacement	nnnn: Direct	MOV.L	
150		register	@(disp,PC),Rn	
xxxx nnnn dddd dddd				
i format	iiiiiiii: Immediate	Indirect indexed GBR	AND.B #imm,@(R0,GBR)	
15 0 xxxx xxxx iiii iiii	iiiiiiii: Immediate	R0 (Direct register)	AND #imm,R0	
	iiiiiiii: Immediate		TRAPA #imm	
ni format 1 <u>5 </u>	iiiiiiii: Immediate	nnnn: Direct register	ADD #imm, Rn	
xxxx nnnn iiii iiii				

Table 4.8 Instruction Formats (cont)

Section 5 Instruction Set

5.1 Instruction Set by Classification

Table 5.1 lists instructions by classification.

				Applicable Instructions		_	
Classification	Types	Operation Code	Function	SH-2	SH-1	No. of Instructions	
Data transfer	5	MOV	Data transfer Immediate data transfer Peripheral module data transfer Structure data transfer	•	V	39	
		MOVA	Effective address transfer	~	~		
		MOVT	T-bit transfer	v	~	-	
		SWAP	Swap of upper and lower bytes	~	V		
		XTRCT	Extraction of the middle of registers connected	~	V	_	
Arithmetic	21	ADD	Binary addition	~	~	33	
operations		ADDC	Binary addition with carry	~	~	-	
		ADDV	Binary addition with overflow check	~	~	-	
		CMP/cond	Comparison	~	~	-	
		DIV1	Division	~	~	_	
		DIV0S	Initialization of signed division	~	~	_	
		DIVOU	Initialization of unsigned division	~	~	-	
		DMULS	Signed double-length multiplication	~		-	
		DMULU	Unsigned double-length multiplication	~		-	
		DT	Decrement and test	~		-	
		EXTS	Sign extension	~	~	-	
		EXTU	Zero extension	~	~	-	
		MAC	Multiply/accumulate, double- length multiply/accumulate operation*1	~	•	-	
		MUL	Double-length multiplication	V		-	
		MULS	Signed multiplication	~	~	-	
		MULU	Unsigned multiplication	V	~	-	
		NEG	Negation	~	~	-	
		NEGC	Negation with borrow	~	~	-	
		SUB	Binary subtraction	~	~	-	
		SUBC	Binary subtraction with borrow	~	~	-	
		SUBV	Binary subtraction with underflow check	~	~	-	

Table 5.1 Classification of Instructions

Notes 1. Double-length multiply/accumulate is an SH-2 function.

				Applie Instru	cable ctions	
		Operation				No. of
Classification	Types	Code	Function	SH-2	SH-1	Instructions
Logic	6	AND	Logical AND	~	~	14
operations		NOT	Bit inversion	~	~	-
		OR	Logical OR	~	~	-
		TAS	Memory test and bit set	~	~	-
		TST	Logical AND and T-bit set	~	~	-
		XOR	Exclusive OR	~	~	-
Shift	10	ROTL	One-bit left rotation	~	~	14
		ROTR	One-bit right rotation	~	~	'
		ROTCL	One-bit left rotation with T bit	~	~	-
		ROTCR	One-bit right rotation with T bit	~	~	-
		SHAL	One-bit arithmetic left shift	~	~	-
		SHAR	One-bit arithmetic right shift	~	~	-
		SHLL	One-bit logical left shift	~	~	-
		SHLLn	n-bit logical left shift	~	~	-
		SHLR	One-bit logical right shift	~	~	-
		SHLRn	n-bit logical right shift	~	v	-
Branch	9	BF	Conditional branch, conditional branch with delay ^{*2} (T = 0)	V	~	11
		BT	Conditional branch, conditional branch with delay* ² (T = 1)	~	V .	-
		BRA	Unconditional branch	~	~	-
		BRAF	Unconditional branch	~		-
		BSR	Branch to subroutine procedure	~	~	-
		BSRF	Branch to subroutine procedure	~		-
		JMP	Unconditional branch	~	~	-
		JSR	Branch to subroutine procedure	v	~	-
		RTS	Return from subroutine procedure	~	~	-

Table 5.1 Classification of Instructions (cont)

Notes 2. Conditional branch with delay is an SH-2 CPU function.

				Applic Instru	able ctions	
Classification	Types	Operation Code	Function	SH-2	SH-1	No. of Instructions
System	11	CLRT	T-bit clear	~	~	31
control		CLRMAC	MAC register clear	~	~	
		LDC	Load to control register	~	~	
		LDS	Load to system register	~	v	-
		NOP	No operation	V	~	-
		RTE	Return from exception processing	~	~	
		SETT	T-bit set	~	~	-
		SLEEP	Shift into power-down mode	~	~	-
		STC	Storing control register data	~	~	-
		STS	Storing system register data	v	~	-
		TRAPA	Trap exception processing	~	~	-
Total:	62					142

Table 5.1 Classification of Instructions (cont)

Instruction codes, operation, and execution states are listed in table 5.2 in order by classification.

Table 5.2 I	nstruction	Code	Format
-------------	------------	------	--------

Item	Format	Explanation
Instruction mnemonic	OP.Sz SRC,DEST	OP: Operation code Sz: Size SRC: Source DEST: Destination Rm: Source register Rn: Destination register imm: Immediate data disp: Dipplacement*
Instruction code	MSB ↔ LSB	mmmm: Source register nnnn: Destination register 0000: R0 0001: R1
		iiii: Immediate data dddd: Displacement
Operation summary	→, ← (xx) M/Q/T & I ^ ~	Direction of transfer Memory operand Flag bits in the SR Logical AND of each bit Logical OR of each bit Exclusive OR of each bit Logical NOT of each bit n-bit left/right shift
Execution cycle		Value when no wait states are inserted
Instruction execution cycles		 The execution cycles shown in the table are minimums. The actual number of cycles may be increased: 1. When contention occurs between instruction fetches and data access, or 2. When the destination register of the load instruction (memory → register) and the register used by the next instruction are the same.
T bit		Value of T bit after instruction is executed
		No change

Note: Scaling (x1, x2, x4) is performed according to the instruction operand size. See "6. Instruction Descriptions" for details.

5.1.1 Data Transfer Instructions

Tables 5.3 to 5.8 list the minimum number of clock states required for execution.

Table 5.3 Data Transfer Instructions

				Execu- tion	т
Instruc	tion	Instruction Code	Operation	State	Bit
MOV	#imm, Rn	1110nnnniiiiiiii	imm \rightarrow Sign extension \rightarrow Rn	1	
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	(disp \times 2 + PC) \rightarrow Sign extension \rightarrow Rn	1	
MOV.L	@(disp,PC),Rn	1101nnnndddddddd	$(disp \times 4 + PC) \to Rn$	1	
MOV	Rm, Rn	0110nnnnmmm0011	$Rm \to Rn$	1	
MOV.B	Rm, @Rn	0010nnnmmm0000	$Rm \rightarrow (Rn)$	1	
MOV.W	Rm, @Rn	0010nnnmmm0001	$Rm \rightarrow (Rn)$	1	
MOV.L	Rm, @Rn	0010nnnnmmm0010	$Rm \rightarrow (Rn)$	1	
MOV.B	@Rm,Rn	0110nnnnmmm0000	$(Rm) \rightarrow Sign extension \rightarrow Rn$	1	
MOV.W	@Rm, Rn	0110001mmmmm0001	$(Rm) \rightarrow Sign extension \rightarrow Rn$	1	
MOV.L	@Rm,Rn	0110nnnmmm0010	$(Rm) \rightarrow Rn$	1	
MOV.B	Rm, @-Rn	0010nnnmmmm0100	Rn−1 → Rn, Rm → (Rn)	1	
MOV.W	Rm, @-Rn	0010nnnmmmm0101	Rn–2 → Rn, Rm → (Rn)	1	
MOV.L	Rm,@-Rn	0010nnnmmm0110	Rn−4 → Rn, Rm → (Rn)	1	
MOV.B	@Rm+,Rn	0110nnnnmmm0100	(Rm) \rightarrow Sign extension \rightarrow Rn,Rm + 1 \rightarrow Rm	1	
MOV.W	@Rm+,Rn	0110กกกการรับ 0101	(Rm) \rightarrow Sign extension \rightarrow Rn,Rm + 2 \rightarrow Rm	1	
MOV.L	@Rm+,Rn	0110nnnmmm0110	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	1	
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	
MOV.L	Rm,@(disp,Rn)	0001nnnmmmdddd	$\text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1	
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	(disp + Rm) \rightarrow Sign extension \rightarrow R0	1	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	(disp \times 2 + Rm) \rightarrow Sign extension \rightarrow R0	1	
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	$(disp \times 4 + Rm) \rightarrow Rn$	1	
MOV.B	Rm,@(R0,Rn)	0000nnnnmm0100	$Rm \rightarrow (R0 + Rn)$	1	
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	

Instruct	ion	Instruction Code	Operation	Execu- tion State	T Bit
				Jale	Dit
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$\operatorname{Rm} \rightarrow (\operatorname{R0} + \operatorname{Rn})$	1	
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	_
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	
MOV.B	R0,@(disp,GBR)	11000000dddddddd	$R0 \rightarrow (disp + GBR)$	1	
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	· ·
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4+ GBR)$	1	
MOV.B	@(disp,GBR),R0	11000100ddddddd	(disp + GBR) \rightarrow Sign extension \rightarrow R0	1	
MOV.W	@(disp,GBR),R0	11000101ddddddd	$\begin{array}{l} (\text{disp} \times 2 + \text{GBR}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{R0} \end{array}$	1	
MOV.L	@(disp,GBR),R0	11000110ddddddd	$(disp \times 4 + GBR) \to R0$	1.	
MOVA	@(disp,PC),R0	11000111dddddddd	$disp \times 4 + PC \to R0$	1	*******
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	
SWAP.B	Rm,Rn	0110nnnnmm1000	$Rm \rightarrow Swap \text{ upper and}$ lower 2 bytes $\rightarrow Rn$	1	
SWAP.W	Rm,Rn	0110nnnnmm1001	$Rm \rightarrow Swap upper and lower word \rightarrow Rn$	1	
XTRCT	Rm, Rn	0010nnnnmm1101	Center 32 bits of Rm and $Rn \rightarrow Rn$	1	

 Table 5.3
 Data Transfer Instructions (cont)

5. 1.2 Arithmetic Instructions

Table 5.4 Arithmetic Instructions

ADDRm, Rn0011nnnnmmm1100Rn + Rm \rightarrow Rn1ADD#imm, Rn0111nnnniiiiiiiRn + imm \rightarrow Rn1ADDCRm, Rn0011nnnnmmm1110Rn + Rm \rightarrow Rn, Rn1CarryADDVRm, Rn0011nnnnmmm1111Rn + Rm \rightarrow Rn, Rn1OverflowCMP/EQ#imm, R010001000iiiiiiiiIf R0 = imm, $1 \rightarrow T$ 1Compariso n resultCMP/EQRm, Rn0011nnnnmmm0000If Rn = Rm, $1 \rightarrow T$ 1Compariso n resultCMP/EQRm, Rn0011nnnnmmm0000If Rn = Rm, $1 \rightarrow T$ 1Compariso n resultCMP/EQRm, Rn0011nnnnmmm0010If Rn ≥ Rm with unsigned data, $1 \rightarrow T$ 1Compariso n resultCMP/GERm, Rn0011nnnnmmm0110If Rn > Rm with unsigned data, $1 \rightarrow T$ 1Compariso n resultCMP/GTRm, Rn0011nnnnmmm0110If Rn > Rm with unsigned data, $1 \rightarrow T$ 1Compariso n resultCMP/GTRm, Rn0100nnnn0001001If Rn > Rm with signed data, $1 \rightarrow T$ 1Compariso n resultCMP/PZRn0100nnn0001001If Rn ≥ 0, $1 \rightarrow T$ 1Compariso n resultCMP/FZRm, Rn0010nnnnmmm100Single-step division (Rn/Rm)1Calculation resultDIV00000000000110010 \rightarrow M/Q/T10	Instructio	on	Instruction Code	Operation	Execution State	T Bit
ADD#imm, Rn0111nnnniiiiiiiRn + imm \rightarrow Rn1ADDCRm, Rn0011nnnnmmmm110Rn + Rm + T \rightarrow Rn, Carry \rightarrow T1CarryADDVRm, Rn0011nnnnmmmm111Rn + Rm \rightarrow Rn, Overflow \rightarrow T1OverflowCMP/EQ#imm, R01000100011111111If R0 = imm, 1 \rightarrow T1Compariso n resultCMP/EQRm, Rn0011nnnnmmm0000If Rn = Rm, 1 \rightarrow T1Compariso n resultCMP/EQRm, Rn0011nnnnmmm0010If Rn = Rm, 1 \rightarrow T1Compariso n resultCMP/HSRm, Rn0011nnnnmmm0010If Rn > Rm with unsigned data, 1 \rightarrow T1Compariso n resultCMP/GERm, Rn0011nnnnmmm0011If Rn > Rm with signed data, 1 \rightarrow T1Compariso n resultCMP/GERm, Rn0011nnnnmmm0011If Rn > Rm with unsigned data, 1 \rightarrow T1Compariso n resultCMP/GTRm, Rn0011nnnnmmm0110If Rn > Rm with unsigned data, 1 \rightarrow T1Compariso n resultCMP/FZRn0100nnn0001001If Rn > 0, 1 \rightarrow T1Compariso n resultCMP/PZRn0100nnn0001001If Rn > 0, 1 \rightarrow T1Compariso n resultCMP/STRRm, Rn0011nnnnmmm0100If Rn and Rm have an equivalent byte, 1 \rightarrow T1Compariso n resultDIV000000000001001If SB of Rn \rightarrow Q, MA $^{-1}$ Calculation resultCalculation result	ADD	Rm, Rn	0011nnnnmmm1100	$Rn + Rm \rightarrow Rn$	1	
ADDCRm, Rn0011nnnnmmm110Rn + Rm + T \rightarrow Rn, carry Carry \rightarrow T1CarryADDVRm, Rn0011nnnnmmm111Rn + Rm \rightarrow Rn, overflow \rightarrow T1OverflowCMP/EQ#inm, R010001000iiiiiiiiIf R0 = imm, 1 \rightarrow T1Compariso n resultCMP/EQRm, Rn0011nnnnmmm0000If Rn = Rm, 1 \rightarrow T1Compariso n resultCMP/HSRm, Rn0011nnnnmmm010If Rn = Rm, 1 \rightarrow T1Compariso n resultCMP/HSRm, Rn0011nnnnmmm010If Rn > Rm with unsigned data, 1 \rightarrow T1Compariso n resultCMP/GERm, Rn0011nnnnmmm0110If Rn > Rm with signed data, 1 \rightarrow T1Compariso n resultCMP/GERm, Rn0011nnnnmmm0110If Rn > Rm with n result1Compariso n resultCMP/GTRm, Rn0011nnnnmmm0110If Rn > Rm with n result1Compariso n resultCMP/FERn0100nnnn0001001If Rn > 0, 1 \rightarrow T1Compariso n resultCMP/FERn0100nnnn0001001If Rn ≥ 0, 1 \rightarrow T1Compariso n resultCMP/FERn0010nnnn00010001If Rn and Rm have an equivalent byte, 1 \rightarrow T1Compariso n resultDIV000010nnnnmmm0110MSB of Rn \rightarrow Q, M M^A1Calculation result	ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	
ADDVRn, Rn0011nnnnmmm1111Rn + Rm \rightarrow Rn, Overflow \rightarrow T1OverflowCMP/EQ#imm, R0100010001i1i1i1iIf R0 = imm, 1 \rightarrow T1Compariso n resultCMP/EQRm, Rn0011nnnnmmm0000If Rn = Rm, 1 \rightarrow T1Compariso n resultCMP/HSRm, Rn0011nnnnmmm0000If Rn > Rm, with unsigned data, 1 \rightarrow T1Compariso n resultCMP/HSRm, Rn0011nnnnmmm0000If Rn > Rm with signed data, 1 \rightarrow T1Compariso n resultCMP/GERm, Rn0011nnnnmmm011If Rn > Rm with unsigned data, 1 \rightarrow T1Compariso n resultCMP/HIRm, Rn0011nnnnmmm0110If Rn > Rm with unsigned data, 1 \rightarrow T1Compariso n resultCMP/GTRn, Rn0011nnnnmmm0110If Rn > Rm with unsigned data, 1 \rightarrow T1Compariso n resultCMP/FERn0100nnnn00010101If Rn > 0, 1 \rightarrow T1Compariso n resultCMP/FZRn0100nnnn0001001If Rn and Rm have an equivalent byte, 1 \rightarrow T1Compariso n resultDTV1Rm, Rn0010nnnnmmm0100Single-step division (Rn/Rm)1Calculation resultDTV0SRm, Rn0010nnnnmmm0111MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M^1Calculation resultDTV0U000000000110010 \rightarrow M/Q/T10	ADDC	Rm, Rn	0011nnnnmmm1110	$\begin{array}{l} \text{Rn} + \text{Rm} + \text{T} \rightarrow \text{Rn}, \\ \text{Carry} \rightarrow \text{T} \end{array}$	1	Carry
$\begin{array}{c} \mbox{CMP/EQ} & \#\mbox{imm, R0} & 10001000\mbox{iiiiiii} & \mbox{If } R0 = \mbox{imm, } 1 \rightarrow T & 1 & \mbox{Comparison } n \mbox{ result} \\ \mbox{CMP/EQ} & \mbox{Rm, Rn} & 0011nnnnmmm0000 & \mbox{If } Rn = Rm, 1 \rightarrow T & 1 & \mbox{Comparison } n \mbox{ result} \\ \mbox{CMP/HS} & \mbox{Rm, Rn} & 0011nnnnmmm0010 & \mbox{If } Rn \geq Rm \mbox{ with } 1 & \mbox{Comparison } n \mbox{ result} \\ \mbox{CMP/GE} & \mbox{Rm, Rn} & 0011nnnnmmm0011 & \mbox{If } Rn \geq Rm \mbox{ with } 1 & \mbox{Comparison } n \mbox{ result} \\ \mbox{CMP/HI} & \mbox{Rm, Rn} & 0011nnnnmmm0110 & \mbox{If } Rn > Rm \mbox{ with } 1 & \mbox{ Comparison } n \mbox{ result} \\ \mbox{CMP/HI} & \mbox{Rm, Rn} & 0011nnnnmmm0110 & \mbox{If } Rn > Rm \mbox{ with } 1 & \mbox{ Comparison } n \mbox{ result} \\ \mbox{CMP/FI} & \mbox{Rm, Rn} & 0011nnnnmmm0111 & \mbox{If } Rn > Rm \mbox{ with } 1 & \mbox{ Comparison } n \mbox{ result} \\ \mbox{CMP/PL} & \mbox{Rn} & 0100nnnn0001001 & \mbox{If } Rn > 0, 1 \rightarrow T & 1 & \mbox{ Comparison } n \mbox{ result} \\ \mbox{CMP/PL} & \mbox{Rn} & 0100nnnn0001001 & \mbox{If } Rn > 0, 1 \rightarrow T & 1 & \mbox{ Comparison } n \mbox{ result} \\ \mbox{CMP/STR} & \mbox{Rm, Rn} & 0010nnnn00010001 & \mbox{If } Rn \mbox{ and } n \mbox{ result} & 1 & \mbox{ comparison } n \mbox{ result} \\ \mbox{DIV0} & \mbox{Rm, Rn} & 0010nnnnmmm0100 & \mbox{Single-step division } 1 & \mbox{ Calculation } n \mbox{ result} \\ \mbox{DIV0S} & \mbox{Rm, Rn} & 0010nnnnmmm0111 & \mbox{MSB of } Rn \rightarrow Q, \\ \mbox{MSB of } Rm \rightarrow M, M \herefore{A} & 1 & \mbox{ Calculation } n \mbox{ result} \\ \mbox{DIV0U} & 000000000011001 & 0 \rightarrow M/Q/T & 1 & 0 \\ \end{tabular}$	ADDV	Rm, Rn	0011nnnnmmm1111	$\begin{array}{l} \text{Rn + Rm} \rightarrow \text{Rn,} \\ \text{Overflow} \rightarrow \text{T} \end{array}$	1	Overflow
$\begin{array}{cccc} \mbox{CMP/EQ} & \mbox{Rm}, \mbox{Rn}, R$	CMP/EQ	#imm,R0	10001000iiiiiiii	If R0 = imm, 1 \rightarrow T	1	Compariso n result
$\begin{array}{cccc} \mbox{CMP/HS} & \mbox{Rm}, \mbox{Rn}, \mbox{Rn}, \mbox{Rn} & 0011nnnnmmm0010 & \mbox{If} \mbox{Rn} \mbox{Rm}, \mbox{Rn}, \mbox{Rn} & 0011nnnnmmm0011 & \mbox{If} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0011nnnnmmm0011 & \mbox{If} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0011nnnnmmm0110 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0011nnnnmmm0111 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0011nnnnmmm0111 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0011nnnnmmm0111 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0010nnnn00010101 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0100nnnn00010001 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0100nnnn00010001 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0100nnnn00010001 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0010nnnnmmm0100 & \mbox{If} \mbox{Rn} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0010nnnnmmm0100 & \mbox{Single-step division} \\ \mbox{Rm} \mbox{Rn}, \mbox{Rn} & 0010nnnnmmm0111 & \mbox{MSB} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{Rn}, \mbox{Rn} & 0010nnnnmmm0111 & \mbox{MSB} \mbox{Rn} \mbox{And} \mbox{And} \mbox{And} \mbox{Rn} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{And} \mbox{Rn} \mbox{And} \mbox{And} \mbox{And} \mbox{And} \mbox{And} \mbox{And} \mbox{And} \mbox{And} \mbox{Rn} \mbox{And} An$	CMP/EQ	Rm, Rn	0011nnnmmm0000	If Rn = Rm, $1 \rightarrow T$	1	Compariso n result
$ \begin{array}{c} \mathrm{CMP}/\mathrm{GE} & \mathrm{Rn}, \mathrm{Rn} & 0.011\mathrm{nnnnmmm0011} & \mathrm{If} \; \mathrm{Rn} \geq \mathrm{Rm} \; \mathrm{with} & 1 & \mathrm{Compariso} \\ \mathrm{signed} \; \mathrm{data}, 1 \rightarrow \mathrm{T} & 1 & \mathrm{Compariso} \\ \mathrm{n} \; \mathrm{result} \\ \mathrm{CMP}/\mathrm{HI} & \mathrm{Rn}, \mathrm{Rn} & 0.011\mathrm{nnnnmmm0110} & \mathrm{If} \; \mathrm{Rn} > \mathrm{Rm} \; \mathrm{with} & 1 & \mathrm{Compariso} \\ \mathrm{n} \; \mathrm{result} \\ \mathrm{CMP}/\mathrm{GT} & \mathrm{Rm}, \mathrm{Rn} & 0.011\mathrm{nnnnmmm0110} & \mathrm{If} \; \mathrm{Rn} > \mathrm{Rm} \; \mathrm{with} & 1 & \mathrm{Compariso} \\ \mathrm{n} \; \mathrm{result} \\ \mathrm{CMP}/\mathrm{GT} & \mathrm{Rm}, \mathrm{Rn} & 0.011\mathrm{nnnnmmm0110} & \mathrm{If} \; \mathrm{Rn} > \mathrm{Rm} \; \mathrm{with} & 1 & \mathrm{Compariso} \\ \mathrm{n} \; \mathrm{result} \\ \mathrm{CMP}/\mathrm{PL} & \mathrm{Rn} & 0.100\mathrm{nnnn0001001} & \mathrm{If} \; \mathrm{Rn} > 0, 1 \rightarrow \mathrm{T} & 1 & \mathrm{Compariso} \\ \mathrm{n} \; \mathrm{result} \\ \mathrm{CMP}/\mathrm{PZ} & \mathrm{Rn} & 0.100\mathrm{nnnn00010001} & \mathrm{If} \; \mathrm{Rn} \geq 0, 1 \rightarrow \mathrm{T} & 1 & \mathrm{Compariso} \\ \mathrm{n} \; \mathrm{result} \\ \mathrm{CMP}/\mathrm{STR} & \mathrm{Rm}, \mathrm{Rn} & 0.010\mathrm{nnnn00010001} & \mathrm{If} \; \mathrm{Rn} \; \mathrm{and} \; \mathrm{Rm} \; \mathrm{have} \; \mathrm{an} & 1 & \mathrm{Compariso} \\ \mathrm{n} \; \mathrm{result} \\ \mathrm{T} \\ \mathrm{DIV1} & \mathrm{Rm}, \mathrm{Rn} & 0.010\mathrm{nnnnmmm0100} & \mathrm{Single-step \; division} \\ \mathrm{DIV0S} \; \mathrm{Rm}, \mathrm{Rn} & 0.010\mathrm{nnnnmmm0100} \\ \mathrm{NSB \; of \; \mathrm{Rm}} \rightarrow \mathrm{Q}, \\ \mathrm{MSB \; of \; \mathrm{Rm}} \rightarrow \mathrm{M}, \; \mathrm{M}^{\wedge} \\ \mathrm{Q} \rightarrow \mathrm{T} \\ \end{array} \\ \mathrm{DIV0U} & 0.00000000011001 & \mathrm{Q} \rightarrow \mathrm{M}/\mathrm{Q}/\mathrm{T} & 1 & \mathrm{O} \end{array}$	CMP/HS	Rm, Rn	0011nnnmmm0010	If Rn≥Rm with unsigned data, $1 \rightarrow T$	1	Compariso n result
CMP/HIRm, Rn0011nnnnmmm0110If Rn > Rm with unsigned data, $1 \rightarrow T$ 1Compariso n resultCMP/GTRm, Rn0011nnnnmmm0111If Rn > Rm with signed data, $1 \rightarrow T$ 1Compariso n resultCMP/PLRn0100nnnn00010101If Rn > 0, $1 \rightarrow T$ 1Compariso n resultCMP/PZRn0100nnnn00010001If Rn > 0, $1 \rightarrow T$ 1Compariso n resultCMP/PZRn0100nnnn00010001If Rn ≥ 0, $1 \rightarrow T$ 1Compariso n resultCMP/STRRm, Rn0010nnnnmmm100If Rn and Rm have an equivalent byte, $1 \rightarrow T$ 1Compariso n resultDIV1Rm, Rn0011nnnmmm0100Single-step division 	CMP/GE	Rm, Rn	0011nnnmmm0011	If $Rn \ge Rm$ with signed data, $1 \rightarrow T$	1	Compariso n result
CMP/GTRm, Rn0011nnnnmmm0111If Rn > Rm with signed data, $1 \rightarrow T$ 1Compariso n resultCMP/PLRn0100nnnn00010101If Rn > 0, $1 \rightarrow T$ 1Compariso n resultCMP/PZRn0100nnnn00010001If Rn > 0, $1 \rightarrow T$ 1Compariso n resultCMP/PZRn0100nnnn00010001If Rn ≥ 0, $1 \rightarrow T$ 1Compariso n resultCMP/STRRm, Rn0010nnnnmmm1100If Rn and Rm have an 1 equivalent byte, $1 \rightarrow T$ 1Compariso n resultDIV1Rm, Rn0011nnnnmmm0100Single-step division T 1Calculation resultDIV0SRm, Rn0010nnnnmmm0111MSB of Rn $\rightarrow Q$, $MSB of Rm \rightarrow M, M^{\Lambda}1Calculation resultDIV0U000000000110010 \rightarrow M/Q/T10$	CMP/HI	Rm, Rn	0011nnnmmm0110	If Rn > Rm with unsigned data, $1 \rightarrow T$	1	Compariso n result
CMP/PLRn0100nnnn00010101If $Rn > 0, 1 \rightarrow T$ 1Compariso n resultCMP/PZRn0100nnnn00010001If $Rn \ge 0, 1 \rightarrow T$ 1Compariso n resultCMP/STRRn, Rn0010nnnnmmm1100If Rn and Rm have an equivalent byte, $1 \rightarrow T$ 1Compariso n resultDIV1Rm, Rn0011nnnnmmm0100Single-step division (Rn/Rm)1Calculation resultDIV0SRm, Rn0010nnnnmmm0111MSB of Rn $\rightarrow Q,$ 	CMP/GT	Rm,Rn	0011nnnmmm0111	If Rn > Rm with signed data, $1 \rightarrow T$	1	Compariso n result
CMP/PZRn0100nnnn00010001If $Rn \ge 0, 1 \rightarrow T$ 1Compariso n resultCMP/STRRm, Rn0010nnnnmmm1100If Rn and Rm have an equivalent byte, $1 \rightarrow T$ 1Compariso n resultDIV1Rm, Rn0011nnnnmmm0100Single-step division 	CMP/PL	Rn	0100nnnn00010101	If Rn > 0, 1 \rightarrow T	1	Compariso n result
CMP/STRRm, Rn0010nnnnmmm1100If Rn and Rm have an equivalent byte, $1 \rightarrow T$ Compariso n resultDIV1Rm, Rn0011nnnnmmm0100Single-step division (Rn/Rm)1Calculation 	CMP/PZ	Rn	0100nnnn00010001	If $Rn \ge 0, 1 \rightarrow T$	1	Compariso n result
$ \begin{array}{cccc} \text{DIV1} & \text{Rm}, \text{Rn} & 0011 \text{nnnnmmm0100} & \begin{array}{c} \text{Single-step division} & 1 & \begin{array}{c} \text{Calculation} \\ \text{result} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \text{DIV0S} & \text{Rm}, \text{Rn} & \begin{array}{c} 0010 \text{nnnnmmm0111} \\ 0 & \text{MSB of } \text{Rn} \rightarrow \text{Q}, \\ \text{MSB of } \text{Rm} \rightarrow \text{M}, \text{M}^{\wedge} \\ \text{Q} \rightarrow \text{T} \end{array} \\ \end{array} \\ \begin{array}{c} \text{DIV0U} & \begin{array}{c} 000000000011001 \\ \end{array} & \begin{array}{c} 0 \rightarrow \text{M/Q/T} & 1 \\ \end{array} \\ \end{array} \\ \begin{array}{c} \text{Calculation} \\ \text{result} \\ \end{array} \\ \end{array} $	CMP/STR	Rm,Rn	0010nnnnnn1100	If Rn and Rm have an equivalent byte, 1 \rightarrow T	1	Compariso n result
DIVOSRm, Rn0010nnnnmmm0111MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M ^1Calculation resultDIVOU00000000011001 $0 \rightarrow M/Q/T$ 10	DIV1	Rm, Rn	0011nnnmmmm0100	Single-step division (Rn/Rm)	1	Calculation result
DIV0U 0000000011001 $0 \to M/Q/T$ 1 0	DIV0S	Rm,Rn	00100000000000000000000000000000000000	$ \begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \\ \text{MSB of } \text{Rm} \rightarrow \text{M}, \text{M} \land \\ \text{Q} \rightarrow \text{T} \end{array} $	1	Calculation result
	DIV0U		000000000011001	$0 \rightarrow M/Q/T$	1	0
Instructio	on	Instruction Code	Operation	Execution State	T Bit	
------------	----------------------	------------------	---	--------------------------	---------------------------------------	
DMULS.L	Rm, Rn* ²	0011nnnnnnn1101	Signed operation of Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹	 	
			32 x 32 \rightarrow 64 bits			
DMULU.L	Rm,Rn* ²	0011nnnnmmm0101	Unsigned operation of Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹		
			$32 \times 32 \rightarrow 64$ bits		· · · · · · · · · · · · · · · · · · ·	
DT	Rn* ²	0100nnnn00010000	Rn - 1 \rightarrow Rn, when Rn is 0, 1 \rightarrow T. When Rn is nonzero, 0 \rightarrow T	1	Compariso n result	
EXTS.B	Rm, Rn	0110nnnmmm1110	A byte in Rm is sign-extended \rightarrow Rn	1		
EXTS.W	Rm, Rn	0110nnnnmmm1111	A word in Rm is sign- extended \rightarrow Rn	1		
EXTU.B	Rm, Rn	0110nnnnmmm1100	A byte in Rm is zero- extended \rightarrow Rn	1		
EXTU.W	Rm, Rn	0110nnnmmm1101	A word in Rm is zero- extended \rightarrow Rn	1		
MAC.L	@Rm+,@Rn+ *2	0000nnnmmm1111	Signed operation of (Rn) x (Rm) + MAC \rightarrow MAC	3/(2 to 4)* ¹	_	
			$32 \times 32 + 64 \rightarrow 64$ bits			
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of $(Rn) \times (Rm) + MAC \rightarrow MAC$	3/(2)* ¹		
			(SH-2 CPU) 16 x 16 + $64 \rightarrow 64$ bits			
			(SH-1 CPU) 16 x 16 + 42 \rightarrow 42 bits			
MUL.L	Rm,Rn* ²	0000nnnnmmm0111	Rn x Rm \rightarrow MACL, 32 x 32 \rightarrow 32 bits	2 to 4*1		
MULS.W	Rm, Rn	0010nnnnmmm1111	Signed operation of $Rn \times Rm \rightarrow MAC$	1 to 3* ¹		
			16 x 16 \rightarrow 32 bits			

Table 5.4 Arithmetic Instructions (cont)

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

2. SH-2 CPU instructions

Instruction		Instruction Code	Operation	Execution State	T Bit	
MULU.W	Rm, Rn	0010nnnnmm1110	Unsigned operation of $Rn \times Rm \rightarrow MAC$	1 to 3* ¹		
			16 x 16 \rightarrow 32 bits			
NEG	Rm, Rn	0110nnnnmmm1011	0–Rm → Rn	1		
NEGC	Rm, Rn	0110nnnnmmm1010	0–Rm–T → Rn, Borrow → T	1	Borrow	
SUB	Rm, Rn	0011nnnnmm1000	$Rn-Rm \rightarrow Rn$	1		
SUBC	Rm, Rn	0011nnnnmm1010	$Rn-Rm-T \rightarrow Rn$, Borrow $\rightarrow T$	1	Borrow	
SUBV	Rm, Rn	0011nnnnmm1011	$Rn-Rm \rightarrow Rn$, Underflow $\rightarrow T$	1	Underflow	

Table 5.4 Arithmetic Instructions (cont)

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

5.1.3 Logic Operation Instructions

Table 5.5 Logic Operation Instructions

Instruc	tion	Instruction Code	Operation	Execution State	T Bit
AND	Rm, Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	
AND	#imm, R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1	
AND.B	#imm,@(R0,GBR)	11001101iiiiiiii	(R0 + GBR) & imm → (R0 + GBR)	3	_
NOT	Rm, Rn	0110nnnnmmm0111	~Rm → Rn	1	_
OR.	Rm, Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	
OR	#imm,R0	11001011iiiiiiii	$R0 \mid imm \rightarrow R0$	1	
OR.B	#imm,@(R0,GBR)	11001111iiiiiiii	(R0 + GBR) imm \rightarrow (R0 + GBR)	3	
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 \rightarrow T; 1 \rightarrow MSB of (Rn)	4	Test result
TST	Rm, Rn	0010กกกกทุกทุก1000	Rn & Rm; if the result is 0, 1 \rightarrow T	1	Test result
TST	#imm,R0	11001000iiiiiiii	R0 & imm; if the result is 0, 1 \rightarrow T	1	Test result

 Table 5.5
 Logic Operation Instructions (cont)

Instruction		Instruction Code	Operation	Execution State T Bit	
TST.B	<pre>#imm,@(R0,GBR)</pre>	11001100iiiiiiii	(R0 + GBR) & imm; if the result is 0, 1 \rightarrow T	3	Test result
XOR	Rm, Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm \rightarrow R0	1	
XOR.B	<pre>#imm,@(R0,GBR)</pre>	11001110iiiiiiii	(R0 + GBR) ^ imm \rightarrow (R0 + GBR)	3	

5.1.4 Shift Instructions

Table 5.6Shift Instructions

Instruction Instruction Code Operation		Execution State	T Bit		
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$LSB\toRn\toT$	1 .	LSB
ROTCL	Rn	0100nnnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB
ROTCR	Rn	0100nnnn00100101	$T\toRn\toT$	1	LSB
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$\text{MSB} \rightarrow \text{Rn} \rightarrow \text{T}$	1	LSB
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHLR	Rn	0100nnnn00000001	$0 \rightarrow Rn \rightarrow T$	1	LSB
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	
SHLR2	Rn	0100nnnn00001001	$Rn \gg 2 \rightarrow Rn$	1	
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1	
SHLR8	Rn	0100nnnn00011001	$Rn \gg 8 \rightarrow Rn$	1	·
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1	
SHLR16	Rn	0100nnnn00101001	$Rn \gg 16 \rightarrow Rn$	1	

5.1.5 Branch Instructions

Table 5.7Branch Instructions

Instru	uction	Instruction Code	Operation	Execution State	T Bit
BF	label	10001011ddddddd	If T = 0, disp \times 2 + PC \rightarrow PC; if T = 1, nop (where label is disp \times 2 + PC)	3/1* ³	
BF/S	label* ²	10001111ddddddd	Delayed branch, if T = 0, disp \times 2 + PC \rightarrow PC; if T = 1, nop	2/1* ³	
BT	label	10001001ddddddd	If T = 1, disp \times 2 + PC \rightarrow PC; if T = 0, nop (where label is disp + PC)	3/1* ³	
BT/S	label* ²	10001101ddddddd	Delayed branch, if T = 1, disp \times 2 + PC \rightarrow PC; if T = 0, nop	2/1* ³	
BRA	label	1010dddddddddd	Delayed branch, disp $\times 2 + PC \rightarrow PC$	2	
BRAF	Rm* ²	0000mmmm00100011	Delayed branch, Rm + PC \rightarrow PC	2	
BSR	label	1011ddddddddddd	Delayed branch, PC \rightarrow PR, disp \times 2 + PC \rightarrow PC	2	
BSRF	Rm* ²	0000mmmm00000011	Delayed branch, PC \rightarrow PR, Rm + PC \rightarrow PC	2	
JMP	@Rm	0100mmmm00101011	Delayed branch, $Rm \to PC$	2	
JSR	@Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2	
RTS		000000000001011	Delayed branch, $PR \rightarrow PC$	2	

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

5.1.6 System Control Instructions

Table 5.8 System Control Instructions

Instruc	tion	Instruction Code	Operation	Execution State	T Bit
CLRT	· · · ·	000000000001000	$0 \rightarrow T$	1	0
CLRMAC	ļ	000000000101000	$0 \rightarrow MACH, MACL$	1	
LDC	Rm, SR	0100mmmm000001110	$Rm \rightarrow SR$	1	LSB
LDC	Rm, GBR	0100mmmm00011110	$Rm \to GBR$	1	
LDC	Rm, VBR	0100mmm00101110	$Rm \rightarrow VBR$	1	
LDC.L	@Rm+,SR	0100mmm00000111	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	3	LSB
LDC.L	@Rm+,GBR	0100mmmm00010111	$(Rm) \to GBR, \ Rm + 4 \to Rm$	3	
LDC.L	@Rm+,VBR	0100mmmm00100111	(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm	3	
LDS	Rm, MACH	0100mmm00001010	$Rm \rightarrow MACH$	1	
LDS	Rm, MACL	0100mmm00011010	$Rm \rightarrow MACL$	1	
LDS	Rm, PR	0100mmmm00101010	$Rm \to PR$	1	
LDS.L	@Rm+, MACH	0100mmmm00000110	(Rm) → MACH, Rm + 4 → Rm	1	
LDS.L	@Rm+,MACL	0100mmmm00010110	$(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm$	1	
LDS.L	@Rm+, PR	0100mmmm00100110	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	1	
NOP		000000000001001	No operation	1	
RTE		000000000101011	Delayed branch, stack area \rightarrow PC/SR	4	LSB
SETT		000000000011000	1 → T	1	1
SLEEP		000000000011011	Sleep	3* ⁴	
STC	SR,Rn	0000nnnn00000010	$SR \rightarrow Rn$	1	
STC	GBR, Rn	0000nnnn00010010	$GBR \rightarrow Rn$	1	
STC	VBR, Rn	0000nnnn00100010	$VBR \rightarrow Rn$	1	
STC.L	SR,@-Rn	0100nnnn00000011	Rn–4 \rightarrow Rn, SR \rightarrow (Rn)	2	
STC.L	GBR,@-Rn	0100nnnn00010011	Rn–4 \rightarrow Rn, GBR \rightarrow (Rn)	2	
STC.L	VBR,@-Rn	0100nnnn00100011	Rn–4 \rightarrow Rn, VBR \rightarrow (Rn)	2	
STS	MACH, Rn	0000nnnn00001010	$MACH \rightarrow Rn$.1	
STS	MACL, Rn	0000nnnn00011010	$MACL \rightarrow Rn$	1	
STS	PR, Rn	0000nnnn00101010	$PR \rightarrow Rn$	1	
	-				

Instruc	tion	Instruction Code	Operation	Executio n State	T Bit
STS.L	MACH,@-Rn	0100nnnn00000010	Rn–4 \rightarrow Rn, MACH \rightarrow (Rn)	1	
STS.L	MACL,@-Rn	0100nnnn00010010	Rn–4 \rightarrow Rn, MACL \rightarrow (Rn)	1	
STS.L	PR,@-Rn	0100nnnn00100010	Rn–4 → Rn, PR → (Rn)	1	_
TRAPA	#imm	11000011iiiiiiii	PC/SR → stack area, (imm × 4 + VBR) → PC	8	

Table 5.8 System Control Instructions (cont)

Notes: 4. The number of execution states before the chip enters the sleep state

The above table lists the minimum execution cycles. In practice, the number of execution cycles increases when the instruction fetch is in contention with data access or when the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.

5.2 Instruction Set in Alphabetical Order

Table 5.9 alphabetically lists instruction codes and number of execution cycles for each instruction.

Instruc	tion	Instruction Code	Operation	Execu- tion State	T Bit
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	
ADD	Rm, Rn	0011nnnnmmm1100	$Rn + Rm \rightarrow Rn$	1	
ADDC	Rm, Rn	0011nnnnmmm1110	$Rn + Rm + T \rightarrow Rn$, Carry $\rightarrow T$	1	Carry
ADDV	Rm, Rn	0011nnnnmmm1111	$Rn + Rm \rightarrow Rn$, Overflow $\rightarrow T$	1	Overflow
AND	#imm,R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1	
AND	Rm, Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	
AND.B	#imm,@(R0,GBR)	11001101iiiiiiii	(R0 + GBR) & imm \rightarrow (R0 + GBR)	3	
BF	label	10001011ddddddd	If T = 0, disp \times 2 + PC \rightarrow PC; if T = 1, nop	3/1* ³	
BF/S	label* ²	10001111ddddddd	If T = 0, disp \times 2+ PC \rightarrow PC; if T = 1, nop	2/1* ³	

Table 5.9Instruction Set

Table 5.9 Instruction Set (cont)

				Execu- tion	
Instruct	on	Instruction Code	Operation	State	I Bit
BRA	label	1010dddddddddd	Delayed branch, disp $\times 2 + PC \rightarrow$ PC	2	<u> </u>
BRAF	Rm* ²	0000mmmm00100011	Delayed branch, Rm + PC \rightarrow PC	2	-
BSR	label	1011dddddddddd	Delayed branch, PC \rightarrow PR, disp \times 2 + PC \rightarrow PC	2	_
BSRF	Rm* ²	0000mmmm00000011	Delayed branch, PC \rightarrow PR, Rm + PC \rightarrow PC	2	—
BT	label	10001001ddddddd	If T = 1, disp \times 2+ PC \rightarrow PC; if T = 0, nop	3/1* ³	
BT/S	label* ²	10001101ddddddd	If T = 1, disp \times 2 + PC \rightarrow PC; if T = 0, nop	2/1* ³	
CLRMAC		000000000101000	$0 \rightarrow MACH, MACL$	1	·
CLRT		000000000001000	$0 \rightarrow T$	1	0
CMP/EQ	#imm,R0	10001000iiiiiiii	If R0 = imm, $1 \rightarrow T$	1	Comparison result
CMP/EQ	Rm, Rn	0011nnnnmmm0000	If Rn = Rm, $1 \rightarrow T$	1	Comparison result
CMP/GE	Rm,Rn	0011nnnnmmmm0011	If $Rn \ge Rm$ with signed data, $1 \rightarrow T$	1	Comparison result
CMP/GT	Rm, Rn	0011nnnnmmm0111	If Rn > Rm with signed data, $1 \rightarrow T$	1	Comparison result
CMP/HI	Rm, Rn	0011nnnnmmm0110	If Rn > Rm with unsigned data, 1 \rightarrow T	1	Comparison result
CMP/HS	Rm, Rn	0011nnnnmmmm0010	If Rn ≥ Rm with unsigned data, 1 → T	1	Comparison result
CMP/PL	Rn	0100nnnn00010101	If Rn>0, 1 \rightarrow T	1	Comparison result
CMP/PZ	Rn	0100nnnn00010001	If $Rn \ge 0$, $1 \rightarrow T$	1	Comparison result

Notes: 2. SH-2 CPU instructions

3. One state when it does not branch

Table 5.9 Instruction Set (cont)

				Execu- tion	
Instruction	ו	Instruction Code	Operation	State	T Bit
CMP/STR	Rm, Rn	0010nnnnmmm1100	If Rn and Rm have an equivalent byte, $1 \rightarrow T$	1	Comparison result
DIVOS	Rm, Rn	0010nnnmmmm0111	$ \begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \\ \text{MSB of } \text{Rm} \rightarrow \text{M}, \\ \text{M} ^{} \text{Q} \rightarrow \text{T} \end{array} $	1	Calculation result
DIVOU		000000000011001	$0 \rightarrow M/Q/T$	1	0
DIV1	Rm, Rn	0011nnnnmmm0100	Single-step division (Rn/Rm)	1	Calculation result
DMULS.L	Rm, Rn* ²	001100000000000000000000000000000000000	Signed operation of Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹	_
DMULU.L	Rm,Rn* ²	0011nnnnmmm0101	Unsigned operation of Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹	_
DT	Rn* ²	0100nnnn00010000	Rn - 1 → Rn, when Rn is 0, 1 → T. When Rn is nonzero, 0 → T	1	Comparison result
EXTS.B	Rm, Rn	0110nnnnmmm1110	A byte in Rm is sign-extended \rightarrow Rn	1	
EXTS.W	Rm, Rn	0110nnnnmmm1111	A word in Rm is sign-extended \rightarrow Rn	1	
EXTU.B	Rm, Rn	0110nnnnmmm1100	A byte in Rm is zero-extended \rightarrow Rn	1	_
EXTU.W	Rm,Rn	0110nnnnmmm1101	A word in Rm is zero-extended \rightarrow Rn	1	_
JMP	@Rm	0100mmmm00101011	Delayed branch, $Rm \rightarrow PC$	2	

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instructions

Table 5.9 Instruction Set (cont)

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Instruct	ion	Instruction Code	Operation	Execu- tion State	T Bit
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	JSR	@Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LDC	Rm, GBR	0100mmmm000011110	$Rm \rightarrow GBR$	1	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LDC	Rm, SR	0100mmmm000001110	$Rm \to SR$	1	LSB
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDC	Rm, VBR	0100mmmm00101110	$Rm \rightarrow VBR$	1	
$ \begin{array}{ccccccc} \mathrm{LDC.L} & \mathrm{eRm}+, \mathrm{SR} & \mathrm{Ol00mmmm00000111} & (\mathrm{Rm}) \rightarrow \mathrm{SR}, \mathrm{Rm} + & 3 & \mathrm{LSB} \\ & 4 \rightarrow \mathrm{Rm} & 3 & - \\ & 4 \rightarrow \mathrm{Rm} & 3 & - \\ & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & & & + 4 \rightarrow \mathrm{Rm} & 1 & - \\ \\ & & & & & & & & & & & & & & & &$	LDC.L	@Rm+,GBR	0100mmmm00010111	$(Rm) \rightarrow GBR, Rm$ + 4 $\rightarrow Rm$	3	
$ \begin{array}{cccccccc} \mathrm{LDC.L} & \mathrm{@Rm+, VBR} & \mathrm{Ol00mmmm00100111} & (\mathrm{Rm}) \rightarrow \mathrm{VBR, Rm} & 3 & - \\ & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ & + 4 \rightarrow \mathrm{Rm} & 3 & - \\ \mathrm{LDS} & \mathrm{Rm, MACH} & \mathrm{Ol00mmm00001010} & \mathrm{Rm} \rightarrow \mathrm{MACH} & 1 & - \\ \mathrm{LDS} & \mathrm{Rm, MACL} & \mathrm{Ol00mmm00001010} & \mathrm{Rm} \rightarrow \mathrm{MACL} & 1 & - \\ \mathrm{LDS} & \mathrm{Rm, PR} & \mathrm{Ol00mmm00001010} & \mathrm{Rm} \rightarrow \mathrm{PR} & 1 & - \\ \mathrm{LDS.L} & \mathrm{@Rm+, MACH} & \mathrm{Ol00mmm00000110} & (\mathrm{Rm}) \rightarrow \mathrm{MACH}, & 1 & - \\ \mathrm{Rm} + 4 \rightarrow \mathrm{Rm} & 1 & - \\ \mathrm{LDS.L} & \mathrm{@Rm+, MACL} & \mathrm{Ol00mmm00001010} & (\mathrm{Rm}) \rightarrow \mathrm{MACL}, & 1 & - \\ \mathrm{Rm} + 4 \rightarrow \mathrm{Rm} & 1 & - \\ \mathrm{LDS.L} & \mathrm{@Rm+, PR} & \mathrm{Ol00mmm00010110} & (\mathrm{Rm}) \rightarrow \mathrm{PR, Rm} + & 1 & - \\ \mathrm{Ad} \rightarrow \mathrm{Rm} & 1 & - \\ \mathrm{MAC.L} & \mathrm{@Rm+, \mathbb{QRn+, PR}} & \mathrm{Ol00mmmm00100110} & (\mathrm{Rm}) \rightarrow \mathrm{RACL}, & 1 & - \\ \mathrm{MAC.L} & \mathrm{@Rm+, \mathbb{QRn+, \mathbb{Q}Rn} + & 0 \\ \mathrm{Ol00nnnnmm00100110} & (\mathrm{Rm}) \times (\mathrm{Rm}) + \mathrm{MAC} & 4)^{*1} & - \\ \mathrm{MAC} & \mathrm{MAC} & \mathrm{MAC} & \mathrm{MAC} & \mathrm{MAC} \\ \end{array}$	LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	3	LSB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDC.L	@Rm+,VBR	0100mmmm00100111	$(Rm) \rightarrow VBR, Rm$ + 4 $\rightarrow Rm$	3	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDS	Rm, MACH	0100mmmm00001010	$Rm \rightarrow MACH$	1	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDS	Rm, MACL	0100mmmm00011010	$Rm \rightarrow MACL$	1	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDS	Rm, PR	0100mmmm00101010	$Rm \to PR$	1	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDS.L	@Rm+,MACH	0100mmmm00000110	(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm	1	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDS.L	@Rm+,MACL	0100mmmm00010110	$\begin{array}{l} (Rm) \to MACL, \\ Rm + 4 \to Rm \end{array}$	1	
MAC.L $@Rm+, @Rn+*^2$ 0000nnnmmm1111Signed operation of $(Rn) \times (Rm) + MAC$ $3/(2 \text{ to} - (Rn) \times (Rm) + MAC$ MAC.W $@Rm+, @Rn+$ 0100nnnnmmm1111Signed operation of $(Rn) \times (Rm) + MAC$ $3/(2)^{*1}$ $- (Rn) \times (Rm) + MAC$ MOV $#imm, Rn$ 1110nnnniiiiiii $imm \rightarrow Sign$ 1 $- extension \rightarrow Rn$ MOV Rm, Rn 0110nnnnmmm0011 $Rm \rightarrow Rn$ 1 $- extension$	LDS.L	@Rm+,PR	0100mmmm00100110	(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm	1	
MAC.W@Rm+, @Rn+0100nnnmmm1111Signed operation of (Rn) × (Rm) + MAC \rightarrow MAC $3/(2)^{*1}$ —MOV#imm, Rn1110nnnniiiiiiiimm \rightarrow Sign extension \rightarrow Rn1—MOVRm, Rn0110nnnmmm0011Rm \rightarrow Rn1—	MAC.L	@Rm+,@Rn+* ²	0000nnnnmmm1111	Signed operation of $(Rn) \times (Rm) + MAC \rightarrow MAC$	3/(2 to 4)* ¹	
MOV#imm,Rn1110nnnniiiiiiimm \rightarrow Sign extension \rightarrow Rn1MOVRm,Rn0110nnnnmmm0011Rm \rightarrow Rn1	MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of $(Rn) \times (Rm) + MAC \rightarrow MAC$	3/(2)*1	<u> </u>
MOV Rm, Rn 0110nnnnmmm0011 Rm \rightarrow Rn 1 —	MOV	#imm,Rn	1110nnnniiiiiiii	$\begin{array}{l} \text{imm} \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{Rn} \end{array}$	1	
	MOV	Rm,Rn	0110nnnnmmm0011	$Rm \rightarrow Rn$	1	

Notes: 1. The normal minimum number of execution states (the number in parentheses is the number of states when there is contention with preceding/following instructions)

2. SH-2 instructions

Table 5.9 Instruction Set (cont)

Instruction		Instruction Code	Operation	Execu- tion State	T Bit
MOV.B	@(disp,GBR),R0	11000100ddddddd	(disp + GBR) \rightarrow Sign extension \rightarrow R0	1	
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	(disp + Rm) \rightarrow Sign extension \rightarrow R0	1	_
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$\begin{array}{l} (\text{R0 + Rm}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{Rn} \end{array}$	1	
MOV.B	@Rm+,Rn	0110nnnnmmm0100	(Rm) → Sign extension → Rn, Rm + 1 → Rm	1	
MOV.B	@Rm,Rn	0110nnnnmmm0000	$\begin{array}{l} (\text{Rm}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{Rn} \end{array}$	1	—
MOV.B	R0,@(disp,GBR)	1100000ddddddd	$R0 \rightarrow (disp + GBR)$	1	
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	•••
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$Rm \rightarrow (R0 + Rn)$	1	
MOV.B	Rm,@-Rn	0010nnnmmmm0100	Rn−1 → Rn, Rm → (Rn)	1	_
MOV.B	Rm,@Rn	0010nnnnmmmm0000	$Rm \rightarrow (Rn)$	1	
MOV.L	@(disp,GBR),R0	11000110ddddddd	(disp × 4 + GBR) \rightarrow R0	1	
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	(disp × 4 + PC) \rightarrow Rn	1	
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	(disp × 4 + Rm) → Rn	1	
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	
MOV.L	@Rm+,Rn	0110nnnnmmm0110	(Rm) → Rn, Rm + 4 → Rm	1	_
MOV.L	@Rm,Rn	0110nnnmmmm0010	$(Rm) \rightarrow Rn$	1	
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\operatorname{Rm} \rightarrow (\operatorname{disp} \times 4 + \operatorname{Rn})$	1	_
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$Rm \rightarrow (R0 + Rn)$	1	
MOV.L	Rm,@-Rn	0010nnnnmmm0110	Rn–4 → Rn, Rm → (Rn)	1	
MOV.L	Rm, @Rn	0010nnnnmmm0010	$Rm \rightarrow (Rn)$	1	
MOV.W	@(disp,GBR),R0	11000101ddddddd	(disp × 2 + GBR) → Sign extension → R0	1	<u> </u>

Table 5.9 Instruction Set (cont)

				Execu- tion	
Instructi	on	Instruction Code	Operation	State	T Bit
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	(disp × 2 + PC) → Sign extension → Rn	1	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	(disp × 2 + Rm) → Sign extension → R0	1	
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	
MOV.W	@Rm+,Rn	0110nnnnmmm0101	$(\text{Rm}) \rightarrow \text{Sign}$ extension $\rightarrow \text{Rn}$, $\text{Rm} + 2 \rightarrow \text{Rm}$	1	_
MOV.W	@Rm,Rn	0110nnnnmmm0001	$(Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2+ GBR)$	1	
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	· · · ·
MOV.W	Rm, @-Rn	0010nnnnmmm0101	Rn–2 → Rn, Rm → (Rn)	1	
MOV.W	Rm,@Rn	0010nnnmmmm0001	$Rm \rightarrow (Rn)$	1	
MOVA	@(disp,PC),R0	11000111dddddddd	$disp \times 4 + PC \to R0$	1	
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	
MUL.L	Rm,Rn* ²	0000nnnnmmm0111	$Rn \times Rm \rightarrow MACL$	2 to 4*1	
MULS.W	Rm, Rn	0010nnnnmmm1111	Signed operation of $Rn \times Rm \rightarrow MAC$	1 to 3* ¹	
MULU.W	Rm, Rn	0010nnnnmmm1110	Unsigned operation of $Rn \times Rm \rightarrow MAC$	1 to 3* ¹	
NEG	Rm, Rn	0110nnnnmmm1011	$0-Rm \rightarrow Rn$	1	
NEGC	Rm, Rn	0110nnnmmmm1010	0–Rm–T → Rn, Borrow → T	1	Borrow
NOP		000000000001001	No operation	1	
NOT	Rm,Rn	0110nnnnmmm0111	$\sim Rm \rightarrow Rn$	1	
OR	#imm,R0	11001011iiiiiii	$R0 \mid imm \rightarrow R0$	1	
OR	Rm, Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	

Notes: 1. The normal minimum number of execution states

2. SH-2 CPU instructions

Table 5.9 Instruction Set (cont)

Instruct	ion	Instruction Code	Operation	Execu- tion State	T Bit
OR.B	#imm,@(R0,GBR)	11001111iiiiiii	$(R0 + GBR) imm \rightarrow (R0 + GBR)$	3	
ROTCL	Rn	0100nnnn00100100	$T \leftarrow Rn \leftarrow T$	1	MSB
ROTCR	Rn	0100nnnn00100101	$T\toRn\toT$	1	LSB
ROTL	Rn	0100nnnn00000100	$T \leftarrow Rn \leftarrow MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$LSB\toRn\toT$	1	LSB
RTE		000000000101011	Delayed branch, stack area \rightarrow PC/SR	4	LSB
RTS		000000000001011	Delayed branch, $PR \rightarrow PC$	2	
SETT		000000000011000	$1 \rightarrow T$	1	1
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$\text{MSB} \rightarrow \text{Rn} \rightarrow \text{T}$	1	LSB
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHLL2	Rn	0100nnnn00001000	$Rn << 2 \rightarrow Rn$	1	
SHLL8	Rn	0100nnnn00011000	$Rn < 8 \rightarrow Rn$	1	
SHLL16	Rn	0100nnnn00101000	$Rn << 16 \rightarrow Rn$	1	
SHLR	Rn	0100nnnn00000001	$0 \rightarrow Rn \rightarrow T$	1	LSB
SHLR2	Rn	0100nnnn00001001	$Rn>>2 \rightarrow Rn$	1	
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	<u> </u>
SHLR16	Rn	0100nnnn00101001	$Rn >> 16 \rightarrow Rn$	1	
SLEEP		000000000011011	Sleep	3	
STC	GBR, Rn	0000nnnn00010010	$GBR \rightarrow Rn$	1	`
STC	SR,Rn	0000nnnn00000010	$SR \rightarrow Rn$	1	
STC	VBR, Rn	0000nnnn00100010	$VBR\toRn$	1	
STC.L	GBR,@-Rn	0100nnnn00010011	Rn–4 → Rn, GBR → (Rn)	2	
STC.L	SR, @-Rn	0100nnnn00000011	Rn−4 → Rn, SR → (Rn)	2	
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$	2	
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	_

Table 5.9 Instruction Set (cont)

Inotucet	AD	Instruction Code	Operation	Execu- tion	
STS 	DP Pn	0000nnnn00011010	$\frac{MAOL \to NI}{PR \to Rn}$	1	
 	MACH 0_Pr	0100pppp00000010	$\frac{\text{PN} \rightarrow \text{NII}}{\text{Bn} \rightarrow \text{Bn}}$	1	
515.1	MACH, e-MI	010000000000	$MACH \to (Rn)$	•	
STS.L	MACL, @-Rn	0100nnnn00010010	Rn–4 → Rn, MACL → (Rn)	1	
STS.L	PR,@—Rn	0100nnnn00100010	$Rn-4 \rightarrow Rn, PR \rightarrow$ (Rn)	1	-
SUB	Rm, Rn	0011nnnnmmm1000	$Rn-Rm \rightarrow Rn$	1	
SUBC	Rm,Rn	0011nnnmmmm1010	Rn–Rm–T → Rn, Borrow → T	1	Borrow
SUBV	Rm, Rn	0011nnnnmmm1011	$Rn-Rm \rightarrow Rn$, Underflow $\rightarrow T$	1	Under- flow
SWAP.B	Rm, Rn	0110nnnnmmm1000	$Rm \rightarrow Swap \ upper$ and lower 2 bytes $\rightarrow Rn$	1	_
SWAP.W	Rm, Rn	0110nnnnmmm1001	$Rm \rightarrow Swap upper$ and lower word \rightarrow Rn	1	
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, $1 \rightarrow T$; 1 \rightarrow MSB of (Rn)	4	Test result
TRAPA	#imm	11000011iiiiiiii	PC/SR → stack area, (imm ×4 + VBR) → PC	8	
TST	#imm,R0	11001000iiiiiiii	R0 & imm; if the result is 0, $1 \rightarrow T$	1	Test result
TST	Rm,Rn	0010nnnmmm1000	Rn & Rm; if the result is 0, 1 \rightarrow T	1	Test result
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm; if the result is 0, 1 \rightarrow T	3	Test result
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm \rightarrow R0	1	
XOR	Rm, Rn	0010nnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	
XOR.B	#imm,@(RO,GBR)	11001110iiiiiiii	(R0 + GBR) ^ imm \rightarrow (R0 + GBR)	3	
XTRCT	Rm, Rn	0010nnnmmm1101	Center 32 bits of Rm and Rn \rightarrow Rn	1	

Section 6 Instruction Descriptions

This section describes instructions in alphabetical order using the format shown below in section 6.1. The actual descriptions begin at section 6.2.

6.1 Sample Description (Name): Classification

Class: Indicates if the instruction is a delayed branch instruction or interrupt disabled instruction

Format	Abstract	Code	State	T Bit
Assembler input format; imm and disp are numbers, expressions, or symbols	A brief description of operation	Displayed in order MSB ´ LSB	Number of states when there is no wait state	The value of T bit after the instruction is executed

Description: Description of operation

Notes: Notes on using the instruction

Operation: Operation written in C language. This part is just a reference to help understanding of an operation. The following resources should be used.

• Reads data of each length from address Addr. An address error will occur if word data is read from an address other than 2n or if longword data is read from an address other than 4n:

unsigned	char	Read_Byte(unsigned	long	Addr);	
unsigned	short	Read_Word(unsigned	long	Addr);	
unsigned	long	Read_Long (unsigned	long	Addr);	

• Writes data of each length to address Addr. An address error will occur if word data is written to an address other than 2n or if longword data is written to an address other than 4n:

unsigned c	char	Write_Byte(unsigned	long	Addr,	unsigned	long	Data);
unsigned s	short	Write_Word(unsigned	long	Addr,	unsigned	long	Data);
unsigned 1	long	Write_Long(unsigned	long	Addr,	unsigned	long	Data);

Starts execution from the slot instruction located at an address (Addr – 4). For Delay_Slot (4);, execution starts from an instruction at address 0 rather than address 4. The following instructions are detected before execution as illegal slot instruction (they become illegal slot instructions when used as delay slot instructions):

BF, BT, BRA, BSR, JMP, JSR, RTS, RTE, TRAPA, BF/S, BT/S, BRAF, BSRF

Delay_Slot(unsigned long Addr);

• List registers:

```
unsigned long R[16];
unsigned long SR,GBR,VBR;
unsigned long MACH,MACL,PR;
unsigned long PC;
```

• Definition of SR structures:

```
struct SR0 {
    unsigned long dummy0:22;
    unsigned long M0:1;
    unsigned long Q0:1;
    unsigned long I0:4;
    unsigned long dummy1:2;
    unsigned long S0:1;
    unsigned long T0:1;
```

```
};
```

• Definition of bits in SR:

#define M	((*(struct	SR0	*)(&SR)).M0)
#define Q	((*(struct	SR0	*)(&SR)).Q0)
#define S	((*(struct	SR0	*)(&SR)).S0)
#define T	((*(struct	SR0	*)(&SR)).TO)

• Error display function:

Error(char *er);

The PC should point to the location four bytes (the second instruction) after the current instruction. Therefore, PC = 4; means the instruction starts execution from address 0, not address 4.

Examples: Examples are written in assembler mnemonics and describe state before and after executing the instruction. Characters in italics such as *.align* are assembler control instructions (listed below). For more information, see the *Cross Assembler User's Manual*.

.org	Location counter set
.data.w	Securing integer word data
.data.l	Securing integer longword data
.sdata	Securing string data
.align 2	2-byte boundary alignment
.align 4	2-byte boundary alignment
.arepeat 16	16-repeat expansion
.arepeat 32	32-repeat expansion
.aendr	End of repeat expansion of specified number

- Note: The SH-series cross assembler version 1.0 does not support the conditional assembler functions.
- Notes: 1. In the assembler descriptions in this manual for addressing modes that involve the following displacements (disp), the value prior to scaling (x1, x2, x4) according to the operand size is written. This is done to show clearly the operation of the LSI; see the assembler notation rules for the actural assembler descriptions.

@(disp:4, Rn):Register indirect with displacement@(disp:8, GBR):GBR indirect with displacement@(disp 8, PC):PC relative with displacementdisp:8, disp:12:PC relative

2. Among the 16 bits of the instruction code, a code not assigned as an instruction is treated as a general illegal instruction, and will result in illegal instruction exception processing, This includes the case where an instruction code for the SH-2 CPU only is executed on the SH-1 CPU.

Example 1: H'FFF [General illegal instruction in both SH-1 and SH-2 CPU] Example 2: H'3105 (=DMUL.L R0, R1)[Illegal instruction in SH-1 CPU]

3. If the instruction following a delayed branch instruction such as BRA, BT/S, etc., is a general illegal instruction or a branch instruction (known as a slot illegal instruction), illegal instruction exception processing will be performed.

Example 1

BRA Label
. data. W H'FFFF ← Slot illegal instruction
[H'FFF is fundamentally a general illegal
instruction]

Example 2 RTE

BT/S Label \leftarrow Slot illegal instruction

Format		Abstract	Code	State	T Bit
ADD	Rm, Rn	$Rm + Rn \rightarrow Rn$	0011nnnnmmm1100	1	
ADD	#imm,Rn	$Rn + imm \rightarrow Rn$	0111nnnniiiiiiii	1	

6.2 ADD (ADD Binary): Arithmetic Instruction

Description: Adds general register Rn data to Rm data, and stores the result in Rn. The contents of Rn can also be added to 8-bit immediate data. Since the 8-bit immediate data is sign-extended to 32 bits, this instruction can add and subtract immediate data.

Operation:

```
ADD(long m, long n)  /* ADD Rm, Rn */
{
     R[n]+=R[m];
     PC+=2;
}
ADDI(long i,long n)  /* ADD #imm, Rn */
{
     if ((i&0x80)==0) R[n]+=(0x000000FF & (long)i);
     else R[n]+=(0xFFFFF00 | (long)i);
     PC+=2;
}
```

ADD	R0,R1	Before execution	R0 = H'7FFFFFF, R1 = H'00000001 R1 = H'80000000
ADD	#H'01,R2	Before execution	R2 = H'00000000
		After execution	R2 = H'00000001
ADD	#H'FE,R3	Before execution	R3 = H'00000001
		After execution	R3 = H'FFFFFFFF

Format		Abstract	Code	State	T Bit
ADDC	Rm, Rn	Rn + Rm + T \rightarrow Rn, carry \rightarrow T	0011nnnnmmm1110	1	Carry

6.3 ADDC (ADD with Carry): Arithmetic Instruction

Description: Adds general register Rm data and the T bit to Rn data, and stores the result in Rn. The T bit changes according to the result. This instruction can add data that has more than 32 bits.

Operation:

CLRT		R0:R1 (64 bits) + R2:H	R3 (64 bits) = R0:R1 (64 bits)
ADDC	R3,R1	Before execution	T = 0, R1 = H'00000001, R3 = H'FFFFFFF
		After execution	T = 1, R1 = H'0000000
ADDC	R2,R0	Before execution	T = 1, R0 = H'00000000, R2 = H'00000000
		After execution	T = 0, R0 = H'00000001

6.4	ADDV (ADD	with V Flag	Overflow Check):	Arithmetic	Instruction
-----	-----------	-------------	------------------	------------	-------------

Format	1.20	Abstract	Code	State	T Bit
ADDV	Rm, Rn	Rn + Rm \rightarrow Rn, overflow \rightarrow T	0011nnnnmmm1111	1	Overflow

Description: Adds general register Rn data to Rm data, and stores the result in Rn. If an overflow occurs, the T bit is set to 1.

Operation:

```
ADDV(long m,long n)
                         /*ADDV Rm,Rn */
{
   long dest,src,ans;
   if ((long)R[n]>=0) dest=0;
   else dest=1;
   if ((long)R[m]>=0) src=0;
   else src=1;
   src+=dest;
   R[n] += R[m];
   if ((long)R[n]>=0) ans=0;
   else ans=1;
   ans+=dest;
   if (src==0 || src==2) {
       if (ans==1) T=1;
       else T=0;
   }
   else T=0;
   PC+=2;
}
```

ADDV	R0,R1	Before execution	R0 = H'00000001, R1 = H'7FFFFFFE, T = 0
		After execution	R1 = H'7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
ADDV	R0,R1	Before execution	R0 = H'00000002, R1 = H'7FFFFFFE, T = 0
		After execution	R1 = H'80000000, T = 1

Forma	t	Abstract	Code	State	T Bit
AND	Rm, Rn	$Rn \& Rm \rightarrow Rn$	0010nnnnmmm1001	1	
AND	#imm, RO	R0 & imm \rightarrow R0	11001001iiiiiiii	1	
AND.B	#imm,@(R0,GBR)	(R0 + GBR) & imm \rightarrow (R0 + GBR)	11001101iiiiiiii	3	-

6.5 AND (AND	Logical): I	logic O	peration	Instruction
--------------	-------------	---------	----------	-------------

Description: Logically ANDs the contents of general registers Rn and Rm, and stores the result in Rn. The contents of general register R0 can be ANDed with zero-extended 8-bit immediate data. 8-bit memory data pointed to by GBR relative addressing can be ANDed with 8-bit immediate data.

Note: After AND #imm, R0 is executed and the upper 24 bits of R0 are always cleared to 0.

Operation:

```
AND(long m,long n)
                      /* AND Rm,Rn */
{
    R[n]\&=R[m]
    PC+=2;
}
ANDI(long i) /* AND #imm, R0 */
{
    R[0] \&= (0 \times 000000 FF \& (long)i);
    PC+=2;
}
ANDM(long i) /* AND.B #imm,@(R0,GBR) */
{
    long temp;
    temp=(long)Read_Byte(GBR+R[0]);
    temp&=(0x00000FF & (long)i);
    Write_Byte(GBR+R[0],temp);
    PC+=2;
}
```

AND	R0,R1	Before execution After execution	R0 = H'AAAAAAAA, R1 = H'55555555 R1 = H'00000000
AND	#H'0F,R0	Before execution After execution	R0 = H'FFFFFFF R0 = H'0000000F
AND.B	#H'80,@(R0,GBR)	Before execution After execution	@(R0,GBR) = H'A5 @(R0,GBR) = H'80

Forn	nat	Abstract	Code	State	T Bit
BF	label	When T = 0, disp \times 2 + PC \rightarrow PC; When T = 1, nop	10001011ddddddd	3/1	

6.6 **BF** (Branch if False): Branch Instruction

Description: Reads the T bit, and conditionally branches. If T = 1, BF executes the next instruction. If T = 0, it branches. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BF with the BRA instruction or the like.

Note: When branching, three cycles; when not branching, one cycle.

Operation:

```
BF(long d) /* BF disp */
{
    long disp;
    if ((d&0x80)==0) disp=(0x000000FF & (long)d);
    else disp=(0xFFFFFF00 | (long)d);
    if (T==0) PC=PC+(disp<<1)+4;
    else PC+=2;
}</pre>
```

CL	RT	T is always cleared to 0
BT	TRGET_T	Does not branch, because $T = 0$
BF	TRGET_F	Branches to TRGET_F, because $T = 0$
NO	P	
NO	Ρ	← The PC location is used to calculate the branch destination address of the BF instruction
TRGET_F	·:	\leftarrow Branch destination of the BF instruction

6.7 BF/S (Branch if False with Delay Slot): Branch Instruction (SH-2 CPU)

FormatAbstractCodeStateBF/S labelWhen T = 0, disp $\times 2 + PC \rightarrow PC$;
When T = 1, nop10001111ddddddd2/1

T Bit

Description: Reads the T bit, and conditionally branches with delay slot. If T = 1, BF executes the next instruction. If T = 0, it branches after executing the next instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BF/S with the BRA instruction or the like.

Note: Since this is a delayed branch instruction, the instruction immediately after is executed before the branch. Between the time this instruction and the instruction immediately after are executed, address errors or interrupts are not accepted. When the instruction immediately after is a branch instruction, it is recognized as an illegal slot instruction.

When branching, this is a two-cycle instruction; when not branching, one cycle.

Operation:

Class: Delayed branch instruction

}

Example:

CLRT		T is always 0
BT/S	TRGET_T	Does not branch, because $T = 0$
NOP		
BF/S	TRGET_F	Branches to TRGET, because $T = 0$
ADD	R0,R1	Executed before branch
NOP		\leftarrow The PC location is used to calculate the branch destination address of the BF/S instruction
TRGET_F:		\leftarrow Branch destination of the BF/S instruction

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.8 BRA (Branch): Branch Instruction

Class: Delayed branch instruction

Format		Abstract	Code	State	T Bit
BRA	label	disp $\times 2 + PC \rightarrow PC$	1010ddddddddddd	2	_

Description: Branches unconditionally after executing the instruction following this BRA instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after this BRA instruction. The 12-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is – 4096 to +4094 bytes. If the displacement is too short to reach the branch destination, this instruction must be changed to the JMP instruction. Here, a MOV instruction must be used to transfer the destination address to a register.

Note: Since this is a delayed branch instruction, the instruction after BRA is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

Operation:

```
BRA(long d) /* BRA disp */
{
    unsigned long temp;
    long disp;
    if ((d&0x800)==0) disp=(0x00000FFF & d);
    else disp=(0xFFFFF000 | d);
    temp=PC;
    PC=PC+(disp<<1)+4;
    Delay_Slot(temp+2);
}</pre>
```

1

BRA	TRGET	Branches to TRGET
ADD	R0,R1	Executes ADD before branching
NOP		\leftarrow The PC location is used to calculate the branch destination address of the BRA instruction
TRGET :		\leftarrow Branch destination of the BRA instruction

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.9 BRAF (Branch Far): Branch Instruction (SH-2 CPU)

Format		Abstract	Code	State	T Bit
BRAF	Rm	$Rm + PC \rightarrow PC$	0000mmmm00100011	2	

Class: Delayed branch instruction

Description: Branches unconditionally. The branch destination is PC + the 32-bit contents of the general register Rm. PC is the start address of the second instruction after this instruction.

Note: Since this is a delayed branch instruction, the instruction after BRAF is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

Operation:

```
BRAF(long m) /* BRAF Rm */
{
    unsigned long temp;
    temp=PC;
    PC+=R[m];
    Delay_Slot(temp+2);
}
```

	MOV.L	<pre>#(TRGET-BSRF_PC),R0</pre>	Sets displacement
	BRAF	@R0	Branches to TRGET
	ADD	R0,R1	Executes ADD before branching
BRAI	F_PC:		← The PC location is used to calculate the branch destination address of the BRAF instruction
	NOP		
TR	GET:		\leftarrow Branch destination of the BRAF instruction

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.10 BSR (Branch to Subroutine): Branch Instruction

Format		Abstract	Code	State	T Bit
BSR	label	$PC \rightarrow PR$, disp $\times 2 + PC \rightarrow PC$	1011ddddddddddd	2	

Class: Delayed branch instruction

Description: Branches to the subroutine procedure at a specified address after executing the instruction following this BSR instruction. The PC value is stored in the PR, and the program branches to an address specified by PC + displacement. The PC points to the starting address of the second instruction after this BSR instruction. The 12-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -4096 to +4094 bytes. If the displacement is too short to reach the branch destination, the JSR instruction must be used instead. With JSR, the destination address must be transferred to a register by using the MOV instruction. This BSR instruction and the RTS instruction are used for a subroutine procedure call.

Note: Since this is a delayed branch instruction, the instruction after BSR is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

Operation:

```
BSR(long d)  /* BSR disp */
{
    long disp;
    if ((d&0x800)==0) disp=(0x00000FFF & d);
    else disp=(0xFFFFF000 | d);
    PR=PC;
    PC=PC+(disp<<1)+4;
    Delay_Slot(PR+2);
}</pre>
```

}

Example:

	BSR	TRGET	Branches to TRGET
	MOV	R3,R4	Executes the MOV instruction before branching
	ADD	R0,R1	$\leftarrow \text{ The PC location is used to calculate the branch destination} \\ \text{address of the BSR instruction (return address for when the subroutine procedure is completed (PR data))}$
	••••	•	
	• • • • • •	•	
TRGET :			\leftarrow Procedure entrance
	MOV	R2,R3	
	RTS		Returns to the above ADD instruction
	MOV	#1,R0	Executes MOV before branching

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.11 BSRF (Branch to Subroutine Far): Branch Instruction (SH-2 CPU)

Class:	: Dela	yed	branch	instruction
--------	--------	-----	--------	-------------

Format		Abstract	Code	State	T Bit
BSRF	Rm	$PC \rightarrow PR$, $Rm + PC \rightarrow PC$	0000mmmm00000011	2	

Description: Branches to the subroutine procedure at a specified address after executing the instruction following this BSRF instruction. The PC value is stored in the PR. The branch destination is PC + the 32-bit contents of the general register Rm. PC is the start address of the second instruction after this instruction. Used as a subroutine procedure call in combination with RTS.

Note: Since this is a delayed branch instruction, the instruction after BSR is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

Operation:

```
BSRF(long m) /* BSRF Rm */
{
    PR=PC;
    PC+=R[m];
    Delay_Slot(PR+2);
}
```

l

Example:

	MOV.L	<pre>#(TRGET-BSRF_PC),R0</pre>	Sets displacement
	BRSF	@R0	Branches to TRGET
	MOV	R3,R4	Executes the MOV instruction before branching
BSRF_PC	2:		← The PC location is used to calculate the branch destination with BSRF
	ADD	R0,R1	
	• • • • •		
TRGET:			\leftarrow Procedure entrance
	MOV	R2,R3	
	RTS		Returns to the above ADD instruction
	MOV	#1,R0	Executes MOV before branching

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

Format		Abstract	Code	State	T Bit
BT	label	When T = 1, disp \times 2 + PC \rightarrow PC; When T = 0, nop	10001001ddddddd	3/1	

6.12 BT (Branch if True): Branch Instruction

Description: Reads the T bit, and conditionally branches. If T = 1, BT branches. If T = 0, BT executes the next instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BT with the BRA instruction or the like.

Note: When branching, requires three cycles; when not branching, one cycle.

Operation:

```
BT(long d) /* BT disp */
{
    long disp;
    if ((d&0x80)==0) disp=(0x000000FF & (long)d);
    else disp=(0xFFFFFF00 | (long)d);
    if (T==1) PC=PC+(disp<<1)+4;
    else PC+=2;
}</pre>
```

SETT		T is always 1
BF	TRGET_F	Does not branch, because $T = 1$
BT	TRGET_T	Branches to TRGET_T, because $T = 1$
NOP		
NOP		\leftarrow The PC location is used to calculate the branch destination address of the BT instruction
TRGET_T :		\leftarrow Branch destination of the BT instruction

6.13	BT/S (Branch if True with Delay Slot): Branch	Instruction (SH-2
	CPU)	

Format		Abstract	Code	State	T Bit
BT/S	label	When T = 1, disp \times 2 + PC \rightarrow PC; When T = 0, nop	10001101ddddddd	2/1	-

Description: Reads the T bit, and conditionally branches with delay slot. If T = 1, BT/S branches after the following instruction executes. If T = 0, BT/S executes the next instruction. The branch destination is an address specified by PC + displacement. The PC points to the starting address of the second instruction after the branch instruction. The 8-bit displacement is sign-extended and doubled. Consequently, the relative interval from the branch destination is -256 to +254 bytes. If the displacement is too short to reach the branch destination, use BT/S with the BRA instruction or the like.

Note: Since this is a delay branch instruction, the instruction immediately after is executed before the branch. Between the time this instruction and the immediately after instruction are executed, address errors or interrupts are not accepted. When the immediately after instruction is a branch instruction, it is recognized as an illegal slot instruction. When branching, requires two cycles; when not branching, one cycle.

Operation:

```
BTS(long d)  /* BTS disp */
{
    long disp;
    unsigned long temp;
    temp=PC;
    if ((d&0x80)==0) disp=(0x000000FF & (long)d);
    else disp=(0xFFFFF00 | (long)d);
    if (T==1) {
        PC=PC+(disp<<1)+4;
        Delay_Slot(temp+2);
    }
    else PC+=2;
}</pre>
```

Example:

SETT		T is always 1
BF/S	TRGET_F	Does not branch, because $T = 1$
NOP		
BT/S	TRGET_T	Branches to TRGET, because $T = 1$
ADD	R0,R1	Executes before branching.
NOP		\leftarrow The PC location is used to calculate the branch destination address of the BT/S instruction
TRGET_T:		\leftarrow Branch destination of the BT/S instruction

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.14 CLRMAC (Clear MAC Register): System Control Instruction

Format	Abstract	Code	State	T Bit
CLRMAC	$0 \rightarrow MACH, MACL$	000000000101000	1	

Description: Clears the MACH and MACL registers.

Operation:

```
CLRMAC() /* CLRMAC */
{
    MACH=0;
    MACL=0;
    PC+=2;
```

}

CLRMAC		Initializes the MAC register
MAC.W	@R0+,@R1+	Multiply and accumulate operation
MAC.W	@R0+,@R1+	

Format	Abstract	Code	State	T Bit
CLRT	$0 \rightarrow T$	000000000001000	1	0

6.15 CLRT (Clear T Bit): System Control Instruction

Description: Clears the T bit.

Operation:

```
CLRT() /* CLRT */
{
    T=0;
    PC+=2;
}
```

CLRT	Before execution	T = 1			
	After execution	T = 0			
Format	÷.,*	Abstract	Code	State	T Bit
---------	---------	--	------------------	-------	-------------------
CMP/EQ	Rm, Rn	When $Rn = Rm$, 1 \rightarrow T	0011nnnmmmm0000	1	Comparison result
CMP/GE	Rm, Rn	When signed and $Rn \ge Rm$, 1 $\rightarrow T$	0011nnnnmmmm0011	1	Comparison result
CMP/GT	Rm, Rn	When signed and Rn > Rm, 1 \rightarrow T	0011nnnnmmmm0111	1	Comparison result
CMP/HI	Rm, Rn	When unsigned and Rn > Rm, 1 \rightarrow T	0011nnnnmmm0110	1	Comparison result
CMP/HS	Rm, Rn	When unsigned and $Rn \ge Rm$, 1 $\rightarrow T$	0011nnnnmmm0010	1	Comparison result
CMP/PL	Rn	When Rn > 0, 1 \rightarrow T	0100nnnn00010101	1	Comparison result
CMP/PZ	Rn	When $Rn \ge 0$, 1 $\rightarrow T$	0100nnnn00010001	1	Comparison result
CMP/STR	Rm, Rn	When a byte in Rn equals a byte in Rm, $1 \rightarrow T$	0010nnnmmm1100	1	Comparison result
CMP/EQ	#imm,R0	When R0 = imm, 1 \rightarrow T	10001000iiiiiiii	1	Comparison result

6.16 CMP/cond (Compare Conditionally): Arithmetic Instruction

Description: Compares general register Rn data with Rm data, and sets the T bit to 1 if a specified condition (cond) is satisfied. The T bit is cleared to 0 if the condition is not satisfied. The Rn data does not change. The following eight conditions can be specified. Conditions PZ and PL are the results of comparisons between Rn and 0. Sign-extended 8-bit immediate data can also be compared with R0 by using condition EQ. Here, R0 data does not change. Table 6.1 shows the mnemonics for the conditions.

Table 6.1 CMP Mnemonics

Mnemonics	Condition
CMP/EQ Rm, Rn	If Rn = Rm, T = 1
CMP/GE Rm, Rn	If $Rn \ge Rm$ with signed data, $T = 1$
CMP/GT Rm, Rn	If $Rn > Rm$ with signed data, $T = 1$
CMP/HI Rm, Rn	If $Rn > Rm$ with unsigned data, $T = 1$
CMP/HS Rm, Rn	If $Rn \ge Rm$ with unsigned data, T = 1
CMP/PL Rn	If Rn > 0, T = 1
CMP/PZ Rn	If Rn ≥ 0, T = 1
CMP/STR Rm, Rn	If a byte in Rn equals a byte in Rm, T = 1
CMP/EQ #imm,R0	If R0 = imm, T = 1

```
CMPEQ(long m, long n) /* CMP_EQ Rm, Rn */
{
   if (R[n]==R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPGE(long m, long n) /* CMP_GE Rm, Rn */
{
   if ((long)R[n] \ge (long)R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPGT(long m,long n) /* CMP_GT Rm,Rn */
{
   if ((long)R[n]>(long)R[m]) T=1;
   else T=0;
   PC+=2;
}
```

```
CMPHI(long m,long n) /* CMP_HI Rm,Rn */
{
   if ((unsigned long)R[n]>(unsigned long)R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPHS(long m, long n) /* CMP_HS Rm, Rn */
{
   if ((unsigned long)R[n]>=(unsigned long)R[m]) T=1;
   else T=0;
   PC+=2;
}
CMPPL(long n)
                      /* CMP_PL Rn */
{
   if ((long)R[n]>0) T=1;
   else T=0;
   PC+=2;
}
CMPPZ(long n) /* CMP_PZ Rn */
{
   if ((long)R[n]>=0) T=1;
   else T=0;
   PC+=2;
}
```

```
CMPSTR(long m,long n) /* CMP_STR Rm,Rn */
{
   unsigned long temp;
    long HH, HL, LH, LL;
    temp=R[n]^R[m];
   HH=(temp>>12)&0x00000FF;
    HH=(temp>>8)&0x00000FF;
    HH=(temp>>4)&0x00000FF;
   LL=temp&0x00000FF;
    HH=HH&&HL&&LH&≪
    if (HH==0) T=1;
    else T=0;
    PC+=2;
}
                       /* CMP_EQ #imm,R0 */
CMPIM(long i)
{
    long imm;
    if ((i&0x80)==0) imm=(0x000000FF & (long i));
    else imm=(0xFFFFFF00 | (long i));
    if (R[0]==imm) T=1;
    else T=0;
    PC+=2;
}
```

Example:

CMP/GE	R0,R1	R0 = H'7FFFFFF, R1 = H'8000000
BT	TRGET_T	Does not branch because $T = 0$
CMP/HS	R0,R1	R0 = H'7FFFFFFF, R1 = H'80000000
BT	TRGET_T	Branches because $T = 1$
CMP/STR	R2,R3	R2 = "ABCD", R3 = "XYCZ"
вт	TRGET_T	Branches because $T = 1$

Format		Abstract	Code	State	T Bit
DIV0S	Rm, Rn	MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M^Q \rightarrow T	0010nnnnmmmm0111	1	Calculation result

6.17 DIV0S (Divide Step 0 as Signed): Arithmetic Instruction

Description: DIV0S is an initialization instruction for signed division. It finds the quotient by repeatedly dividing in combination with the DIV1 or another instruction that divides for each bit after this instruction. See the description given with DIV1 for more information.

Operation:

```
DIVOS(long m,long n)  /* DIVOS Rm,Rn */
{
    if ((R[n]&0x8000000)==0) Q=0;
    else Q=1;
    if ((R[m]&0x8000000)==0) M=0;
    else M=1;
    T=!(M==Q);
    PC+=2;
}
```

Example: See DIV1.

Format	Abstract	Code	State	T Bit
DIVOU	$0 \rightarrow M/Q/T$	000000000011001	1	0

6.18 DIVOU (Divide Step 0 as Unsigned): Arithmetic Instruction

Description: DIVOU is an initialization instruction for unsigned division. It finds the quotient by repeatedly dividing in combination with the DIV1 or another instruction that divides for each bit after this instruction. See the description given with DIV1 for more information.

Operation:

```
DIVOU() /* DIVOU */
{
    M=Q=T=0;
    PC+=2;
}
```

Example: See DIV1.

6.19	DIV1	(Divide Ste	p 1): Arithmetic l	Instruction
------	------	-------------	--------------------	-------------

Format		Abstract	Code	State	T Bit
DIV1	Rm, Rn	1-step division (Rn ÷ Rm)	0011nnnnmmm0100	1	Calculation result

Description: Uses single-step division to divide one bit of the 32-bit data in general register Rn (dividend) by Rm data (divisor). It finds a quotient through repetition either independently or used in combination with other instructions. During this repetition, do not rewrite the specified register or the M, Q, and T bits.

In one-step division, the dividend is shifted one bit left, the divisor is subtracted and the quotient bit reflected in the Q bit according to the status (positive or negative). To find the remainder in a division, first find the quotient using a DIV1 instruction, then find the remainder as follows:

 $(Dividend) - (divisor) \times (quotient) = (remainder)$ with the SH-2 CPU in which a divider is installed as a peripheral function, the remainder can be found as a function of the divider.

Zero division, overflow detection, and remainder operation are not supported. Check for zero division and overflow division before dividing.

Find the remainder by first finding the sum of the divisor and the quotient obtained and then subtracting it from the dividend. That is, first initialize with DIVOS or DIVOU. Repeat DIV1 for each bit of the divisor to obtain the quotient. When the quotient requires 17 or more bits, place ROTCL before DIV1. For the division sequence, see the following examples.

```
DIV1(long m,long n)
                     /* DIV1 Rm,Rn */
{
   unsigned long tmp0;
   unsigned char
                    old_q,tmp1;
   old_q=Q;
   Q=(unsigned char)((0x80000000 & R[n])!=0);
   R[n]<<=1;
   R[n]|=(unsigned long)T;
       switch(old_q){
       case 0:switch(M){
           case 0:tmp0=R[n];
               R[n] -= R[m];
               tmp1=(R[n]>tmp0);
               switch(Q){
               case 0:Q=tmp1;
                  break;
               case 1:Q=(unsigned char)(tmp1==0);
                  break;
               }
               break;
           case 1:tmp0=R[n];
               R[n] += R[m];
              tmp1=(R[n]<tmp0);</pre>
               switch(Q){
               case 0:Q=(unsigned char)(tmp1==0);
                  break;
               case 1:Q=tmp1;
                  break;
           }
           break;
       }
       break;
```

```
case 1:switch(M){
   case 0:tmp0=R[n];
       R[n] += R[m];
       tmp1=(R[n]<tmp0);</pre>
       switch(Q){
       case 0:Q=tmp1;
           break;
       case 1:Q=(unsigned char)(tmp1==0);
           break;
        }
       break;
   case 1:tmp0=R[n];
       R[n]-=R[m];
       tmp1=(R[n]>tmp0);
       switch(Q){
       case 0:Q=(unsigned char)(tmp1==0);
           break;
   case 1:Q=tmp1;
           break;
       }
       break;
    }
   break;
}
T=(Q==M);
PC+=2;
```

}

Example 1:

BT

DIVOU .arepeat

ROTCL

DIV1

.aendr

ROTCL

OVER_DIV

32

R2

R2

R0,R1

			R1 (32 bits) / R0 (16 bits) = R1 (16 bits): Unsigned
SHL	L16	RO	Upper 16 bits = divisor, lower 16 bits = 0
TST		R0,R0	Zero division check
BT		ZERO_DIV	
CMP	/HS	R0,R1	Overflow check
\mathbf{BT}		OVER_DIV	
DIV	0U		Flag initialization
.ar	epeat	16	
DIV	1	R0,R1	Repeat 16 times
.ae	ndr		
ROT	CL	Rl	
EXT	J.W	R1,R2	R1 = Quotient
Exam	ple 2:		
			R1:R2 (64 bits)/R0 (32 bits) = R2 (32 bits):Unsigned
TST		R0,R0	Zero division check
\mathbf{BT}		ZERO_DIV	
CMP	/HS	R0,R1	Overflow check

Flag initialization

Repeat 32 times

R2 = Quotient

69

Example 3:

	and the second	R1 (16 bits)/R0 (16 bits) = R1 (16 bits):Signed
SHLL16	RO	Upper 16 bits = divisor, lower 16 bits = 0
EXTS.W	R1,R1	Sign-extends the dividend to 32 bits
XOR	R2, R2	R2 = 0
MOV	R1,R3	
ROTCL	R3	
SUBC	R2,R1	Decrements if the dividend is negative
DIV0S	R0,R1	Flag initialization
.arepeat	16	
DIV1	R0,R1	Repeat 16 times
.aendr		
EXTS.W	R1,R1	
ROTCL	R1	R1 = quotient (one's complement)
ADDC	R2,R1	Increments and takes the two's complement if the MSB of the quotient is 1
EXTS.W	R1,R1	R1 = quotient (two's complement)
Example 4:		
		R2 (32 bits) / R0 (32 bits) = R2 (32 bits):Signed
MOV	R2,R3	
ROTCL	R3	
SUBC	R1,R1	Sign-extends the dividend to 64 bits (R1:R2)
XOR	R3,R3	R3 = 0
SUBC	R3,R2	Decrements and takes the one's complement if the dividend is negative
DIV0S	R0,R1	Flag initialization
.arepeat	32	
ROTCL	R2	Repeat 32 times
DIV1	R0,R1	
.aendr		
ROTCL	R2	R2 = Quotient (one's complement)
ADDC	R3, R2	Increments and takes the two's complement if the MSB of the quotient is $1. R2 = $ Quotient (two's complement)

6.20 DMULS.L (Double-Length Multiply as Signed): Arithmetic Instruction (SH-2 CPU)

Format		Abstract	Code	State	T Bit
DMULS.L	Rm,Rn	With signed, $Rn \times Rm \rightarrow$ MACH, MACL	0011nnnnmmm1101	2 to 4	

Description: Performs 32-bit multiplication of the contents of general registers Rn and Rm, and stores the 64-bit results in the MACL and MACH registers. The operation is a signed arithmetic operation.

Operation:

```
DMULS(long m,long n) /* DMULS.L Rm,Rn */
{
   unsigned
               long RnL, RnH, RmL, RmH, Res0, Res1, Res2;
   unsigned long temp0, temp1, temp2, temp3;
    long tempm, tempn, fnLmL;
    tempn=(long)R[n];
   tempm=(long)R[m];
   if (tempn<0) tempn=0-tempn;</pre>
    if (tempm<0) tempm=0-tempm;</pre>
    if ((long)(R[n]^R[m])<0) fnLmL=-1;
    else fnLmL=0;
   temp1=(unsigned long)tempn;
    temp2=(unsigned long)tempm;
   RnL=temp1&0x0000FFFF;
   RnH=(temp1>>16)&0x0000FFFF;
   RmL=temp2&0x0000FFFF;
    RmH=(temp2>>16)\&0x0000FFFF;
   temp0=RmL*RnL;
    temp1=RmH*RnL;
    temp2=RmL*RnH;
```

temp3=RmH*RnH;

```
Res2=0
Res1=temp1+temp2;
if (Res1<temp1) Res2+=0x00010000;
temp1=(Res1<<16)&0xFFFF0000;</pre>
Res0=temp0+temp1;
if (Res0<temp0) Res2++;</pre>
Res2=Res2+((Res1>>16)&0x0000FFFF)+temp3;
if (fnLmL<0) {
   Res2=~Res2;
   if (Res0==0)
       Res2++;
   else
       Res0=(~Res0)+1;
}
MACH=Res2;
MACL=Res0;
PC+=2;
```

```
}
```

Example:

DMULS	R0,R1	Before execution	R0 = H'FFFFFFE, R1 = H'00005555
		After execution	MACH = H'FFFFFFFF, MACL = H'FFFF5556
STS	MACH, RO	Operation result (t	top)
STS	MACL, RO	Operation result (l	bottom)

6.21 DMULU.L (Double-Length Multiply as Unsigned): Arithmetic Instruction (SH-2 CPU)

Format		Abstract	Code	State	T Bit
DMULU.L	Rm,Rn	Without signed, $Rn \times Rm \rightarrow$ MACH, MACL	0011nnnnmmm0101	2 to 4	

Description: Performs 32-bit multiplication of the contents of general registers Rn and Rm, and stores the 64-bit results in the MACL and MACH registers. The operation is an unsigned arithmetic operation.

```
DMULU(long m, long n) /* DMULU.L Rm, Rn */
{
   unsigned long RnL, RnH, RmL, RmH, Res0, Res1, Res2;
   unsigned long temp0, temp1, temp2, temp3;
   RnL=R[n] \& 0x0000FFFF;
    RnH=(R[n]>>16)\&0x0000FFFF;
    RmL=R[m]&0x0000FFFF;
    RmH=(R[m] >> 16) \& 0x0000FFFF;
    temp0=RmL*RnL;
    temp1=RmH*RnL;
    temp2=RmL*RnH;
    temp3=RmH*RnH;
    Res2=0
    Res1=temp1+temp2;
    if (Res1<temp1) Res2+=0x00010000;
    temp1=(Res1<<16)&0xFFFF0000;
    Res0=temp0+temp1;
    if (Res0<temp0) Res2++;
    Res2=Res2+((Res1>>16)&0x0000FFFF)+temp3;
```

- MACH=Res2;
 - MACL=Res0;
- PC+=2;

}

Example:

DMULU	R0,R1	Before execution R	R0 = H'FFFFFFFE, R1 = H'000055	55
		After execution N	MACH = H'00005554, MACL = H	'FFFF5556
STS	MACH, RO	Operation result (top	p) · · · · · · · ·	
STS	MACL, RO	Operation result (bot	ttom)	

Format		Abstract	Code	State	T Bit	
DT	Rn	Rn - 1 → Rn; When Rn is 0, 1 → T, when Rn is nonzero, 0 → T	0100nnnn00010000	1	Comparison result	

6.22 DT (Decrement and Test): Arithmetic Instruction (SH-2 CPU)

Description: The contents of general register Rn is decremented by 1 and the result is compared to 0 (zero). When the result is 0, the T bit is set to 1. When the result is not zero, the T bit is set to 0.

Operation:

```
DT(long n) /* DT Rn */
{
    R[n]--;
    if (R[n]==0) T=1;
    else T=0;
    PC+=2;
```

}

Example:

MOV	#4,R5	Sets the number of loops.
LOOP:		
ADD	R0,R1	
DT	RS	Decrements the R5 value and checks whether it has become 0.
BF	LOOP	Branches to LOOP if T=0. (In this example, loops 4 times.)

Format		Abstract	Code	State	T Bit
EXIS.B	Rm, Rn	Sign-extended Rm from byte \rightarrow Rn	0110nnnnmmm1110	1	·
EXIS.W	Rm, Rn	Sign-extended Rm from word \rightarrow Rn	0110nnnnmmm1111	1	

6.23 EXTS (Extend as Signed): Arithmetic Instruction

Description: Sign-extends general register Rm data, and stores the result in Rn. If byte length is specified, the bit 7 value of Rm is transferred to bits 8 to 31 of Rn. If word length is specified, the bit 15 value of Rm is transferred to bits 16 to 31 of Rn.

Operation:

```
EXTSB(long m, long n)  /* EXTS.B Rm, Rn */
{
    R[n]=R[m];
    if ((R[m]&0x0000080)==0) R[n]&=0x000000FF;
    else R[n]|=0xFFFFF00;
    PC+=2;
}
EXTSW(long m, long n)  /* EXTS.W Rm, Rn */
{
    R[n]=R[m];
    if ((R[m]&0x00008000)==0) R[n]&=0x0000FFFF;
    else R[n]|=0xFFFF0000;
    PC+=2;
```

}

Examples:

EXIS.B	R0,R1	Before execution	R0 = H'0000080
		After execution	R1 = H'FFFFF80
EXIS.W	R0,R1	Before execution	R0 = H'00008000
		After execution	R1 = H'FFFF8000

Format	Abstract	Code	State	T Bit
EXTU.B Rm,Rn	Zero-extend Rm from byte \rightarrow Rn	0110nnnnmmm1100	1	
EXTU.W Rm,Rn	Zero-extend Rm from word \rightarrow Rn	0110nnnnmmm1101	1	

6.24 EXTU (Extend as Unsigned): Arithmetic Instruction

Description: Zero-extends general register Rm data, and stores the result in Rn. If byte length is specified, 0 is transferred to bits 8 to 31 of Rn. If word length is specified, 0 is transferred to bits 16 to 31 of Rn.

Operation:

Examples:

EXIU.B	R0,R1	Before execution	R0 = H'FFFFFF80
		After execution	R1 = H'0000080
EXIU.W	R0,R1	Before execution	R0 = H'FFFF8000
		After execution	R1 = H'00008000

6.25 JMP (Jump): Branch Instruction

Class:	De	layed	branch	instruction	
--------	----	-------	--------	-------------	--

Format		Abstract	Code	State	T Bit
JMP	@Rm	$Rm \rightarrow PC$	0100mmmm00101011	2	·

Description: Delayed-branches unconditionally to the address specified with register indirect. The branch destination is an address specified by the 32-bit data in general register Rm.

Note: Since this is a delayed branch instruction, the instruction after JMP is executed before branching. No interrupts or address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

Operation:

```
JMP(long m) /* JMP @Rm */
{
    unsigned long temp;
    temp=PC;
    PC=R[m]+4;
    Delay_Slot(temp+2);
}
```

Example:

	MOV.L	JMP_TABLE, RO	Address of $R0 = TRGET$
	JMP	@R0	Branches to TRGET
	MOV	R0,R1	Executes MOV before branching
	.align	4	
JMP_TABLE:	.data.l	TRGET	Jump table
		•••••	
TRGET:	ADD	#1,R1	\leftarrow Branch destination

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.26 JSR (Jump to Subroutine): Branch Instruction

Format		Abstract	Code	State	T Bit
JSR	@Rm	$PC \to PR, Rm \to PC$	0100mmmm00001011	2	

Class: Delayed branch instruction

Description: Delayed-branches to the subroutine procedure at a specified address after executing the instruction following this JSR instruction. The PC value is stored in the PR. The jump destination is an address specified by the 32-bit data in general register Rm. The PC points to the starting address of the second instruction after JSR. The JSR instruction and RTS instruction are used for subroutine procedure calls.

Note: Since this is a delayed branch instruction, the instruction after JSR is executed before branching. No interrupts and address errors are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

```
JSR(long m) /* JSR @Rm */
{
    PR=PC;
    PC=R[m]+4;
    Delay_Slot(PR+2);
}
```

Example:

	MOV.L	JSR_TABLE, R0	R0 = Address of TRGET
	JSR	@R0	Branches to TRGET
	XOR	R1,R1	Executes XOR before branching
	ADD	R0,R1	← Return address for when the subroutine procedure is completed (PR data)
	••••	• • •	
	.align	4	
JSR_TABLE:	.data.l	TRGET	Jump table
TRGET:	NOP		\leftarrow Procedure entrance
	MOV	R2,R3	
	RTS		Returns to the above ADD instruction
	MOV	#70,R1	Executes MOV before RTS

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.27 LDC (Load to Control Register): System Control Instruction

Format		Abstract	Code	State	T Bit
LDC	Rm, SR	$Rm \rightarrow SR$	0100mmmm00001110	1	LSB
LDC	Rm, GBR	$Rm \to GBR$	0100mmmm00011110	1	
LDC	Rm, VBR	$Rm \rightarrow VBR$	0100mmmm00101110	1	
LDC.L	@Rm+,SR	(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm	0100mmmm00000111	3	LSB
LDC.L	@Rm+,GBR	(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm	0100mmmm00010111	3	_
LDC.L	@Rm+,VBR	(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm	0100mmmm00100111	3	

Class: Interrupt disabled instruction

Description: Stores the source operand into control registers SR, GBR, or VBR.

Note: No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

```
LDCSR(long m) /* LDC Rm, SR */
{
    SR=R[m]&0x000003F3;
    PC+=2;
}
LDCGBR(long m) /* LDC Rm, GBR */
{
    GBR=R[m];
    PC+=2;
}
LDCVBR(long m) /* LDC Rm, VBR */
{
    VBR=R[m];
    PC+=2;
}
```

```
LDCMSR(long m) /* LDC.L @Rm+,SR */
{
   SR=Read_Long(R[m])&0x000003F3;
   R[m] +=4;
   PC+=2;
}
LDCMGBR(long m) /* LDC.L @Rm+,GBR */
{
   GBR=Read_Long(R[m]);
   R[m]+=4;
   PC+=2;
}
LDCMVBR(long m) /* LDC.L @Rm+,VBR */
{
   VBR=Read_Long(R[m]);
   R[m] +=4;
   PC+=2;
```

```
}
```

Examples:

LDC	R0,SR	Before execution	R0 = H'FFFFFFFF, SR = H'00000000
		After execution	SR = H'000003F3
LDC.L	@R15+,GBR	Before execution	R15 = H'10000000
		After execution	R15 = H'10000004, GBR = @H'10000000

6.28 LDS (Load to System Register): System Control Instruction

Format		Abstract	Code	State	T Bit
LDS	Rm, MACH	$Rm \rightarrow MACH$	0100mmmm00001010	1	
LDS	Rm, MACL	$Rm \to MACL$	0100mmmm00011010	1	
LDS	Rm, PR	$Rm \to PR$	0100mmmm00101010	1	
LDS.L	@Rm+,MACH	(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm	0100mmmm00000110	1	—
LDS.L	@Rm+,MACL	(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm	0100mmmm00010110	1	
LDS.L	@Rm+,PR	(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm	0100mmmm00100110	1	

Class: Interrupt disabled instruction

Description: Stores the source operand into the system registers MACH, MACL, or PR.

Note: No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

For the SH-1 CPU, the lower 10 bits are stored in MACH. For the SH-2 CPU, 32 bits are stored in MACH.

```
LDSMACH(long m) /* LDS Rm, MACH */
{
  MACH=R[m];
           For SH-1 CPU(these 2 lines
  if ((MACH&0x00000200)==0) MACH&=0x000003FF;
                                         not needed for SH-2 CPU)
  else MACH = 0xFFFFFC00;
  ......
  PC+=2;
}
LDSMACL(long m) /* LDS Rm, MACL */
{
  MACL=R[m];
  PC+=2;
}
LDSPR(long m)
                   /* LDS Rm, PR */
{
  PR=R[m];
  PC+=2;
}
```

```
LDSMMACH(long m)
                       /* LDS.L @Rm+,MACH */
ł
   MACH=Read_Long(R[m]);
                                                      For SH-1 CPU (these 2 lines
   if ((MACH&0x00000200)==0) MACH&=0x000003FF;
                                                      not needed for SH-2 CPU)
   else MACH|=0xFFFFFC00;
   R[m] +=4;
   PC+=2;
}
                      /* LDS.L @Rm+,MACL */
LDSMMACL(long m)
{
   MACL=Read_Long(R[m]);
   R[m]+=4;
   PC+=2;
}
LDSMPR(long m) /* LDS.L @Rm+,PR */
ł
   PR=Read_Long(R[m]);
   R[m] +=4;
   PC+=2;
}
```

Examples:

LDS	R0, PR	Before execution	R0 = H'12345678, PR = H'00000000
		After execution	PR = H'12345678
LDS.L	@R15+,MACL	Before execution	R15 = H'10000000
		After execution	R15 = H'10000004, MACL = @H'10000000

6.29 MAC.L (Multiply and Accumulate Long): Arithmetic Instruction (SH-2 CPU)

Format		Abstract	Code	State	T Bit
MAC.L	@Rm+,@Rn+	Signed operation, (Rn) \times (Rm) + MAC \rightarrow MAC	0000nnnnmmm1111	3/(2 to 4)	_

Description: Signed-multiplicates 32-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 64-bit result is added to contents of the MAC register, and the final result is stored in the MAC register. Every time an operand is read, they increment Rm and Rn by four.

When the S bit is cleared to 0, the 64-bit result is stored in the coupled MACH and MACL registers. When bit S is set to 1, addition to the MAC register is a saturation operation at the 48th bit starting from the LSB. For the saturation operation, only the lower 48 bits of the MACL registers are enabled and the result is limited to a range of H'FFFF800000000000 (minimum) to H'00007FFFFFFFFFF (maximum).

```
MACL(long m,long n) /* MAC.L @Rm+,@Rn+*/
{
    unsigned long RnL,RnH,RmL,RmH,Res0,Res1,Res2;
    unsigned long temp0,temp1,temp2,temp3;
    long tempm,tempn,fnLmL;
    tempn=(long)Read_Long(R[n]);
    R[n]+=4;
    tempm=(long)Read_Long(R[m]);
    R[m]+=4;
    if ((long)(tempn^tempm)<0) fnLmL=-1;
    else fnLmL=0;
    if (tempn<0) tempn=0-tempn;
    if (tempm<0) tempm=0-tempm;
    temp1=(unsigned long)tempn;
    temp2=(unsigned long)tempm;</pre>
```

```
RnL=temp1&0x0000FFFF;
RnH=(temp1>>16)&0x0000FFFF;
RmL=temp2&0x0000FFFF;
RmH=(temp2>>16)&0x0000FFFF;
```

```
temp0=RmL*RnL;
temp1=RmH*RnL;
temp2=RmL*RnH;
temp3=RmH*RnH;
```

```
Res2=0;
Res1=temp1+temp2;
if (Res1<temp1) Res2+=0x00010000;</pre>
```

```
temp1=(Res1<<16)&0xFFFF0000;
Res0=temp0+temp1;
if (Res0<temp0) Res2++;</pre>
```

```
Res2=Res2+((Res1>>16)&0x0000FFFF)+temp3;
```

```
if(fnLm<0){
```

```
Res2=~Res2;
if (Res0==0) Res2++;
else Res0=(~Res0)+1;
```

```
}
```

if(S==1){

```
Res0=MACL+Res0;
```

```
if (MACL>Res0) Res2++;
```

```
Res2+=(MACH&0x0000FFFF);
```

```
if(((long)Res2<0)&&(Res2<0xFFFF8000)){
    Res2=0x00008000;
    Res0=0x00000000;
}
if(((long)Res2>0)&&(Res2>0x00007FFF)){
```

```
Res2=0x00007FFF;
Res0=0xFFFFFFFF;
```

```
};
```

```
MACH=Res2;
MACL=Res0;
}
else {
    Res0=MACL+Res0;
    if (MACL>Res0) Res2++;
    Res2+=MACH
    MACH=Res2;
    MACL=Res0;
}
PC+=2;
```

```
. 1
```

```
}
```

Example:

	MOVA	TBLM, RO	Table address
	MOV	R0,R1	
a.	MOVA	TBLN, RO	Table address
	CLRMAC		MAC register initialization
	MAC.L	@R0+,@R1+	
	MAC.L	@R0+,@R1+	
	STS	MACL, RO	Store result into R0
	.align	2	
TBLM	.data.l	H'1234ABCD	
	.data.l	H'5678EF01	
TBLN	.data.l	H'0123ABCD	
	.data.l	H'4567DEF0	

Format		Abstract	Code	State	T Bit
MAC.W	@Rm+,@Rn+	With signed, (Rn) × (Rm) + MAC \rightarrow MAC	0100nnnnmmm1111	3/(2)	

6.30 MAC (Multiply and Accumulate): Arithmetic Instruction (SH-1 CPU)

Description: Multiplies 16-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 32-bit result is added to contents of the MAC register, and the final result is stored in the MAC register. Everytime an operand is read, they increment Rm and Rn by two.

When the S bit is cleared to 0, the 42-bit result is stored in the coupled MACH and MACL registers. Bit 9 data is transferred to the upper 22 bits (bits 31 to 10) of the MACH register.

When the S bit is set to 1, addition to the MAC register is a saturation operation. For the saturation operation, only the MACL register is enabled and the result is limited to a range of H'80000000 (minimum) to H'7FFFFFFF (maximum).

If an overflow occurs, the LSB of the MACH register is set to 1. The result is stored in the MACL register, and the result is limited to a value between H'80000000 (minimum) for overflows in the negative direction and H'7FFFFFF (maximum) for overflows in the positive direction.

Note: The normal number of cycles for execution is 3; however, this instruction can be executed in two cycles according to the succeeding instruction.

Format		Abstract	Code	State	T Bit
MAC.W MAC	@Rm+,@Rn+ @Rm+,@Rn+	Signed operation, (Rn) \times (Rm) + MAC \rightarrow MAC	0100nnnnmmm1111	3/(2)	_

6.31 MAC.W (Multiply and Accumulate Word): Arithmetic Instruction

Description: Signed-multiplicates 16-bit operands obtained using the contents of general registers Rm and Rn as addresses. The 32-bit result is added to contents of the MAC register, and the final result is stored in the MAC register. Everytime an operand is read, they increment Rm and Rn by two.

When the S bit is cleared to 0, the operation is $16 \times 16 + 64 \rightarrow 64$ -bit multiply and accumulate and the 64-bit result is stored in the coupled MACH and MACL registers.

When the S bit is set to 1, the operation is $16 \times 16 + 32 \rightarrow 32$ -bit multiply and accumulate and addition to the MAC register is a saturation operation. For the saturation operation, only the MACL register is enabled and the result is limited to a range of H'80000000 (minimum) to H'7FFFFFFF (maximum).

If an overflow occurs, the LSB of the MACH register is set to 1. The result is stored in the MACL register, and the result is limited to a value between H'80000000 (minimum) for overflows in the negative direction and H'7FFFFFF (maximum) for overflows in the positive direction.

Note: When the S bit is 0, the SH-2 CPU performs a $16 \times 16 + 64 \rightarrow 64$ bit multiply and accumulate operation and the SH-1 CPU performs a $16 \times 16 + 42 \rightarrow 42$ bit multiply and accumulate operation.

```
MACW(long m,long n) /* MAC.W @Rm+,@Rn+*/
{
    long tempm,tempn,dest,src,ans;
    unsigned long templ;
    tempn=(long)Read_Word(R[n]);
    R[n]+=2;
    tempm=(long)Read_Word(R[m]);
    R[m]+=2;
    templ=MACL;
    tempm=((long)(short)tempn*(long)(short)tempm);
```

```
if ((long)MACL>=0) dest=0;
else dest=1;
if ((long)tempm>=0 {
   src=0;
   tempn=0;
}
else {
   src=1;
   tempn=0xFFFFFFF;
}
src+=dest;
```

```
MACL+=tempm;
```

```
if ((long)MACL>=0) ans=0;
```

```
else ans=1;
```

```
ans+=dest;
```

```
if (S==1) {
```

```
if (ans==1) {
```

if (src==0 || src==2) MACH | =0x0000001;

if (src==0) MACL=0x7FFFFFFF; if (src==2) MACL=0x8000000;

```
For SH-1 CPU (these 2 lines
not needed for SH-2 CPU)
```

```
}
else {
```

}

MACH+=tempn;

```
if (templ>MACL) MACH+=1;
         ..........
```

```
if ((MACH&0x00000200)==0)
```

```
MACH&=0x000003FF;
```

```
else MACH|=0xFFFFFC00;
```

}

PC+=2;

}

For SH-1 CPU (these 3 lines not needed for SH-2 CPU)

Example:

MOVA	TBLM, RO	Table address
MOV	R0,R1	
MOVA	TBLN, RO	Table address
CLRMAC		MAC register initialization
MAC.W	@R0+,@R1+	
MAC.W	@R0+,@R1+	
STS	MACL, RO	Store result into R0
.align	2	
.data.w	Н'1234	
.data.w	н'5678	
.data.w	Н'0123	
.data.w	Н'4567	
	MOVA MOV CLRMAC MAC.W MAC.W STS 	MOVA TBLM, R0 MOV R0, R1 MOVA TBLN, R0 CLRMAC TBLN, R0 MAC.W @R0+, @R1+ MAC.W @R0+, @R1+ STS MACL, R0

91

Format	Abstract	Code	State	T Bit
MOV Rm, Rn	$\operatorname{Rm} \rightarrow \operatorname{Rn}$	0110nnnnmmmm0011	1	
MOV.B Rm, @Rn	$\text{Rm} \rightarrow (\text{Rn})$	0010nnnnmmm0000	1	_
MOV.W Rm,@Rn	$\text{Rm} \rightarrow (\text{Rn})$	0010nnnnmmmm0001	1	
MOV.L Rm,@Rn	$\text{Rm} \rightarrow (\text{Rn})$	0010nnnnmmmm0010	1	
MOV.B @Rm,Rn	(Rm) \rightarrow sign extension \rightarrow Rn	0110nnnnmmmm0000	1	
MOV.W @Rm,Rn	(Rm) \rightarrow sign extension \rightarrow Rn	0110nnnnmmmm0001	1	
MOV.L @Rm,Rn	$(Rm) \rightarrow Rn$	0110nnnnmmmm0010	1	
MOV.B Rm,@-Rn	$Rn - 1 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmm0100	1	
MOV.W Rm,@-Rn	$Rn - 2 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmm0101	1	
MOV.L Rm,@-Rn	$Rn - 4 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmm0110	1	
MOV.B @Rm+,Rn	(Rm) \rightarrow sign extension \rightarrow Rn, Rm + 1 \rightarrow Rm	0110nnnnmmm0100	• 1	—
MOV.W @Rm+,Rn	(Rm) \rightarrow sign extension \rightarrow Rn, Rm + 2 \rightarrow Rm	0110nnnmmm0101	1	—
MOV.L @Rm+,Rn	(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm	0110nnnnmmm0110	1	
MOV.B Rm,@(R0,Rn)	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	0000nnnnmmm0100	1	
MOV.W Rm,@(R0,Rn)	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	0000nnnnmmm0101	1	
MOV.L Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmm0110	1	
MOV.B @(R0,Rm),Rn	(R0 + Rm) \rightarrow sign extension \rightarrow	0000nnnnmmm1100	1	—
	Rn	0000nnnnmmm1101	1	
MOV.W @(R0,Rm),Rn	(R0 + Rm) \rightarrow sign extension \rightarrow Rn	0000nnnmmmm1110	1	
MOV.L @(R0,Rm),Rn	(R0 + Rm) \rightarrow Rn			

6.32 MOV (Move Data): Data Transfer Instruction

Description: Transfers the source operand to the destination. When the operand is stored in memory, the transferred data can be a byte, word, or longword. When the source operand is in memory, loaded data from memory is stored in a register after it is sign-extended to a longword.

```
MOV(long m, long n)  /* MOV Rm, Rn */
{
     R[n]=R[m];
     PC+=2;
}
```

```
MOVBS(long m,long n) /* MOV.B Rm,@Rn */
{
   Write_Byte(R[n],R[m]);
   PC+=2;
}
MOVWS(long m, long n) /* MOV.W Rm, @Rn */
{
   Write_Word(R[n],R[m]);
   PC+=2;
}
MOVLS(long m, long n) /* MOV.L Rm, @Rn */
{
   Write_Long(R[n],R[m]);
   PC+=2;
}
MOVBL(long m, long n) /* MOV.B @Rm, Rn */
{
   R[n]=(long)Read_Byte(R[m]);
   if ((R[n]&0x80)==0) R[n]&0x000000FF;
   else R[n]|=0xFFFFF00;
   PC+=2;
}
MOVWL(long m, long n) /* MOV.W @Rm, Rn */
{
   R[n]=(long)Read_Word(R[m]);
   if ((R[n]&0x8000)==0) R[n]&0x0000FFFF;
   else R[n]|=0xFFFF0000;
   PC+=2;
}
MOVLL(long m, long n) /* MOV.L @Rm, Rn */
{
   R[n]=Read_Long(R[m]);
   PC+=2;
}
```

```
93
```

```
MOVBM(long m,long n) /* MOV.B Rm,@-Rn */
{
   Write_Byte(R[n]-1,R[m]);
   R[n] = 1;
   PC+=2;
}
MOVWM(long m,long n) /* MOV.W Rm,@-Rn */
{
   Write_Word(R[n]-2,R[m]);
   R[n] = 2;
   PC+=2;
}
MOVLM(long m,long n) /* MOV.L Rm, @-Rn */
{
   Write_Long(R[n]-4,R[m]);
   R[n] -= 4;
   PC+=2;
}
MOVBP(long m, long n) /* MOV.B @Rm+, Rn */
{
   R[n]=(long)Read_Byte(R[m]);
   if ((R[n]&0x80)==0) R[n]&0x000000FF;
   else R[n]|=0xFFFFFF00;
   if (n!=m) R[m]+=1;
   PC+=2;
}
MOVWP(long m, long n) /* MOV.W @Rm+, Rn */
{
   R[n]=(long)Read_Word(R[m]);
   if ((R[n]&0x8000)==0) R[n]&0x0000FFFF;
   else R[n]|=0xFFFF0000;
   if (n!=m) R[m]+=2;
   PC+=2;
}
```

```
94
```

```
MOVLP(long m, long n) /* MOV.L @Rm+, Rn */
£
   R[n]=Read_Long(R[m]);
   if (n!=m) R[m]+=4;
   PC+=2;
}
MOVBS0(long m,long n) /* MOV.B Rm,@(R0,Rn) */
{
   Write_Byte(R[n]+R[0],R[m]);
   PC+=2;
}
MOVWS0(long m,long n) /* MOV.W Rm,@(R0,Rn) */
{
   Write_Word(R[n]+R[0],R[m]);
   PC+=2;
}
MOVLS0(long m,long n) /* MOV.L Rm,@(R0,Rn) */
{
   Write_Long(R[n]+R[0],R[m]);
   PC+=2;
}
MOVBL0(long m,long n) /* MOV.B @(R0,Rm),Rn */
{
   R[n]=(long)Read_Byte(R[m]+R[0]);
   if ((R[n]&0x80)==0) R[n]&0x000000FF;
   else R[n]|=0xFFFFFF00;
   PC+=2;
}
MOVWL0(long m,long n) /* MOV.W @(R0,Rm),Rn */
{
   R[n]=(long)Read_Word(R[m]+R[0]);
   if ((R[n]&0x8000)==0) R[n]&0x0000FFFF;
   else R[n]|=0xFFFF0000;
   PC+=2;
}
```
```
MOVLL0(long m,long n) /* MOV.L @(R0,Rm),Rn */
{
     R[n]=Read_Long(R[m]+R[0]);
     PC+=2;
}
```

MOV	R0,R1	Before execution After execution	R0 = H'FFFFFFFF, R1 = H'00000000 R1 = H'FFFFFFFFF
MOV.W	R0,@R1	Before execution After execution	R0 = H'FFFF7F80 @R1 = H'7F80
MOV.B	@R0,R1	Before execution After execution	@R0 = H'80, R1 = H'00000000 R1 = H'FFFFFF80
MOV.W	R0,@-R1	Before execution After execution	R0 = H'AAAAAAAA, R1 = H'FFFF7F80 R1 = H'FFFF7F7E, @R1 = H'AAAA
MOV.L	@R0+,R1	Before execution After execution	R0 = H'12345670 R0 = H'12345674, R1 = @H'12345670
MOV.B	R1,@(R0,R2)	Before execution After execution	R2 = H'00000004, R0 = H'10000000 R1 = @H'10000004
MOV.W	@(R0,R2),R1	Before execution After execution	R2 = H'00000004, R0 = H'10000000 R1 = @H'10000004

Format		Abstract	Code	State	T Bit
MOV	#imm,Rn	imm \rightarrow sign extension \rightarrow Rn	1110nnnniiiiiiii	1	
MOV.W	@(disp,PC),Rn	(disp \times 2 + PC) \rightarrow sign extension \rightarrow Rn	1001nnnnddddddd	1	
MOV.L	@(disp,PC),Rn	$(disp\times 4+PC)\toRn$	1101nnnnddddddd	1	

6.33 MOV (Move Immediate Data): Data Transfer Instruction

Description: Stores immediate data, which has been sign-extended to a longword, into general register Rn.

If the data is a word or longword, table data stored in the address specified by PC + displacement is accessed. If the data is a word, the 8-bit displacement is zero-extended and doubled. Consequently, the relative interval from the table is up to PC + 510 bytes. The PC points to the starting address of the second instruction after this MOV instruction. If the data is a longword, the 8-bit displacement is zero-extended and quadrupled. Consequently, the relative interval from the table is up to PC + 1020 bytes. The PC points to the starting address of the second instruction after this MOV instruction after this MOV instruction after the table is up to PC + 1020 bytes. The PC points to the starting address of the second instruction after this MOV instruction, but the lowest two bits of the PC are corrected to B'00.

Note: The end address of the program area (module) or the second address after an unconditional branch instruction are suitable for the start address of the table. If suitable table assignment is impossible (for example, if there are no unconditional branch instructions within the area specified by PC + 510 bytes or PC + 1020 bytes), the BRA instruction must be used to jump past the table. When this MOV instruction is placed immediately after a delayed branch instruction, the PC points to an address specified by (the starting address of the branch destination) + 2.

Operation:

```
disp=(0x00000FF & (long)d);
R[n]=(long)Read_Word(PC+(disp<<1));
if ((R[n]&0x8000)==0) R[n]&=0x0000FFFF;
else R[n]|=0xFFFF0000;
PC+=2;
```

```
}
```

```
MOVLI(long d,long n) /* MOV.L @(disp,PC),Rn */
```

```
{
```

long disp;

```
disp=(0x000000FF & (long)d);
R[n]=Read_Long((PC&0xFFFFFFC)+(disp<<2));
PC+=2;
```

}

Address			
1000	MOV	#H'80,R1	R1 = H'FFFFF80
1002	MOV.W	IMM, R2	R2 = H'FFFF9ABC, IMM means @(H'08,PC)
1004	ADD	#-1, R0	
1006	TST	R0,R0	\leftarrow PC location used for address calculation for the MOV.W instruction
1008	MOVT	R13	
100A	BRA	NEXT	Delayed branch instruction
100C	MOV.L	@(4,PC),R3	R3 = H'12345678
100E IMM	.data.w	H'9ABC	
1010	.data.w	Н'1234	
1012 NEXT	JMP	@R3	Branch destination of the BRA instruction
1014	CMP/EQ	#0,R0	\leftarrow PC location used for address calculation for the MOV.L instruction
	.align	4	
1018	.data.l	Н'12345678	

Format		Abstract	Code	State	T Bit
MOV.B	@(disp,GBR),R0	(disp + GBR) \rightarrow sign extension \rightarrow R0	11000100dddddddd	1	
MOV.W	@(disp,GBR),R0	(disp $\times 2 + GBR$) \rightarrow sign extension $\rightarrow R0$	11000101ddddddd	1	_
MOV.L	@(disp,GBR),R0	(disp \times 4+ GBR) \rightarrow R0	11000110dddddddd	1	
MOV.B	R0,@(disp,GBR)	$R0 \rightarrow (disp + GBR)$	11000000ddddddd	1	
MOV.W	R0,@(disp,GBR)	$R0 \rightarrow (disp \times 2 + GBR)$	11000001ddddddd	1	
MOV.L	R0,@(disp,GBR)	$R0 \rightarrow (disp \times 4 + GBR)$	11000010ddddddd	1	

6.34 MOV (Move Peripheral Data): Data Transfer Instruction

Description: Transfers the source operand to the destination. This instruction is suitable for accessing data in the peripheral module area. The data can be a byte, word, or longword, but the register is fixed to R0.

A peripheral module base address is set to the GBR. When the peripheral module data is a byte, the 8-bit displacement is zero-extended. Consequently, an address within +255 bytes can be specified. When the peripheral module data is a word, the 8-bit displacement is zero-extended and doubled. Consequently, an address within +510 bytes can be specified. When the peripheral module data is a longword, the 8-bit displacement is zero-extended and is quadrupled. Consequently, an address within +1020 bytes can be specified. If the displacement is too short to reach the memory operand, the above @(R0,Rn) mode must be used after the GBR data is transferred to a general register. When the source operand is in memory, the loaded data is stored in the register after it is sign-extended to a longword.

Note: The destination register of a data load is always R0. R0 cannot be accessed by the next instruction until the load instruction is finished. Changing the instruction order shown in figure 6.1 will give better results.

AND #80, R0 ADD #20, R1 ADD #20, R1 AND #80, R0	MOV.B	@(12, GBR), R0		MOV.B	@(12, GBR), R0
ADD #20, R1 AND #80, R0	AND	#80, R0 🔍 🧹	-	ADD	#20, R1
•	ADD	#20, R1		AND	#80, R0

Figure	6.1	Using	R0	after	MOV
--------	-----	-------	----	-------	-----

Operation:

```
MOVBLG(long d) /* MOV.B @(disp,GBR),R0 */
{
    long disp;
    disp=(0x00000FF & (long)d);
    R[0]=(long)Read_Byte(GBR+disp);
    if ((R[0]&0x80)==0) R[0]&=0x000000FF;
    else R[0]|=0xFFFFFF00;
    PC+=2;
}
MOVWLG(long d) /* MOV.W @(disp,GBR),R0 */
{
    long disp;
    disp=(0x00000FF & (long)d);
    R[0]=(long)Read_Word(GBR+(disp<<1));</pre>
    if ((R[0]&0x8000)==0) R[0]&=0x0000FFFF;
    else R[0]|=0xFFFF0000;
    PC+=2;
}
MOVLLG(long d) /* MOV.L @(disp,GBR),R0 */
{
    long disp;
    disp=(0x00000FF & (long)d);
    R[0]=Read_Long(GBR+(disp<<2));</pre>
    PC+=2;
}
MOVBSG(long d) /* MOV.B R0,@(disp,GBR) */
{
    long disp;
```

```
disp=(0x000000FF & (long)d);
    Write_Byte(GBR+disp,R[0]);
    PC+=2;
}
MOVWSG(long d) /* MOV.W R0,@(disp,GBR) */
ł
    long disp;
    disp=(0x00000FF & (long)d);
    Write_Word(GBR+(disp<<1),R[0]);</pre>
    PC+=2;
}
MOVLSG(long d) /* MOV.L R0,@(disp,GBR) */
{
    long disp;
    disp=(0x000000FF & (long)d);
    Write_Long(GBR+(disp<<2),R[0]);</pre>
    PC+=2;
}
```

MOV.L	@(2,GBR),R0	Before execution After execution	@(GBR + 8) = H'12345670 R0 = @H'12345670
MOV.B	R0,@(1,GBR)	Before execution After execution	R0 = H'FFFF7F80 @(GBR + 1) = H'FFFF7F80

Format		Abstract	Code	State	T Bit
MOV.B	R0,@(disp,Rn)	$R0 \rightarrow (disp + Rn)$	10000000nnnndddd	1	
MOV.W	R0,@(disp,Rn)	$R0 \rightarrow (disp \times 2 + Rn)$	10000001nnnndddd	1	
MOV.L	Rm,@(disp,Rn)	$\text{Rm} \rightarrow \text{(disp } \times 4 + \text{Rn)}$	0001nnnnmmmdddd	1	
MOV.B	@(disp,Rm),R0	(disp + Rm) \rightarrow sign extension \rightarrow R0	10000100mmmmdddd	1	—
MOV.W	@(disp,Rm),R0	(disp \times 2 + Rm) \rightarrow sign extension \rightarrow R0	10000101mmmmdddd	1	
MOV.L	@(disp,Rm),Rn	(disp × 4 + Rm) \rightarrow Rn	0101nnnnmmmdddd	1	

6.35 MOV (Move Structure Data): Data Transfer Instruction

Description: Transfers the source operand to the destination. This instruction is suitable for accessing data in a structure or a stack. The data can be a byte, word, or longword, but when a byte or word is selected, only the R0 register is fixed. When the data is a byte, the 4-bit displacement is zero-extend. Consequently, an address within +15 bytes can be specified. When the data is a word, the 4-bit displacement is zero-extended and doubled. Consequently, an address within +30 bytes can be specified. When the data is a longword, the 4-bit displacement is zero-extended and quadrupled. Consequently, an address within +60 bytes can be specified. If the displacement is too short to reach the memory operand, the aforementioned @(R0,Rn) mode must be used. When the source operand is in memory, the loaded data is stored in the register after it is sign-extended to a longword.

Note: When byte or word data is loaded, the destination register is always R0. R0 cannot be accessed by the next instruction until the load instruction is finished. Changing the instruction order in figure 6.2 will give better results.



Figure 6.2 Using R0 after MOV

Operation:

```
MOVBS4(long d,long n) /* MOV.B R0,@(disp,Rn) */
ſ
    long disp;
    disp=(0x000000F & (long)d);
    Write_Byte(R[n]+disp,R[0]);
    PC+=2;
}
MOVWS4(long d,long n) /* MOV.W R0,@(disp,Rn) */
ł
    long disp;
    disp=(0x000000F & (long)d);
    Write_Word(R[n]+(disp<<1),R[0]);</pre>
    PC+=2;
}
MOVLS4(long m,long d,long n)
    /* MOV.L Rm,@(disp,Rn) */
{
    long disp;
    disp=(0x000000F & (long)d);
    Write_Long(R[n]+(disp<<2),R[m]);</pre>
    PC+=2;
}
MOVBL4(long m,long d) /* MOV.B @(disp,Rm),R0 */
{
    long disp;
    disp=(0x000000F & (long)d);
    R[0]=Read_Byte(R[m]+disp);
    if ((R[0]&0x80)==0) R[0]&=0x000000FF;
    else R[0]|=0xFFFFFF00;
    PC+=2;
}
```

```
MOVWL4(long m,long d) /* MOV.W @(disp,Rm),R0 */
{
    long disp;
    disp=(0x0000000F & (long)d);
    R[0]=Read_Word(R[m]+(disp<<1));
    if ((R[0]&0x8000)==0) R[0]&=0x0000FFFF;
    else R[0]|=0xFFFF0000;
    PC+=2;
}
MOVLL4(long m,long d,long n)
    /* MOV.L @(disp,Rm),Rn */
{
    long disp;
}
</pre>
```

```
disp=(0x0000000F & (long)d);
R[n]=Read_Long(R[m]+(disp<<2));
PC+=2;
```

}

MOV.L	@(2,R0),R1	Before execution $@(R0 + 8) = H'12345670$
		After execution $R1 = @H'12345670$
MOV.L	R0,@(H'F,R1)	Before execution R0 = H'FFFF7F80
		After execution $@(R1 + 60) = H'FFFF7F80$

6.36	MOVA ((Move Effective Ad	dress): Data	Transfer Instruction
------	--------	--------------------	--------------	-----------------------------

Format		Abstract	Code	State	T Bit
MOVA	@(disp,PC),R0	disp $\times 4 + PC \rightarrow R0$	11000111dddddddd	1	

Description: Stores the effective address of the source operand into general register R0. The 8-bit displacement is zero-extended and quadrupled. Consequently, the relative interval from the operand is PC + 1020 bytes. The PC points to the starting address of the second instruction after this MOVA instruction, but the lowest two bits of the PC are corrected to B'00.

Note: If this instruction is placed immediately after a delayed branch instruction, the PC must point to an address specified by (the starting address of the branch destination) + 2.

Operation:

```
MOVA(long d) /* MOVA @(disp,PC),R0 */
{
    long disp;
    disp=(0x000000FF & (long)d);
    R[0]=(PC&0xFFFFFFC)+(disp<<2);
    PC+=2;
}</pre>
```

Address	.org	Н'1006	
1006	MOVA	STR,R0	Address of STR \rightarrow R0
1008	MOV.B	@R0,R1	$R1 = "X" \leftarrow PC$ location after correcting the lowest two bits
100A	ADD	R4,R5	$\leftarrow \text{Original PC location for address calculation for} \\ \text{the MOVA instruction}$
	.align	4	
100C STR:	.sdata	"XYZP12"	
	• • •		
2002	BRA	TRGET	Delayed branch instruction
2004	MOVA	@(0,PC),R0	Address of TRGET + $2 \rightarrow R0$
2006	NOP		

Format		Abstract	Code	State	T. Bit
MOVT	Rn	$T \rightarrow Rn$	0000nnnn00101001	1	— , ,

6.37 MOVT (Move T Bit): Data Transfer Instruction

Description: Stores the T bit value into general register Rn. When T = 1, 1 is stored in Rn, and when T = 0, 0 is stored in Rn.

Operation:

-

```
MOVT(long n) /* MOVT Rn */
{
    R[n]=(0x00000001 & SR);
    PC+=2;
}
```

XOR	R2,R2	R2 = 0
CMP/PZ	R2	T = 1
MOVT	R0	R0 = 1
CLRT		T = 0
MOVT	R1	R1 = 0

Format	at Abstract Code		State	T Bit	
MUL.L	Rm, Rn	$Rn \times Rm \rightarrow MACL$	0000nnnnmmmm0111	2 to 4	

6.38 MUL.L (Multiply Long): Arithmetic Instruction (SH-2 CPU)

Description: Performs 32-bit multiplication of the contents of general registers Rn and Rm, and stores the lower 32 bits of the result in the MACL register. The MACH register data does not change.

Operation:

```
MULL(long m,long n) /* MUL.L Rm,Rn */
{
    MACL=R[n]*R[m];
    PC+=2;
}
```

MUL.L	R0,R1	Before execution	R0 = H'FFFFFFE, R1 = H'00005555
		After execution	MACL = H'FFFF5556
STS	MACL, RO	Operation result	

Format		Abstract	Code	State	T Bit
MULS.W MULS	Rm,Rn Rm,Rn	Signed operation, $Rn \times Rm \rightarrow MACL$	0010nnnnmmm1111	1 to 3	

6.39 MULS.W (Multiply as Signed Word): Arithmetic Instruction

Description: Performs 16-bit multiplication of the contents of general registers Rn and Rm, and stores the 32-bit result in the MACL register. The operation is signed and the MACH register data does not change.

Operation:

```
MULS(long m,long n) /* MULS Rm,Rn */
{
    MACL=((long)(short)R[n]*(long)(short)R[m]);
    PC+=2;
}
```

MULS	R0,R1	Before execution	R0 = H'FFFFFFE, R1 = H'00005555
		After execution	MACL = H'FFFF5556
STS	MACL, RO	Operation result	

Format		Abstract	Code	State	T Bit
MULU.W MULU	Rm, Rn Rm, Rn	Unsigned, $Rn \times Rm \rightarrow MAC$	0010nnnnmmm1110	1 to 3	

6.40 MULU.W (Multiply as Unsigned Word): Arithmetic Instruction

Description: Performs 16-bit multiplication of the contents of general registers Rn and Rm, and stores the 32-bit result in the MACL register. The operation is unsigned and the MACH register data does not change.

Operation:

```
MULU(long m, long n) /* MULU Rm, Rn */
{
   MACL=((unsigned long)(unsigned short)R[n]
       *(unsigned long)(unsigned short)R[m]);
   PC+=2;
```

```
}
```

MULU	R0,R1	Before execution	R0 = H'00000002, R1 = H'FFFFAAAA
		After execution	MACL = H'00015554
STS	MACL, R0	Operation result	

Format	4 - ²	Abstract		Code	, e	State	T Bit
NEG	Rm, Rn	$0 - \text{Rm} \rightarrow \text{Rn}$	geen.	0110nnnnmmm10	11	1	

6.41 NEG (Negate): Arithmetic Instruction

Description: Takes the two's complement of data in general register Rm, and stores the result in Rn. This effectively subtracts Rm data from 0, and stores the result in Rn.

Operation:

```
NEG(long m, long n)  /* NEG Rm, Rn */
{
     R[n]=0-R[m];
     PC+=2;
}
```

NEG	R0,R1	Before execution	R0 = H'00000001
		After execution $R1 =$	H'FFFFFFFF

Format		Abstract	Code	State	T Bit
NEGC	Rm, Rn	$0 - \text{Rm} - \text{T} \rightarrow \text{Rn}$, Borrow $\rightarrow \text{T}$	0110nnnmmmm1010	1	Borrow

6.42 NEGC (Negate with Carry): Arithmetic Instruction

Description: Subtracts general register Rm data and the T bit from 0, and stores the result in Rn. If a borrow is generated, T bit changes accordingly. This instruction is used for inverting the sign of a value that has more than 32 bits.

Operation:

```
NEGC(long m,long n) /* NEGC Rm,Rn */
{
    unsigned long temp;
    temp=0-R[m];
    R[n]=temp-T;
    if (0<temp) T=1;
    else T=0;
    if (temp<R[n]) T=1;
    PC+=2;
}</pre>
```

CLRT		Sign inversion of R1	and R0 (64 bits)
NEGC	R1,R1	Before execution	R1 = H'00000001, T = 0
		After execution	R1 = H'FFFFFFFF, T = 1
NEGC	R0,R0	Before execution	R0 = H'00000000, T = 1
		After execution	R0 = H'FFFFFFFF, T = 1

Format	Abstract	Code	State	T Bit
NOP	No operation	000000000001001	1	

6.43 NOP (No Operation): System Control Instruction

Description: Increments the PC to execute the next instruction.

Operation:

NOP() /* NOP */
{
 PC+=2;
}

Example:

NOP Executes in one cycle

Format	Abstract	Code	State	T Bit
NOT Rm, Rn	$\sim \text{Rm} \rightarrow \text{Rn}$	0110nnnnmmm0111	1	_

6.44 NOT (NOT—Logical Complement): Logic Operation Instruction

Description: Takes the one's complement of general register Rm data, and stores the result in Rn. This effectively inverts each bit of Rm data and stores the result in Rn.

Operation:

Example:

NOT R0, R1 Before execution R0 = H'AAAAAAAAAfter execution R1 = H'55555555

Form	at	Abstract	Code	State	T Bit
OR	Rm, Rn	$Rn \mid Rm \rightarrow Rn$	0010nnnnmmm1011	1	
OR	#imm, RO	$R0 \mid imm \rightarrow R0$	11001011iiiiiii	1	
OR.B	<pre>#imm,@(R0,GBR)</pre>	(R0 + GBR) I imm \rightarrow (R0 + GBR)	11001111iiiiiiii	3	

6.45 OR (OR Logical) Logic Operation Instruction

Description: Logically ORs the contents of general registers Rn and Rm, and stores the result in Rn. The contents of general register R0 can also be ORed with zero-extended 8-bit immediate data, or 8-bit memory data accessed by using indirect indexed GBR addressing can be ORed with 8-bit immediate data.

Operation:

```
OR(long m,long n) /* OR Rm,Rn */
{
   R[n]|=R[m];
   PC+=2;
}
ORI(long i)
              /* OR #imm, R0 */
{
   R[0]|=(0x00000FF & (long)i);
   PC+=2;
}
ORM(long i) /* OR.B #imm,@(R0,GBR) */
{
    long temp;
    temp=(long)Read_Byte(GBR+R[0]);
    temp|=(0x00000FF & (long)i);
   Write_Byte(GBR+R[0],temp);
    PC+=2;
```

```
}
```

OR	R0,R1	Before execution	R0 = H'AAAA5555, R1 = H'55550000
		After execution	R1 = H'FFFF5555
OR	#H'F0,R0	Before execution	R0 = H'0000008
		After execution	R0 = H'000000F8
OR.B	#H'50,@(R0,GBR)	Before execution	@(R0,GBR) = H'A5
		After execution	@(R0,GBR) = H'F5

Format		Abstract	Code	State	T Bit
ROTCL	Rn	T ← Rn ← T	0100nnnn00100100	1	MSB

6.46 ROTCL (Rotate with Carry Left): Shift Instruction

Description: Rotates the contents of general register Rn and the T bit to the left by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.3).



Figure 6.3 Rotate with Carry Left

Operation:

```
ROTCL(long n) /* ROTCL Rn */
{
    long temp;
    if ((R[n]&0x8000000)==0) temp=0;
    else temp=1;
    R[n]<<=1;
    if (T==1) R[n]|=0x00000001;
    else R[n]&=0xFFFFFFFE;
    if (temp==1) T=1;
    else T=0;
    PC+=2;
}</pre>
```

ROTCL	R0	Before execution	R0 = H'80000000, T = 0
		After execution	R0 = H'00000000, T = 1

	· ·	 ,		
Format	Abstract	Code	State	T Bit
ROTCR R	$T \rightarrow Rn \rightarrow T$	0100nnnn00100101	1	LSB

6.47 ROTCR (Rotate with Carry Right): Shift Instruction

Description: Rotates the contents of general register Rn and the T bit to the right by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.4).



Figure 6.4 Rotate with Carry Right

Operation:

```
ROTCR(long n) /* ROTCR Rn */
{
    long temp;
    if ((R[n]&0x0000001)==0) temp=0;
    else temp=1;
    R[n]>>=1;
    if (T==1) R[n]|=0x80000000;
    else R[n]&=0x7FFFFFF;
    if (temp==1) T=1;
    else T=0;
    PC+=2;
}
```

ROTCR	R0	Before execution	R0 = H'00000001, T = 1
		After execution	R0 = H'8000000, T = 1

6.48 ROTL (Rotate Left): Shift Instruction

Format	en Ser	Abstract	Code	State	T Bit
ROTL	Rn	$T \leftarrow Rn \leftarrow MSB$	0100nnnn00000100	1	MSB

Description: Rotates the contents of general register Rn to the left by one bit, and stores the result in Rn (figure 6.5). The bit that is shifted out of the operand is transferred to the T bit.



Figure 6.5 Rotate Left

Operation:

```
ROTL(long n) /* ROTL Rn */
{
    if ((R[n]&0x8000000)==0) T=0;
    else T=1;
    R[n]<<=1;
    if (T==1) R[n]|=0x00000001;
    else R[n]&=0xFFFFFFE;
    PC+=2;
}</pre>
```

ROTL	R0	Before execution	R0 = H'80000000, T = 0
		After execution	R0 = H'00000001, T = 1

6.49 ROTR (Rotate Right): Shift Instruction

Format		Abstract	Code	State	T Bit
ROTR	Rn	$LSB \to Rn \to T$	0100nnnn00000101	1	LSB

Description: Rotates the contents of general register Rn to the right by one bit, and stores the result in Rn (figure 6.6). The bit that is shifted out of the operand is transferred to the T bit.



Figure 6.6 Rotate Right

Operation:

```
ROTR(long n) /* ROTR Rn */
{
    if ((R[n]&0x0000001)==0) T=0;
    else T=1;
    R[n]>>=1;
    if (T==1) R[n]|=0x80000000;
    else R[n]&=0x7FFFFFF;
    PC+=2;
}
```

ROTR	R0	Before execution	R0 = H'00000001, T = 0
		After executionR0 =	= H'80000000, T = 1

6.50 RTE (Return from Exception): System Control Instruction

Format	Abstract	Code	State	T Bit
RTE	Stack area \rightarrow PC/SR	000000000101011	4	LSB

Class: Delayed branch instruction

Description: Returns from an interrupt routine. The PC and SR values are restored from the stack, and the program continues from the address specified by the restored PC value.

Note: Since this is a delayed branch instruction, the instruction after this RTE is executed before branching. No address errors and interrupts are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

Operation:

```
RTE() /* RTE */
{
    unsigned long temp;
    temp=PC;
    PC=Read_Long(R[15])+4;
    R[15]+=4;
    SR=Read_Long(R[15])&0x000003F3;
    R[15]+=4;
    Delay_Slot(temp+2);
```

```
}
```

Example:

RTE	Returns to the original routine
ADD #8,R14	Executes ADD before branching

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

6.51 RTS (Return from Subroutine): Branch Instruction

Class: Delayed branch instruction

Format	Abstract	Code	State	T Bit
RTS	$PR \rightarrow PC$	000000000001011	2	

Description: Returns from a subroutine procedure. The PC values are restored from the PR, and the program continues from the address specified by the restored PC value. This instruction is used to return to the program from a subroutine program called by a BSR or JSR instruction.

Note: Since this is a delayed branch instruction, the instruction after this RTS is executed before branching. No address errors and interrupts are accepted between this instruction and the next instruction. If the next instruction is a branch instruction, it is acknowledged as an illegal slot instruction.

Operation:

```
RTS() /* RTS */
{
    unsigned long temp;
    temp=PC;
    PC=PR+4;
    Delay_Slot(temp+2);
}
```

•

Example:

	MOV.L	TABLE, R3	R3 = Address of TRGET
	JSR	@R3	Branches to TRGET
	NOP		Executes NOP before JSR
	ADD	R0,R1	\leftarrow Return address for when the subroutine procedure is completed (PR data)
••••	••••		
TABLE:	.data.l	TRGET	Jump table
• • • • •	••••		
TRGET :	MOV	R1,R0	\leftarrow Procedure entrance
	RTS		PR data \rightarrow PC
	MOV	#12,R0	Executes MOV before branching

Note: With delayed branching, branching occurs after execution of the slot instruction. However, instructions such as register changes etc. are executed in the order of delayed branch instruction, then delay slot instruction. For example, even if the register in which the branch destination address has been loaded is changed by the delay slot instruction, the branch will still be made using the value of the register prior to the change as the branch destination address.

Format	Abstract	Code	State	T Bit
SETT	1 → T	000000000011000	1	1

6.52 SETT (Set T Bit): System Control Instruction

Description: Sets the T bit to 1.

Operation:

```
SETT() /* SETT */
{
    T=1;
    PC+=2;
}
```

SETT	Before execution	T = 0
	After execution	T = 1

Format		Abstract	Code	State	T Bit
SHAL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00100000	1	MSB

6.53 SHAL (Shift Arithmetic Left): Shift Instruction

Description: Arithmetically shifts the contents of general register Rn to the left by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.7).



Figure 6.7 Shift Arithmetic Left

Operation:

```
SHAL(long n) /* SHAL Rn (Same as SHLL) */
{
    if ((R[n]&0x8000000)==0) T=0;
    else T=1;
    R[n]<<=1;
    PC+=2;
}</pre>
```

SHAL	R0	Before execution	R0 = H'80000001, T = 0
		After execution	R0 = H'00000002, T = 1

Format		Abstract	Code	State	T Bit
SHAR	Rn	$MSB \to Rn \to T$	0100nnnn00100001	1	LSB

6.54 SHAR (Shift Arithmetic Right): Shift Instruction

Description: Arithmetically shifts the contents of general register Rn to the right by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.8).



Figure 6.8 Shift Arithmetic Right

Operation:

```
SHAR(long n) /* SHAR Rn */
{
    long temp;
    if ((R[n]&0x0000001)==0) T=0;
    else T=1;
    if ((R[n]&0x8000000)==0) temp=0;
    else temp=1;
    R[n]>>=1;
    if (temp==1) R[n]|=0x8000000;
    else R[n]&=0x7FFFFFF;
    PC+=2;
}
```

SHAR	R0	Before execution	R0 = H'80000001, T = 0
		After execution	R0 = H'C0000000, T = 1

Format		Abstract	Code	State	T Bit
SHLL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00000000	1	MSB

6.55 SHLL (Shift Logical Left): Shift Instruction

Description: Logically shifts the contents of general register Rn to the left by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.9).



Figure 6.9 Shift Logical Left

Operation:

```
SHLL(long n) /* SHLL Rn (Same as SHAL) */
{
    if ((R[n]&0x80000000)==0) T=0;
    else T=1;
    R[n]<<=1;
    PC+=2;
}</pre>
```

SHLL	R0	Before execution	R0 = H'80000001, T = 0
		After execution	R0 = H'0000002, T = 1

Format	·	Abstract	Code	State	T Bit
SHLL2	Rn	$Rn \ll 2 \rightarrow Rn$	0100nnnn00001000	1	
SHLL8	Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnn00011000	1	
SHLL16	Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnn00101000	1	

6.56	SHLLn	(Shift Lo	ogical I	left n	Bits):	Shift]	Instruction
		•					

Description: Logically shifts the contents of general register Rn to the left by 2, 8, or 16 bits, and stores the result in Rn. Bits that are shifted out of the operand are not stored (figure 6.10).



Figure 6.10 Shift Logical Left n Bits

Operation:

```
SHLL2(long n) /* SHLL2 Rn */
{
    R[n]<<=2;
    PC+=2;
}</pre>
```

```
SHLL8(long n) /* SHLL8 Rn */
{
     R[n]<<=8;
     PC+=2;
}
SHLL16(long n) /* SHLL16 Rn */
{
     R[n]<<=16;
     PC+=2;
}</pre>
```

SHLL2	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'48D159E0
SHLL8	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'34567800
SHLL16	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'56780000

0.57 SHER (Shint Logical Right); Shint Instruction	6.57	SHLR (Shi	ft Logical	Right):	Shift	Instruction	
--	------	-----------	------------	---------	-------	-------------	--

Format		Abstract	Code	State	T Bit
SHLR	Rn	$0 \rightarrow Rn \rightarrow T$	0100nnnn00000001	1	LSB

Description: Logically shifts the contents of general register Rn to the right by one bit, and stores the result in Rn. The bit that is shifted out of the operand is transferred to the T bit (figure 6.11).



Figure 6.11 Shift Logical Right

Operation:

```
SHLR(long n) /* SHLR Rn */
{
    if ((R[n]&0x00000001)==0) T=0;
    else T=1;
    R[n]>>=1;
    R[n]>>=1;
    R[n]&=0x7FFFFFF;
    PC+=2;
}
```

SHLR	RO	Before execution R0 -	Before execution $R0 = H'8000001$, $T = 0$				
		After execution	R0 = H'40000000, T = 1				

Format		Abstract	Code	State	T Bit
SHLR2	Rn	$Rn \gg 2 \rightarrow Rn$	0100nnnn00001001	1	
SHLR8	Rn	$Rn >> 8 \rightarrow Rn$	0100nnnn00011001	1	
SHLR16	Rn	$Rn \gg 16 \rightarrow Rn$	0100nnnn00101001	1	

6.58	SHLRn	(Shift	Logical	Right n	Bits):	Shift	Instruction

Description: Logically shifts the contents of general register Rn to the right by 2, 8, or 16 bits, and stores the result in Rn. Bits that are shifted out of the operand are not stored (figure 6.12).



Figure 6.12 Shift Logical Right n Bits

Operation:

```
SHLR2(long n) /* SHLR2 Rn */
{
     R[n]>>=2;
     R[n]&=0x3FFFFFFF;
     PC+=2;
}
```

}

```
SHLR8(long n) /* SHLR8 Rn */
{
    R[n]>>=8;
    R[n]&=0x00FFFFF;
    PC+=2;
}
SHLR16(long n) /* SHLR16 Rn */
{
```

```
R[n]>>=16;
R[n]&=0x0000FFFF;
PC+=2;
```

}

SHLR2	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'048D159E
SHLR8	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'00123456
SHLR16	R0	Before execution	R0 = H'12345678
		After execution	R0 = H'00001234

Format	Abstract	Code	State	T Bit
SLEEP	Sleep	000000000011011	3	

6.59 SLEEP (Sleep): System Control Instruction

Description: Sets the CPU into power-down mode. In power-down mode, instruction execution stops, but the CPU module state is maintained, and the CPU waits for an interrupt request. If an interrupt is requested, the CPU exits the power-down mode and begins exception processing.

Note: The number of cycles given is for the transition to sleep mode.

Operation:

```
SLEEP()/* SLEEP */
{
    PC-=2;
    Wait_for_exception;
}
```

Example:

SLEEP Transits power-down mode
6.60 STC (Store Control Register): System Control Instruction

	Abstract	Code	State	T Bit
SR, Rn	$SR \rightarrow Rn$	0000nnnn00000010	1	
GBR, Rn	$GBR \rightarrow Rn$	0000nnnn00010010	1	
VBR, Rn	$VBR \rightarrow Rn$	0000nnnn00100010	1	
SR,@-Rn	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	0100nnnn00000011	2	· <u> </u>
GBR,@-Rn	$Rn - 4 \rightarrow Rn, GBR \rightarrow (Rn)$	0100nnnn00010011	2	
VBR,@-Rn	$Rn - 4 \rightarrow Rn$, VBR \rightarrow (Rn)	0100nnnn00100011	2	
	SR, Rn GBR, Rn VBR, Rn SR, @-Rn GBR, @-Rn VBR, @-Rn	AbstractSR, RnSR \rightarrow RnGBR, RnGBR \rightarrow RnVBR, RnVBR \rightarrow RnSR, @-RnRn - 4 \rightarrow Rn, SR \rightarrow (Rn)GBR, @-RnRn - 4 \rightarrow Rn, GBR \rightarrow (Rn)VBR, @-RnRn - 4 \rightarrow Rn, VBR \rightarrow (Rn)	AbstractCodeSR, RnSR \rightarrow Rn0000nnnn0000010GBR, RnGBR \rightarrow Rn0000nnnn00010010VBR, RnVBR \rightarrow Rn0000nnnn0010010SR, @-RnRn - 4 \rightarrow Rn, SR \rightarrow (Rn)0100nnnn0000011GBR, @-RnRn - 4 \rightarrow Rn, GBR \rightarrow (Rn)0100nnnn0010011VBR, @-RnRn - 4 \rightarrow Rn, VBR \rightarrow (Rn)0100nnnn0010011	AbstractCodeStateSR, RnSR \rightarrow Rn0000nnnn00000101GBR, RnGBR \rightarrow Rn0000nnnn000100101VBR, RnVBR \rightarrow Rn0000nnnn00100101SR, @-RnRn - 4 \rightarrow Rn, SR \rightarrow (Rn)0100nnnn00000112GBR, @-RnRn - 4 \rightarrow Rn, GBR \rightarrow (Rn)0100nnnn00100112VBR, @-RnRn - 4 \rightarrow Rn, VBR \rightarrow (Rn)0100nnnn00100112

Class: Interrupt disabled instruction

Description: Stores control registers SR, GBR, or VBR data into a specified destination.

Note: No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

Operation:

```
STCMSR(long n) /* STC.L SR,@-Rn */
{
   R[n]-=4;
   Write_Long(R[n],SR);
   PC+=2;
}
STCMGBR(long n) /* STC.L GBR,@-Rn */
{
   R[n] -=4;
   Write_Long(R[n],GBR);
   PC+=2;
}
STCMVBR(long n) /* STC.L VBR,@-Rn */
{
   R[n]-=4;
   Write_Long(R[n],VBR);
   PC+=2;
}
```

Examples

STC	SR,R0	Before execution	R0 = H'FFFFFFFF, SR = H'00000000
		After execution	R0 = H'00000000
STC.L	GBR,@-R15	Before execution	R15 = H'10000004
		After execution	R15 = H'1000000, @R15 = GBR

6.61 STS (Store System Register): System Control Instruction

Format		Abstract	Code	State	T Bit
STS	MACH, Rn	$MACH \to Rn$	0000nnnn00001010	1	_
STS	MACL, Rn	$MACL \to Rn$	0000nnnn00011010	1	
STS	PR,Rn	$PR\toRn$	0000nnnn00101010	1	
STS.L	MACH, @-Rn	$Rn - 4 \rightarrow Rn$, MACH \rightarrow (Rn)	0100nnnn00000010	1	—
STS.L	MACL, @-Rn	$Rn - 4 \rightarrow Rn$, MACL \rightarrow (Rn)	0100nnnn00010010	1	
STS.L	PR,@-Rn	$Rn - 4 \rightarrow Rn, PR \rightarrow (Rn)$	0100nnnn00100010	1	

Class: Interrupt disabled instruction

Description: Stores system registers MACH, MACL and PR data into a specified destination.

Note: No interrupts are accepted between this instruction and the next instruction. Address errors are accepted.

If the system register is MACH in the SH-1 series, the value of bit 9 is transferred to and stored in the higher 22 bits (bits 31 to 10) of the destination. With the SH-2 series, the 32 bits of MACH are stored directly.

Operation:

```
STSMACH(long n) /* STS MACH, Rn */
{
   R[n]=MACH;
if ((R[n]&0x00000200)==0)
                                         For SH-1 CPU (these 2 lines not
                                         needed for SH-2 CPU)
R[n] = 0x000003FF;
else R[n]|=0xFFFFFC00;
                      _____
   PC+=2;
}
STSMACL(long n) /* STS MACL, Rn */
{
   R[n]=MACL;
   PC+=2;
}
```

```
if ((MACH&0x00000200)==0)
 Write_Long(R[n],MACH&0x000003FF); For SH-1 CPU
 else Write_Long
 (R[n], MACH | 0xFFFFFC00)
Write_Long(R[n], MACH); For SH-2
                              For SH-2 CPU
    PC+=2;
 }
 STSMMACL(long n) /* STS.L MACL,@-Rn */
 {
     R[n] -= 4;
     Write_Long(R[n],MACL);
    PC+=2;
 }
 STSMPR(long n) /* STS.L PR,@-Rn */
 {
     R[n] -= 4;
     Write_Long(R[n],PR);
     PC+=2;
 }
```

Example:

STS	MACH, RO	Before execution	R0 = H'FFFFFFFF, MACH = H'00000000
		After execution	R0 = H'00000000
STS.L	PR,@-R15	Before execution	R15 = H'10000004
		After execution	R15 = H'1000000, @R15 = PR

Format	1	Abstract	Code	State	T Bit
SUB	Rm, Rn	$Rn - Rm \rightarrow Rn$	0011nnnnmmm1000	1	

6.62	SUB ((Subtract]	Binary)	: A	rithme	etic	Instructi	ion
------	-------	-------------	---------	-----	--------	------	-----------	-----

Description: Subtracts general register Rm data from Rn data, and stores the result in Rn. To subtract immediate data, use ADD #imm,Rn.

Operation:

```
SUB(long m, long n) /* SUB Rm, Rn */
{
     R[n]-=R[m];
     PC+=2;
}
```

Example:

SUB	SUB R0, R1 Before execution		R0 = H'00000001, R1 = H'80000000
		After execution	R1 = H'7FFFFFF

Format		Abstract	Code	State	T Bit
SUBC	Rm, Rn	Rn – Rm– T \rightarrow Rn, Borrow \rightarrow T	0011nnnnmmm1010	1	Borrow

6.63 SUBC (Subtract with Carry): Arithmetic Instruction

Description: Subtracts Rm data and the T bit value from general register Rn, and stores the result in Rn. The T bit changes according to the result. This instruction is used for subtraction of data that has more than 32 bits.

Operation:

```
SUBC(long m,long n)  /* SUBC Rm,Rn */
{
    unsigned long tmp0,tmp1;
    tmp1=R[n]-R[m];
    tmp0=R[n];
    R[n]=tmp1-T;
    if (tmp0<tmp1) T=1;
    else T=0;
    if (tmp1<R[n]) T=1;
    PC+=2;
}</pre>
```

Examples:

CLRT	,	R0:R1(64 bits) – R2:R	3(64 bits) = R0:R1(64 bits)
SUBC	R3,R1	Before execution	T = 0, R1 = H'00000000, R3 = H'00000001
		After execution	T = 1, R1 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
SUBC	R2,R0	Before execution	T = 1, R0 = H'00000000, R2 = H'00000000
		After execution	T = 1, R0 = H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF

6.64 SUBV (Subtract with V Flag Underflow Check): Arithmetic Instruction

Format		Abstract	Code	State	T Bit
SUBV	Rm, Rn	Rn – Rm \rightarrow Rn, Underflow \rightarrow T	0011nnnnmmm1011	1	Underflow

Description: Subtracts Rm data from general register Rn data, and stores the result in Rn. If an underflow occurs, the T bit is set to 1.

Operation:

```
SUBV(long m,long n) /* SUBV Rm,Rn */
{
   long dest,src,ans;
   if ((long)R[n]>=0) dest=0;
   else dest=1;
   if ((long)R[m]>=0) src=0;
   else src=1;
   src+=dest;
   R[n] -= R[m];
   if ((long)R[n]>=0) ans=0;
   else ans=1;
   ans+=dest;
   if (src==1) {
       if (ans==1) T=1;
       else T=0;
   }
   else T=0;
   PC+=2;
}
```

Examples:

SUBV	R0,R1	Before execution	R0 = H'0000002, R1 = H'8000001
		After execution	R1 = H'7FFFFFFF, T = 1
SUBV	R2,R3	Before execution	R2 = H'FFFFFFFE, R3 = H'7FFFFFFE
		After execution	R3 = H'80000000, T = 1

Format		Abstract	Code	State	T Bit
SWAP.B	Rm, Rn	$Rm \rightarrow Swap$ upper and lower halves of lower 2 bytes $\rightarrow Rn$	0110nnnmmm1000	1	
SWAP.W	Rm, Rn	$Rm \rightarrow Swap$ upper and lower word $\rightarrow Rn$	0110nnnnmmm1001	1	

6.65 SWAP (Swap Register Halves): Data Transfer Instruction

Description: Swaps the upper and lower bytes of the general register Rm data, and stores the result in Rn. If a byte is specified, bits 0 to 7 of Rm are swapped for bits 8 to 15. The upper 16 bits of Rm are transferred to the upper 16 bits of Rn. If a word is specified, bits 0 to 15 of Rm are swapped for bits 16 to 31.

Operation:

```
SWAPB(long m,long n) /* SWAP.B Rm,Rn */
{
    unsigned long temp0, temp1;
    temp0=R[m]&0xffff0000;
    temp1=(R[m]&0x000000ff)<<8;
    R[n] = (R[m] >> 8) \& 0x000000 ff;
    R[n]=R[n]|temp1|temp0;
    PC+=2;
}
SWAPW(long m,long n) /* SWAP.W Rm,Rn */
{
    unsigned long temp;
    temp=(R[m]>>16)&0x0000FFFF;
    R[n] = R[m] << 16;
    R[n] | =temp;
    PC+=2;
}
```

Examples

SWAP.B	R0,R1	Before execution	R0 = H'12345678
		After execution	R1 = H'12347856
SWAP.W	R0,R1	Before execution	R0 = H'12345678
		After execution	R1 = H'56781234

Format		Abstract	Code	State	T Bit
TAS.B	@Rn	When (Rn) is 0, 1 \rightarrow T, 1 \rightarrow MSB of (Rn)	0100nnnn00011011	4	Test results

6.66	TAS	(Test and	Set):]	Logic O	peration	Instruction
------	-----	-----------	---------	---------	----------	-------------

Description: Reads byte data from the address specified by general register Rn, and sets the T bit to 1 if the data is 0, or clears the T bit to 0 if the data is not 0. Then, data bit 7 is set to 1, and the data is written to the address specified by Rn. During this operation, the bus is not released.

Operation:

```
TAS(long n)  /* TAS.B @Rn */
{
    long temp;
    temp=(long)Read_Byte(R[n]);  /* Bus Lock enable */
    if (temp==0) T=1;
    else T=0;
    temp|=0x0000080;
    Write_Byte(R[n],temp);  /* Bus Lock disable */
    PC+=2;
}
```

}

Example:

_LOOP	TAS.B	@R7	R7 = 1000
	BF	_LOOP	Loops until data in address 1000 is 0

Format		Abstract	Code	State	T Bit
TRAPA	#imm	$PC/SR \rightarrow Stack area, (imm \times 4 + VBR) \rightarrow PC$	11000011iiiiiiii	8	

6.67 TRAPA (Trap Always): System Control Instruction

Description: Starts the trap exception processing. The PC and SR values are stored on the stack, and the program branches to an address specified by the vector. The vector is a memory address obtained by zero-extending the 8-bit immediate data and then quadrupling it. The PC points the starting address of the next instruction. TRAPA and RTE are both used for system calls.

Operation:

```
TRAPA(long i) /* TRAPA #imm */
{
    long imm;
    imm=(0x000000FF & i);
    R[15]-=4;
    Write_Long(R[15],SR);
    R[15]-=4;
    Write_Long(R[15],PC-2);
    PC=Read_Long(VBR+(imm<<2))+4;
}</pre>
```

Example:

Address			
VBR+H'80	.data.l		1000000
•••••	•••		
	TRAPA	#H'20	Branches to an address specified by data in address VBR + H'80
	TST	#0,R0	\leftarrow Return address from the trap routine (stacked PC value)
	• • • •		
• • • • • • •	•••		
10000000	XOR	R0,R0	\leftarrow Trap routine entrance
10000002	RTE		Returns to the TST instruction
100000004	NOP		Executes NOP before RTE

Forma	t seven	Abstract	Code	State	T Bit
TST	Rm, Rn	Rn & Rm, when result is 0, 1 \rightarrow T	0010nnnmmm1000	1	Test results
TST	#imm,RO	R0 & imm, when result is 0, 1 \rightarrow T	11001000iiiiiiii	1	Test results
TST.B	#imm,@(R0,GBR)	(R0 + GBR) & imm, when result is 0, 1 \rightarrow T	11001100iiiiiiii	3	Test results

6.68 TST (Test Logical): Logic Operation Instruction

Description: Logically ANDs the contents of general registers Rn and Rm, and sets the T bit to 1 if the result is 0 or clears the T bit to 0 if the result is not 0. The Rn data does not change. The contents of general register R0 can also be ANDed with zero-extended 8-bit immediate data, or the contents of 8-bit memory accessed by indirect indexed GBR addressing can be ANDed with 8-bit immediate data. The R0 and memory data do not change.

Operation:

```
TST(long m,long n) /* TST Rm,Rn */
{
   if ((R[n]&R[m])==0) T=1;
   else T=0;
   PC+=2;
}
TSTI(long i) /* TEST #imm, R0 */
{
   long temp;
   temp=R[0]&(0x00000FF & (long)i);
   if (temp==0) T=1;
   else T=0;
   PC+=2;
}
TSTM(long i) /* TST.B #imm,@(R0,GBR) */
{
    long temp;
```

```
temp=(long)Read_Byte(GBR+R[0]);
temp&=(0x000000FF & (long)i);
if (temp==0) T=1;
else T=0;
PC+=2;
```

Examples:

}

TST	R0,R0	Before execution After execution	R0 = H'00000000 T = 1
TST	#H'80,RO	Before execution After execution	R0 = H'FFFFFF7F T = 1
TST.B	#H'A5,@(R0,GBR)	Before execution After execution	@(R0,GBR) = H'A5 T = 0

Forma	t	Abstract	Code	State	T Bit
XOR	Rm,Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmm1010	1	
XOR	#imm,R0	$R0 \uparrow imm \rightarrow R0$	11001010iiiiiiii	1	
XOR.B	<pre>#imm,@(R0,GBR)</pre>	(R0 + GBR) ^ imm \rightarrow (R0 + GBR)	11001110iiiiiiii	3	

6.69 XOR (Exclusive OR Logical): Logic Operation Instruction

Description: Exclusive ORs the contents of general registers Rn and Rm, and stores the result in Rn. The contents of general register R0 can also be exclusive ORed with zero-extended 8-bit immediate data, or 8-bit memory accessed by indirect indexed GBR addressing can be exclusive ORed with 8-bit immediate data.

Operation:

```
XOR(long m,long n) /* XOR Rm,Rn */
ſ
   R[n]^{=R[m]};
   PC+=2;
}
XORI(long i) /* XOR #imm, R0 */
{
   R[0]^=(0x000000FF & (long)i);
   PC+=2;
}
XORM(long i) /* XOR.B #imm,@(R0,GBR) */
{
    long temp;
    temp=(long)Read_Byte(GBR+R[0]);
   temp^=(0x00000FF & (long)i);
   Write_Byte(GBR+R[0],temp);
    PC+=2;
```

}

Examples:

XOR	R0,R1	Before execution	R0 = H'AAAAAAAA, R1 = H'55555555
		After execution	R1 = H'FFFFFFFF
XOR	#H'F0,R0	Before execution	R0 = H'FFFFFFFF
		After execution	R0 = H'FFFFFF0F
XOR.B	#H'A5,@(R0,GBR)	Before execution	@(R0,GBR) = H'A5
		After execution	@(R0,GBR) = H'00

Format		Abstract	Code	State	T Bit
XTRCT	Rm, Rn	Center 32 bits of Rm and Rn \rightarrow Rn	0010nnnnmmm1101	1	

6.70 XTRCT (Extract): Data Transfer Instruction

Description: Extracts the middle 32 bits from the 64 bits of general registers Rm and Rn, and stores the 32 bits in Rn (figure 6.13).



Figure 6.13 Extract

Operation:

Example:

}

XTRCT	R0,R1	Before execution	R0 = H'01234567, R1 = H'89ABCDEF
		After execution	R1 = H'456789AB

Section 7 Pipeline Operation

This section describes the operation of the pipelines for each instruction. This information is provided to allow calculation of the required number of CPU instruction execution states (system clock cycles).

7.1 Basic Configuration of Pipelines

Pipelines are composed of the following five stages:

- IF (Instruction fetch) Fetches an instruction from the memory in which the program is stored.
- ID (Instruction decode) Decodes the instruction fetched.
- EX (Instruction execution) Performs data operations and address calculations according to the results of decoding.
- MA (Memory access) Accesses data in memory. Generated by instructions that involve memory access, with some exceptions.
- WB (Write back) Returns the results of the memory access (data) to a register. Generated by instructions that involve memory loads, with some exceptions.

As shown in figure 7.1, these stages flow with the execution of the instructions and thereby constitute a pipeline. At a given instant, five instructions are being executed simultaneously. All instructions have at least 3 stages: IF, ID, and EX. Most, but not all, have stages MA and WB as well. The way the pipeline flows also varies with the type of instruction. The basic pipeline flow is as shown in figure 7.1; some pipelines differ, however, because of contention between IF and MA. In figure 7.1, the period in which a single stage is operating is called a slot.

Instruction 1	IF	ID	EX	MA	WB						
Instruction 2		lF	ID	EX	MA	WB					stream
Instruction 3			IF	ID	EX	MA	WB				▼
Instruction 4				IF	ID	EX	MA	WB			
Instruction 5					IF	ID	ΕX	MA	WB		
Instruction 6						IF	ID	ΕX	MA	WB	
		>									

Figure 7.1 Basic Structure of Pipeline Flow

7.2 Slot and Pipeline Flow

The time period in which a single stage operates is called a slot. Slots must follow the rules described below.

7.2.1 Instruction Execution

Each stage (IF, ID, EX, MA, and WB) of an instruction must be executed in one slot. Two or more stages cannot be executed within one slot (figure 7.2), with exception of WB and MA. Since WB is executed immediately after MA, however, some instructions may execute MA and WB within the same slot.



Figure 7.2 Impossible Pipeline Flow 1

7.2.2 Slot Sharing

A maximum of one stage from another instruction may be set per slot, and that stage must be different from the stage of the first instruction. Identical stages from two different instructions may never be executed within the same slot (figure 7.3).

Instruction 1	IF	ID	ΕX	MA	WB					
Instruction 2	IF	ID	ΕX	MA	WB					
Instruction 3		IF	ID	EX	MA	WB				
Instruction 4			IF	ID	ΕX	MA	WB			
Instruction 5			IF	ID	ΕX	MA	WB			



7.2.3 Slot Length

The number of states (system clock cycles) S for the execution of one slot is calculated with the following conditions:

• S = (the cycles of the stage with the highest number of cycles of all instruction stages contained in the slot)

This means that the instruction with the longest stage stalls others with shorter stages.

- The number of execution cycles for each stage:
 - IF The number of memory access cycles for instruction fetch
 - ID Always one cycle
 - EX Always one cycle
 - MA The number of memory access cycles for data access
 - WB Always one cycle

As an example, figure 7.4 shows the flow of a pipeline in which the IF (memory access for instruction fetch) of instructions 1 and 2 are two cycles, the MA (memory access for data access) of instruction 1 is three cycles and all others are one cycle. The dashes indicate the instruction is being stalled.

	←		←	>	↔	↓			↔	← : Slot
	(2)		(2)		(1)	(3)			(1)	(1) - Number of
Instruction 1	IF	IF	ID		EX	MA	MA	MA	WB	cycles
Instruction 2			IF	IF	ID	ΕX			MA	WB

Figure 7.4	Slots	Requiring	Multiple	Cycles
------------	-------	-----------	----------	--------

7.3 Number of Instruction Execution States

The number of instruction execution states is counted as the interval between execution of EX stages. The number of states between the start of the EX stage for instruction 1 and the start of the EX stage for the following instruction (instruction 2) is the execution time for instruction 1.

For example, in a pipeline flow like that shown in figure 7.5, the EX stage interval between instructions 1 and 2 is five cycles, so the execution time for instruction 1 is five cycles. Since the interval between EX stages for instructions 2 and 3 is one state, the execution time of instruction 2 is one state.

If a program ends with instruction 3, the execution time for instruction 3 should be calculated as the interval between the EX stage of instruction 3 and the EX stage of a hypothetical instruction 4, using an MOV Rm, Rn that follows instruction 3. (In the case of figure 7.5, the execution time of instruction 3 would thus be one cycle.) In this example, the MA of instruction 1 and the IF of instruction 4 are in contention. For operation during the contention between the MA and IF, see section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA). The execution time between instructions 1 and 3 in figure 7.5 is seven states (5 + 1 + 1).

	 ∢	>			∢					>		← : Slot
	(2)		(2)		(2)		(4)				(1)	(1)
Instruction 1	IF	IF	ID		EX	_	MA	MA	MA	WB		
Instruction 2			IF	IF	ID	·		_		EX		
Instruction 3					IF	IF				ID	EX	MA
(Instruction 4:	MOV	'Rm,	Rn							IF	ID	EX)

Figure 7.5 How Instruction Execution States Are Counted

7.4 Contention Between Instruction Fetch (IF) and Memory Access (MA)

7.4.1 Basic Operation When IF and MA are in Contention

The IF and MA stages both access memory, so they cannot operate simultaneously. When the IF and MA stages both try to access memory within the same slot, the slot splits as shown in figure 7.6. When there is a WB, it is executed immediately after the MA ends.

	Α	B	C	D	E	F	G			
			+							: 5101
Instruction 1	IF	ID	EX	MA	WB			MAo	f instr	ruction 1 and IF of instruction
Instruction 2		IF	ID	EX	MA	WB		conte	end at	D
Instruction 3			IF	ID	ΕX			MA o	f instr	ruction 2 and IF of instruction
Instruction 4				IF	ID	ΕX		COME	inu ai	
Instruction 5					IF	ID	ΕX			
Whe	en MA	and I	F are	in cor	ntentic	on, the	e follov	ving c	occurs	5:
Whe	en MA A	and I B	F are C	in cor D	ntentic	on, the E	e follov	ving c F	G	5:
Whe	en MA A ▲►	and I B ▲ ►	F are C	in cor	ntentic	on, the E	e follov	ving o F ◀►	G	s: : Slot
Whe	en MA A ◀➡ IF	and I B ♣ ID	F are C ♣ EX	in cor D MA	ntentic	on, the E ◀──	e follov	ving c F ◀➔	G G	s: : Slot Split at D
Whe Instruction 1 Instruction 2	en MA A ➡ IF	and I B ➡ ID IF	F are C EX ID	D MA	wB EX	E MA	e follov	ving o F ◀➔	G G	s: : Slot Split at D Split at E
Whe Instruction 1 Instruction 2 Instruction 3	en MA A ◀➔ IF	and I B ➡ ID IF	F are C € EX ID IF	D MA	wB EX ID	E MA	e follow	ving c F ◀➔	G G	s: : Slot Split at D Split at E
Whe Instruction 1 Instruction 2 Instruction 3 Instruction 4	en MA A ◀► IF	and I B ➡ ID IF	F are C EX ID IF	D MA	WB EX ID	E MA 	e follov WB EX ID	F ← EX	G	s: : Slot Split at D Split at E

Figure 7.6 Operation When IF and MA Are in Contention

The slots in which MA and IF contend are split. MA is given priority to execute in the first half (when there is a WB, it immediately follows the MA), and the EX, ID, and IF are executed simultaneously in the latter half. For example, in figure 7.6 the MA of instruction 1 is executed in slot D while the EX of instruction 2, the ID of instruction 3 and IF of instruction 4 are executed simultaneously thereafter. In slot E, the MA of instruction 2 is given priority and the EX of instruction 3, the ID of instruction 4 and the IF of instruction 5 executed thereafter.

The number of states for a slot in which MA and IF are in contention is the sum of the number of memory access cycles for the MA and the number of memory access cycles for the IF.

7.4.2 The Relationship Between IF and the Location of Instructions in On-Chip ROM/RAM or On-Chip Memory

When the instruction is located in the on-chip memory (ROM or RAM) or on-chip cache of the SH microcomputer, the SH microcomputer accesses the on-chip memory in 32-bit units. The SH microcomputer instructions are all fixed at 16 bits, so basically 2 instructions can be fetched in a single IF stage access.

If an instruction is located on a longword boundary, an IF can get two instructions at each instruction fetch. The IF of the next instruction does not generate a bus cycle to fetch an instruction from memory. Since the next instruction IF also fetches two instructions, the instruction IFs after that do not generate a bus cycle either.

This means that IFs of instructions that are located so they start from the longword boundaries within instructions located in on-chip memory (the position when the bottom two bits of the instruction address are 00 is A1 = 0 and A0 = 0) also fetch two instructions. The IF of the next instruction does not generate a bus cycle. IFs that do not generate bus cycles are written in lower case as 'if'. These 'if's always take one state.

When branching results in a fetch from an instruction located so it starts from the word boundaries (the position when the bottom two bits of the instruction address are 10 is A1 = 1, A0 = 0), the bus cycle of the IF fetches only the specified instruction more than one of said instructions. The IF of the next instruction thus generates a bus cycle, and fetches two instructions. Figure 7.7 illustrates these operations.



Figure 7.7 Relationship Between IF and Location of Instructions in On-Chip Memory

7.4.3 Relationship Between Position of Instructions Located in On-Chip ROM/RAM or On-Chip Memory and Contention Between IF and MA

When an instruction is located in on-chip memory (ROM/RAM) or on-chip cache, there are instruction fetch stages ('if' written in lower case) that do not generate bus cycles as explained in section 7.4.2 above. When an if is in contention with an MA, the slot will not split, as it does when an IF and an MA are in contention, because ifs and MAs can be executed simultaneously. Such slots execute in the number of states the MA requires for memory access, as illustrated in figure 7.8.

When programming, avoid contention of MA and IF whenever possible and pair MAs with ifs to increase the instruction execution speed. Instructions that have 4 (5)-stage pipelines of IF, ID, EX, MA, (WB) prevent stalls when they start from the longword boundaries in on-chip memory (the

position when the bottom 2 bits of instruction address are 00 is A1 = 0 and A0 = 0) because the MA of the instruction falls in the same slot as ifs that follow.



Figure 7.8 Relationship Between the Location of Instructions in On-Chip Memory and Contention Between IF and MA

7.5 Effects of Memory Load Instructions on Pipelines

Instructions that involve loading from memory return data to the destination register during the WB stage that comes at the end of the pipeline. The WB stage of such a load instruction (load instruction 1) will thus come after the EX stage of the instruction that immediately follows it (instruction 2).

When instruction 2 uses the same destination register as load instruction 1, the contents of that register will not be ready, so any slot containing the MA of instruction 1 and EX of instruction 2 will split. The destination register of load instruction 1 is the same as the destination (not the source) of instruction 2, so it splits.

When the destination of load instruction 1 is the status register (SR) and the flag in it is fetched by instruction 2 (as ADDC does), a split occurs. No split occurs, however, in the following cases:

- When instruction 2 is a load instruction and its destination is the same as that of load instruction 1.
- When instruction 2 is Mac @Rm+, @Rn+, and the destination of load instruction 1 are the same.

The number of states in the slot generated by the split is the number of MA cycles plus the number of IF (or if) cycles, as illustrated in figure 7.9. This means the execution speed will be lowered if the instruction that will use the results of the load instruction is placed immediately after the load instruction. The instruction that uses the result of the load instruction will not slow down the program if placed one or more instructions after the load instruction.



Figure 7.9 Effects of Memory Load Instructions on the Pipeline

7.6 Programming Guide

To improve instruction execution speed, consider the following when programming:

- To prevent contention between MA and IF, locate instructions that have MA stages so they start from the longword boundaries of on-chip memory (the position when the bottom two bits of the instruction address are 00 is A1 = 0 and A0 = 0) wherever possible.
- The instruction that immediately follows an instruction that loads from memory should not use the same destination register as the load instruction.
- Locate instructions that use the multiplier nonconsecutively. Also locate nonconsecutively an access to the MACH or MACL register for fetching the results from the multiplier and an instruction that uses the multiplier.

7.7 **Operation of Instruction Pipelines**

This section describes the operation of the instruction pipelines. By combining these with the rules described so far, the way pipelines flow in a program and the number of instruction execution states can be calculated.

In the following figures, "Instruction A" refers to the instruction being described. When "IF" is written in the instruction fetch stage, it may refer to either "IF" or "if". When there is contention between IF and MA, the slot will split, but the manner of the split is not described in the tables, with a few exceptions. When a slot has split, see section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA). Base your response on the rules for pipeline operation given there.

Table 7.1 lists the format for number of instruction stages and execution states:

Туре	Category Stage State Contention		Instruction		
Functional types	Instruction s are catego- rized based on operations	Number of stages in an instruc- tion	Number of execu- tion states when no conten- tion occurs	Contention that occurs	Corresponding instructions represented by mnemonic

Table 7.1 Format for the Number of Stages and Execution States for Instructions

Table 7.2 Number of Instruction Stages and Execution States

Туре	Category	Stage	State	Contention	Instructi	on
Data	Register- register transfer instructions	3	1	_	MOV	#imm,Rn
transfer instructions					MOV	Rm, Rn
					MOVA	@(disp,PC),R0
					MOVT	Rn
					SWAP.B	Rm, Rn
					SWAP.W	Rm, Rn
					XTRCT	Rm,Rn

Туре	Category	Stage	State	Contention	Instruction	
Data	Memory	5	1	Contention occurs	MOV.W	@(disp,PC),Rn
transfer	load			if the instruction	MOV.L	@(disp,PC),Rn
(cont)				immediately after	MOV.B	@Rm,Rn
. ,				this one uses the	MOV.W	@Rm,Rn
				same destination	MOV.L	@Rm,Rn
				MA contends with	MOV.B	@Rm+,Rn
				IF	MOV.W	@Rm+,Rn
					MOV.L	@Rm+,Rn
					MOV.B	@(disp,Rm),R0
					MOV.W	@(disp,Rm),R0
					MOV.L	@(disp,Rm),Rn
					MOV.B	@(R0,Rm),Rn
					MOV.W	@(R0,Rm),Rn
					MOV.L	@(R0,Rm),Rn
					MOV.B	@(disp,GBR),R0
					MOV.W	@(disp,GBR),R0
					MOV.L	@(disp,GBR),R0
	Memory	4	1	• MA contends with	MOV.B	Rm,@Rn
	store			IF	MOV.W	Rm,@Rn
					MOV.L	Rm,@Rn
					MOV.B	Rm,@-Rn
					MOV.W	Rm,@-Rn
					MOV.L	Rm,@-Rn
					MOV.B	R0,@(disp,Rn)
					MOV.W	R0,@(disp,Rn)
					MOV.L	Rm,@(disp,Rn)
					MOV.B	Rm,@(R0,Rn)
					MOV.W	Rm,@(R0,Rn)
					MOV.L	Rm,@(R0,Rn)
			MOV.B	R0,@(disp,GBR)		
			P	MOV.W	R0,@(disp,GBR)	
			MOV.L	R0,@(disp,GBR)		

Table 7.2 Number of Instruction Stages and Execution States (cont)

Туре	Category	Stage	State	С	ontention	Instructio	on s
Arithmetic	Arithmetic	3	1			ADD	Rm, Rn
instructions	instructions					ADD	#imm, Rn
	registers					ADDC	Rm, Rn
	(except					ADDV	Rm, Rn
	ation					CMP/EQ	#imm,R0
	instruc-					CMP/EQ	Rm, Rn
	tions)					CMP/HS	Rm, Rn
						CMP/GE	Rm,Rn
						CMP/HI	Rm,Rn
						CMP/GT	Rm,Rn
						CMP/PZ	Rn
						CMP/PL	Rn
						CMP/STR	Rm,Rn
						DIV1	Rm, Rn
						DIVOS	Rm, Rn
						DIVOU	
						DT	Rn* ³
						EXTS.B	Rm, Rn
						EXTS.W	Rm, Rn
						EXTU.B	Rm, Rn
	, i					EXTU.W	Rm, Rn
						NEG	Rm, Rn
						NEGC	Rm, Rn
						SUB	Rm, Rn
						SUBC	Rm, Rn
•						SUBV	Rm, Rn
	Multiply/ accumulate instructions	7/8*1	3/(2)* ²	•	Multiplier contention occurs when an instruction that uses the multiplier follows a MAC instruction	MAC.W	@Rm+,@Rn+
				•	MA contends with IF		

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Notes 1. In the SH-2 CPU, multiply/accumulate instructions are 7 stages, multiply instructions 6 stages; in the SH-1 CPU, multiply/accumulate instructions are 8 stages, multiply instructions 7 stages

2. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

3. SH-2 CPU instructions

Туре	Category	Stage	State	Contention	Instruction	n
Arithmetic instructions (cont)	Double- length multiply/ accumulate instruction (SH-2 CPU only)	9	3/(2 to 4)* ²	 Multiplier contention occurs when an instruction that uses the multiplier follows a MAC instruction 	MAC.L	@Rm+,@Rn+* ³
				MA contends with IF		
	Multiplic- ation instructions	6/7* ¹	1 to 3* ²	• Multiplier contention occurs when an instruc- tion that uses the multiplier follows a MUL instruction	MULS.W MULU.W	Rm, Rn Rm, Rn
				 MA contends with IF 		
	Double- length multiply/ accumulate instruction (SH-2 CPU only)	9	2 to 4* ²	 Multiplier contention occurs when an instruction that uses the multiplier follows a MAC instruction MA contends with IF 	DMULS.L DMULU.L MUL.L	Rm, Rn* ³ Rm, Rn* ³ Rm, Rn* ³
Logic operation instructions	Register- register logic operation instructions	3	1		AND AND NOT OR OR TST TST XOR XOR	Rm, Rn #imm, RO Rm, Rn Rm, Rn #imm, RO Rm, Rn #imm, RO Rm, Rn #imm, RO

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Notes 1. In the SH-2 CPU, multiply/accumulate instructions are 7 stages, multiply instructions 6 stages; in the SH-1 CPU, multiply/accumulate instructions are 8 stages, multiply instructions 7 stages

2. The normal minimum number of execution states (The number in parentheses is the number of cycles when there is contention with following instructions)

3. SH-2 CPU instructions

Туре	Category	Stage	State	Contention	Instruct	ion
Logic	Memory logic	6	3	MA contends	AND.B	<pre>#imm,@(R0,GBR)</pre>
operation	operations			with IF	OR.B	<pre>#imm,@(R0,GBR)</pre>
(cont)					TST.B	<pre>#imm,@(R0,GBR)</pre>
					XOR.B	<pre>#imm,@(R0,GBR)</pre>
	TAS instruction	6	4	 MA contends with IF 	TAS.B	@Rn
Shift	Shift	3	1		ROTL	Rn
instructions	instructions				ROTR	Rn
					ROTCL	Rn
					ROTCR	Rn
					SHAL	Rn
					SHAR	Rn
					SHLL	Rn
					SHLR	Rn
					SHLL2	Rn
					SHLR2	Rn
					SHLL8	Rn
					SHLR8	Rn
					SHLL16	Rn
					SHLR16	Rn
Branch	Conditional	3	3/1*4		BF	label
Instructions	instructions				BT	label
	Delayed	3	2/1* ⁴		BF/S	label* ³
	branch instructions (SH-2 CPU only)				BT/S	label* ³
	Unconditional	3	2		BRA	label
	branch				BRAF	Rm* ³
	Instructions				BSR	label
					BSRF	Rm* ³
					JMP	@Rm
					JSR	@Rm
					RTS	

Table 7.2 Number of Instruction Stages and Execution States (cont)

Notes 3. SH-2 CPU instruction

4. One state when there is no branch

Туре	Category	Stage	State	Contention	Instruction	
System	System	3	1		CLRT	
control instructions	control ALU instructions				LDC	Rm, SR
					LDC	Rm, GBR
					LDC	Rm, VBR
					LDS	Rm, PR
					NOP	
					SETT	
					STC	SR, Rn
					STC	GBR, Rn
					STC	VBR, Rn
					STS	PR, Rn
	LDC.L	5	3	Contention occurs	LDC.L	@Rm+,SR
	instruction			when an	LDC.L	@Rm+,GBR
				uses the same	LDC.L	@Rm+,VBR
				destination		
				immediately after		
				this instruction		
				• MA contends with		
	STC.L instructions	4	2	MA contends with	STC.L	SR. @-Rn
				IF	STC.L	GBR . @-Rn
					STC.L	VBR, @-Rn
	LDS.L	5	1	Contention occurs	LDS L	@Rm+ . PR
	instructions (PR)	·	•	when an	20012	
				instruction that		
				destination		
				register is placed		
				immediately after		
				MA contends with		
				IF		
	STS.L	4	1	• MA contends with	STS.L	PR,@-Rn
	(PR)			IF		

 Table 7.2
 Number of Instruction Stages and Execution States (cont)

Туре	Category	Stage	State	Contention	Instruction	
System	Register → MAC transfer instruction	4	1	Contention occurs	CLRMAC	
control instructions (cont)					LDS	Rm, MACH
				MA contends with IF	LDS	Rm, MACL
	Memory → MAC transfer instructions	4	1	Contention occurs	LDS.L	@Rm+,MACH
				with multiplier	LDS.L	@Rm+,MACL
				MA contends with IF		
	MAC → register transfer instruction	5	1	Contention occurs	STS	MACH, Rn
				with multiplier	STS	MACL, Rn
				Contention occurs		
				instruction that		
				uses the same		
				destination		
				immediately after		
				this instruction		
				 MA contends with IF 		
	MAC → memory transfer instruction	4	1	Contention occurs	STS.L	MACH, @-Rn
				with multiplier	STS.L	MACL, @-Rn
				 MA contends with IF 		
	RTE	5	4		RTE	
	Instruction					
	TRAP instruction	9	8		TRAPA	#imm
	SLEEP instruction	3	3		SLEEP	

Table 7.2 Number of Instruction Stages and Execution States (cont)

7.7.1 Data Transfer Instructions

Register-Register Transfer Instructions: Include the following instruction types:

- MOV #imm, Rn
- MOV Rm, Rn
- MOVA @(disp, PC), R0
- MOVT Rn
- SWAP.B Rm, Rn
- SWAP.W Rm, Rn
- XTRCT Rm, Rn



Figure 7.10 Register-Register Transfer Instruction Pipeline

Operation: The pipeline ends after three stages: IF, ID, and EX. Data is transferred in the EX stage via the ALU.

Memory Load Instructions: Include the following instruction types:

- MOV.W @(disp, PC), Rn
- MOV.L @(disp, PC), Rn
- MOV.B @Rm, Rn
- MOV.W @Rm, Rn
- MOV.L @Rm, Rn
- MOV.B @Rm+, Rn
- MOV.W @Rm+, Rn
- MOV.L @Rm+, Rn
- MOV.B @(disp, Rm), R0
- MOV.W @(disp, Rm), R0
- MOV.L @(disp, Rm), Rn
- MOV.B @(R0, Rm), Rn
- MOV.W @(R0, Rm), Rn
- MOV.L @(R0, Rm), Rn
- MOV.B @(disp, GBR), R0
- MOV.W @(disp, GBR), R0
- MOV.L @(disp, GBR), R0

	↔	↔	+	←	↔	← : Slot
Instruction A	IF	ID	EX	MB	WB	
Next instruction		IF	ID	EX	•••••	
Third instruction			IF	ID	EX	
•••••						

Figure 7.11 Memory Load Instruction Pipeline

Operation: The pipeline has five stages: IF, ID, EX, MA, and WB (figure 7.11). If an instruction that uses the same destination register as this instruction is placed immediately after it, contention will occur. (See Section 7.5, Effects of Memory Load Instructions on Pipelines.)

Memory Store Instructions: Include the following instruction types:

- MOV.B Rm, @Rn
- MOV.W Rm,@Rn
- MOV.L Rm, @Rn
- MOV.B Rm, @–Rn
- MOV.W Rm, @-Rn
- MOV.L Rm, @-Rn
- MOV.B R0, @(disp, Rn)
- MOV.W R0, @(disp, Rn)
- MOV.L Rm, @(disp, Rn)
- MOV.B Rm, @(R0, Rn)
- MOV.W Rm, @(R0, Rn)
- MOV.L Rm, @(R0, Rn)
- MOV.B R0, @(disp, GBR)
- MOV.W R0, @(disp, GBR)
- MOV.L R0, @(disp, GBR)

	↔	↔	<►	↔	↔	← : Slot
Instruction A	IF	ID	EX	MA		
Next instruction		IF	ID	EX	•••••	
Third instruction			IF	ID	ΕX	
•••••						

Figure 7.12 Memory Store Instruction Pipeline

Operation: The pipeline has four stages: IF, ID, EX, and MA (figure 7.12). Data is not returned to the register so there is no WB stage.

7.7.2 Arithmetic Instructions

Arithmetic Instructions between Registers (Except Multiplication Instructions): Include the following instruction types:

•	ADD	Rm, Rn	
•	ADD	#imm, R	tn
•	ADDC	Rm, Rn	
•	ADDV	Rm, Rn	
•	CMP/EQ	#imm, R	k 0
•	CMP/EQ	Rm, Rn	
•	CMP/HS	Rm, Rn	
•	CMP/GE	Rm, Rn	
•	CMP/HI	Rm, Rn	
•	CMP/GT	Rm, Rn	
•	CMP/PZ	Rn	
•	CMP/PL	Rn	
•	CMP/STR	Rm, Rn	
•	DIV1	Rm, Rn	
•	DIV0S	Rm, Rn	
•	DIV0U		
•	DT	Rn	(SH-2 CPU only)
•	EXTS.B	Rm, Rn	
•	EXTS.W	Rm, Rn	
•	EXTU.B	Rm, Rn	
•	EXTU.W	Rm, Rn	
•	NEG	Rm, Rn	
•	NEGC	Rm, Rn	
•	SUB	Rm, Rn	
•	SUBC	Rm, Rn	
	A		

• SUBV Rm, Rn



Figure 7.13 Pipeline for Arithmetic Instructions between Registers Except Multiplication Instructions

Operation: The pipeline has three stages: IF, ID, and EX (figure 8.13). The data operation is completed in the EX stage via the ALU.
Multiply/Accumulate Instruction (SH-1 CPU): Includes the following instruction type:

• MAC.W @Rm+, @Rn+

	+	+		↔	+	+	↔	↔
MAC.W	IF	ID	EX	MA	MA	mm	mm	mm
Next instruction		IF		ID	EX	MA	WB	
Third instruction				IF	ID	EX	MA	WB

Figure 7.14 Multiply/Accumulate Instruction Pipeline

Operation: The pipeline has eight stages: IF, ID, EX, MA, MA, mm, mm, and mm (figure 8.14). The second MA reads the memory and accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for three cycles after the final MA ends, regardless of slot. The ID of the instruction after the MAC.W instruction is stalled for one slot. The two MAs of the MAC.W instruction, when they contend with IF, split the slots as described in section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier follows the MAC.W instruction, the MAC.W instruction may be considered to be five-stage pipeline instructions of IF, ID, EX, MA, and MA. In such cases, the ID of the next instruction simply stalls one slot and thereafter the pipeline operates normally. When an instruction that uses the multiplier comes after the MAC.W instruction, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after another MAC.W instruction
- 2. When a MULS.W instruction is located immediately after a MAC.W instruction
- 3. When an STS (register) instruction is located immediately after a MAC.W instruction
- 4. When an STS.L (memory) instruction is located immediately after a MAC.W instruction
- 5. When an LDS (register) instruction is located immediately after a MAC.W instruction
- 6. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction

1. When a MAC.W instruction is located immediately after another MAC.W instruction

When the second MA of a MAC.W instruction contends with an mm generated by a preceding multiplier-type instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If one or more instruction not related to the multiplier is located between the MAC.W instructions, multiplier contention between MAC instructions does not cause stalls (figure 7.15).

	+	+	+	+	↔	↔	<		+	+		Slot
MAC.W	IF	ID	EX	MA	MA	mm	mm	mm				
MAC.W		IF		ID	EX	MA	M	—A	mm	mm	mm	n
Third instruction				IF		ID	ΕX		MA	•••••		
	↔	↔	↔	↔	↔	+	↔	↔	↔	↔	↔	← : Slo
MAC.W	IF	ID	EX	MA	MA	mm	mm	mm				
Other instruction		IF		ID	EX	MA	WB					
				IF	ID	EX	MA	MA	mm	mm	mm	
MAC.W												

Figure 7.15 Unrelated Instructions between MAC.W Instructions

Sometimes consecutive MAC.Ws may not have multiplier contention even when MA and IF contention causes misalignment of instruction execution. Figure 7.16 illustrates a case of this type. This figure assumes MA and IF contention.

MAC.W	if	ID	EX	MA	MA	mm	mm	mm]			
MAC.W		IF		ID	EX	MA		MA	mm	mm	mm	i .
MAC.W				if			ID	ΕX	MA	М—	—A	mm mm mm
MAC.W							IF		ID	ΕX		MA M—A mm …

Figure 7.16 Consecutive MAC.Ws without Misalignment

When the second MA of the MAC.W instruction is extended until the mm ends, contention between MA and IF will split the slot, as usual. Figure 7.17 illustrates a case of this type. This figure assumes MA and IF contention.



Figure 7.17 MA and IF Contention

2. When a MULS.W instructions is located immediately after a MAC.W instruction

A MULS.W instruction has an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with an operating MAC instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.18) to create a single slot. When two or more instructions not related to the multiplier come between the MAC.W and MULS.W instructions, MAC.W and MULS.W contention does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

	↔	↔	↔	↔	↔	<		>	↔	↔	↔		↔	<►:	Slot
MAC.W	IF	ID	EX	MA	MA	mm	mm	mm							
MULS.W		IF		ID	EX	M		—A	mm	mm	mm				
Other instruction				IF	ID	EX			MA						
														÷	
	<►	↔	↔	↔	<+>	<►	<	>	<►	↔	↔	↔	+		Slot
MAC.W	IF	ID	EX	MA	MA	mm	mm	mm							
Other instruction		IF		ID	EX										
MULS.W				IF	ID	ΕX	M	—A	mm	mm	mm				
Other instruction					IF	ID	EX	······	MA						
	+	↔	+	+			+	+		+	+	≁ ►	4	+ •:	Slot
MAC.W	IF	ID	EX	MA	MA	mm	mm	mm							
Other instruction		IF		ID	ΕX	MA	WB								
Other instruction				IF	ID	ΕX	MA	WB							
MULS.W					IF	ID	ΕX	MA	mm	mm	mm				
Other instruction						IF	ID	ΕX	MA	•••••					

Figure 7.18 MULS.W Instruction Immediately After a MAC.W Instruction

3. When an STS (register) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.19) to create a single slot. The MA of the STS contends with the IF. Figure 7.19 illustrates how this occurs, assuming MA and IF contention.

	↔	+	↔	<	>	↔	.			>	<►			+ •	+►:	Slot
MAC.W	IF	ID	EX	MA		MA	mm	mm	mm							
STS		if			ID	EX	M		—A	WB						
Other instruction					IF	ID	_			ΕX	MA					
Other instruction						if		—		ID	ΕX					
Other instruction										IF	ID	ΕX	.			
	↔	↔	↔	↔	↓	>	∢		→	≁ ►	-	• 🕂	▶ ◄	▶ ◄		Slot
MAC.W	if	ID	EX	MA	MA	mm	mm	mm]							
STS		IF		ID		EX	M—	—_A	WB							
Other instruction				if		ID	EX									
Other instruction						IF	ID		ΕX							
Other instruction							if		ID	ΕX	••••					

Figure 7.19 STS (Register) Instruction Immediately After a MAC.W Instruction

4. When an STS.L (memory) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until one state after the mm ends (the M—A shown in the dotted line box in figure 7.20) to create a single slot. The MA of the STS contends with the IF. Figure 7.20 illustrates how this occurs, assuming MA and IF contention.

	↔		↔		>	+						+	+	>	≁ ►:	Slot
MAC.W	IF	ID	EX	MA		MA	mm	mm	mm							
STS.L		if			ID	ΕX	M-			—A	WB					
Other instruction					IF	ID	—				ΕX	MA				
Other instruction						if			—		ID	ΕX				
Other instruction											IF	ID	EX	••••		
	+	+	↔	+	◄					+ >	+	4>	• ••	↔	<►:	Slot
MAC.W	≁ ► if	↔ ID	↔ EX	↔ MA	▲ MA	→ mm	▲	mm	►]	4	4>	4>	• ••	4>	 :	: Slot
MAC.W STS.L	↔ if	↓ ID IF	↔ EX	MA ID	▲ MA	mm EX	▲ .mm. .M—	.mm:	►] A			+ •	• ••	4	+ •:	: Slot
MAC.W STS.L Other instruction	<mark>↔</mark> if	ID IF	EX EX	→ MA ID if	▲	mm EX ID	■ mm M— EX	. <u>mm</u> :	►] A	+	4 •	4 •	• ••	+	↔ :	: Slot
MAC.W STS.L Other instruction Other instruction	↔ if	↔ ID IF	↔ EX	→ MA ID if	▲ MA —	mm EX ID IF	■ mm M EX ID	<u>.mm</u> :	►] A	↔ EX	+	~	• ••	+ •	∢ ►:	Slot
MAC.W STS.L Other instruction Other instruction Other instruction	↔ if	ID IF	EX EX	MA ID if	▲ MA —	mm EX ID IF	M— EX ID	<u>.mm:</u> 	A	↔ EX ID	↔	••	• ••	+	↔ :	Slot

Figure 7.20 STS.L (Memory) Instruction Immediately After a MAC.W Instruction

5. When an LDS (register) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.21) to create a single slot. The MA of this LDS contends with IF. Figure 7.21 illustrates how this occurs, assuming MA and IF contention.

	↔	+>	<+>	<	>	+ >	<			>	+	+ •	+>∢	▶ ◄	⊦►:	Slot
MAC.W	IF	ID	ΕX	MA		MA	mm	mm	mm							
LDS		if			ID	EX	M-		—A							
Other instruction					IF	ID		_		ΕX	MA					
Other instruction						if			—	ID	ΕX					
Other instruction										IF	ID	EX ·	••••			
			↔		◄			>	+	↔	\Rightarrow			▶ ◀	►:	Slot
MAC.W	if	ID	ΕX	MA	MA	mm	mm	mm								
LDS		IF		ID		EX	M	—A	÷							
Other instruction				if		ID	EX									
Other instruction						IF	ID		ΕX							
Other instruction							if	—	ID	ΕX						

Figure 7.21 LDS (Register) Instruction Immediately After a MAC.W Instruction

6. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.22) to create a single slot. The MA of the LDS contends with IF. Figure 7.22 illustrates how this occurs, assuming MA and IF contention.

	↔	↔	↔	-		↔	◀				~	* 	→ : S	lot
MAC.W	IF	ID	ΕX	MA		MA	mm.	mm	mm]				
LDS.L		if			ID	ΕX	M—		—A					
Other instruction					IF	ID		—	_	ΕX	MA			
Other instruction						if				ID	EX			
Other instruction										IF	ID EX ··			
	+ >	<►			•			>	+	+ >		• ••	↔ : 5	Slot
MAC.W	▲ ► if	↔ ID	← EX	→ MA	▲ MA	► mm	→	-	≁ ►]	4>	↔ ↔	• ••	↔ : 5	Slot
MAC.W	← if	↔ ID if	↔ EX	↔ MA ID	MA	mm EX	→ mm M—	► A	*	4	~	• ••	↔ : §	Slot
MAC.W LDS.L Other instruction	← if	↓ ID if	↔ EX	↔ MA ID if	▲ MA —	mm EX ID	<pre> mm M→ EX </pre>	► A	~	4	+> + >	• •••	↔ : 5	Slot
MAC.W LDS.L Other instruction Other instruction	← if	▲ ► ID if	← EX	→ MA ID if	▲ MA —	mm EX ID IF	M M EX ID	► 	↔	↔ MA	+> +>	• ••	← : S	Slot
MAC.W LDS.L Other instruction Other instruction Other instruction	← if	↔ ID if	↔ EX	MA ID if	MA —	mm EX ID IF	M EX ID if	<u></u> A	EX ID	▲ ► MA EX	↔ ↔	• ••	← : S	Slot

Figure 7.22 LDS.L (Memory) Instruction Immediately After a MAC.W Instruction

Multiply/Accumulate Instruction (SH-2 CPU): Includes the following instruction type:

• MAC.W @Rm+, @Rn+

	✦	↔	≁ ►	↔	↔	↔	↔	≁ ►:	Slot
MAC.W	IF	ID	ΕX	MA	MA	mm	mm]	
Next instruction		IF		ID	EX	MA	WB		
Third instruction				IF	ID	ΕX	MA	WB	

Figure 7.23 Multiply/Accumulate Instruction Pipeline

Operation: The pipeline has seven stages: IF, ID, EX, MA, MA, mm and mm (figure 7.23). The second MA reads the memory and accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for two cycles after the final MA ends, regardless of slot. The ID of the instruction after the MAC.W instruction is stalled for one slot. The two MAs of the MAC.W instruction, when they contend with IF, split the slots as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier follows the MAC.W instruction, the MAC.W instruction may be considered to be a five-stage pipeline instructions of IF, ID, EX, MA, and MA. In such cases, the ID of the next instruction simply stalls one slot and thereafter the pipeline operates normally. When an instruction that uses the multiplier comes after the MAC.W instruction, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after another MAC.W instruction
- 2. When a MAC.L instruction is located immediately after a MAC.W instruction
- 3. When a MULS.W instruction is located immediately after a MAC.W instruction
- 4. When a DMULS.L instruction is located immediately after a MAC.W instruction
- 5. When an STS (register) instruction is located immediately after a MAC.W instruction
- 6. When an STS.L (memory) instruction is located immediately after a MAC.W instruction
- 7. When an LDS (register) instruction is located immediately after a MAC.W instruction
- 8. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction

1. When a MAC.W instruction is located immediately after another MAC.W instruction

The second MA of a MAC.W instruction does not contend with an mm generated by a preceding multiplication instruction.



Figure 7.24 MAC.W Instruction That Immediately Follows Another MAC.W instruction

Sometimes consecutive MAC.Ws may have misalignment of instruction execution caused by MA and IF contention. Figure 7.25 illustrates a case of this type. This figure assumes MA and IF contention.



Figure 7.25 Consecutive MAC.Ws with Misalignment

												 	•		
	↔	↔	↔	<u>الم</u>	>	+	+	+	<	>	↔	 <►	↔	: Slo	ot
MAC.W	IF	ID	EX	MA		MA	mm	mm]						
MAC.W		if			ID	EX	MA	MA	mm	mm					
Other instruction					IF		ID		ΕX	MA	••••				
Other instruction							if		ID	EX	••••				
Other instruction									IF						

When the second MA of the MAC.W instruction contends with IF, the slot will split as usual. Figure 7.26 illustrates a case of this type. This figure assumes MA and IF contention.

Figure 7.26 MA and IF Contention

2. When a MAC.L instruction is located immediately after a MAC.W instruction

The second MA of a MAC.W instruction does not contend with an mm generated by a preceding multiplication instruction (figure 7.27).

	↔	↔		↔	← Slot						
MAC.W	IF	ID	EX	MA	MA	mm	mm			•	
MAC.L		IF	_	ID	EX	MA	MA	mm	mm	mm	mm
Third instruction				IF		ID	ΕX	MA	••••		
•••••											

Figure 7.27 MAC.L Instructions Immediately After a MAC.W Instruction

3. When a MULS.W instruction is located immediately after a MAC.W instruction

MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with an operating MAC.W instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.28) to create a single slot. When one or more instructions not related to the multiplier come between the MAC.W and MULS.W instructions, MAC.W and MULS.W contention does not cause stalling. There is no MULS.W MA contention while the MAC.W instruction multiplier is operating (mm). When the MULS.W MA and IF contend, the slot is split.

	<►	<►	↔	.: ★ →	↔	◄	>	↔	↔	↔		↔	◄	▶ ◄	►: 5	Slot
MAC.W	IF	ID	EX	MA	MA	mm	mm									
MULS.W		IF		ID	EX	M	—A	mm	mm							
Other instruction				IF	ID	EX	_	MA	••••							
															.	
	+				+			~			• ••	• +>	•	→ :	Slot	
MAC.W	← IF	↔ ID	↔ EX	↔ MA	← ► MA	→ mm		.			• ••	• ••	•	→:	Slot	
MAC.W Other instruction	↔ IF	↔ ID IF	↔ EX	↔ MA ID	→ MA EX	↔ mm	 	+	+	~	• ••	•	•	►:	Slot	
MAC.W Other instruction MULS.W	▲ ► IF	ID IF	↔ EX	→ MA ID IF	→ MA EX ID	↔ mm EX	→→ mm MA	o → mm	→ mm		• ••	•	•	→ :	Slot	
MAC.W Other instruction MULS.W Other instruction	↔ IF	ID IF	EX	MA ID IF	MA EX ID IF	→ mm EX ID	MA EX	mm MA	→ mm		• ••	• ••	•	→ :	Slot	
MAC.W Other instruction MULS.W Other instruction	↔ IF	ID IF	EX EX	MA ID IF	MA EX ID IF	mm EX ID	MA EX	mm MA	→ mm 			•	•	►:	Slot	

Figure 7.28 MULS.W Instruction Immediately After a MAC.W Instruction

4. When a DMULS.L instruction is located immediately after a MAC.W instruction

DMULS.L instructions have an MA stage for accessing the multiplier, but there is no DMULS.L MA contention while the MAC.W instruction multiplier is operating (mm). When the DMULS.L MA and IF contend, the slot is split (figure 7.29).

	↔	∢ ►	≁ ►	<►	∢ ►		•		≁ ►	<►	↔	↔	↔	<+>:	Slot
MAC.W	IF	ID	ΕX	MA	MA	mm	mm]							
DMULS.L		IF		ID	ΕX	MA	MA	mm	mm	mm	mm				
Other instruction				IF		ID	ΕX	MA							

Figure 7.29 DMULS.L Instructions Immediately After a MAC.W Instruction

5. When an STS (register) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.30) to create a single slot. The MA of the STS contends with the IF. Figure 7.30 illustrates how this occurs, assuming MA and IF contention.

							_								~
				-	>	+				+	+	+	+	+	: 5
MAC.W	IF	ID	EX	MA		MA	mm	mm							
STS		if			ID	ΕX	М—	—A	WB						
struction					IF	ID	—		EΧ	MA					
struction						if	_		ID	ΕX					
struction									IF	ID	ΕX	••••			
•••••															
	€₽	+	-	↔	◀	>	+	+	+	+	←	+	↔	: Slo	t
MAC.W	if	ID	EX	MA	MA	mm	mm								
STS		IF		ID		EX	MA	WB							
struction				if		ID	EX								
struction struction				if		ID IF	EX ID	EX	MA						
struction struction struction				if		ID IF	EX ID if	EX ID	MA EX						
struction struction struction 				if		ID IF	EX ID if	EX ID	MA EX						
	MAC.W STS struction struction struction MAC.W STS	MAC.W IF STS struction struction struction MAC.W if STS	MAC.W IF ID STS if struction struction struction 	MAC.W IF ID EX STS if struction struction struction 	MAC.W IF ID EX MA STS if — — struction struction struction MAC.W if ID EX MA STS IF — ID	MAC.W IF ID EX MA — STS if — — ID struction struction struction MAC.W if ID EX MA MA STS IF — ID —	MAC.W IF ID EX MA — MA STS if — — ID EX struction IF ID struction if mAC.W if ID EX MA MA mm STS IF — ID — EX	MAC.W IF ID EX MA — MA mm STS if — — ID EX M— struction IF ID — struction if — MAC.W if ID EX MA MA mm mm STS IF — ID — EX MA	MAC.W IF ID EX MA — MA mm mm STS if — ID EX MA — MA mm mm struction IF ID — A struction if — - struction Struction if — MAC.W if ID EX MA MA mm mm STS IF — ID — EX MA WB	MAC.W IF ID EX MA MA mm mm STS if - - ID EX M—A WB struction IF ID - - EX struction IF ID - - EX struction IF ID - - ID struction IF ID - - ID MAC.W if ID EX MA MA mm STS IF - ID - EX	MAC.W IF ID EX MA - MA mm mm STS if - ID EX MA - ID EX MA IF ID - EX MA Struction IF ID - ID EX MAC.W IF ID EX MA - ID EX MAC.W IF ID EX MAK MA MA MAK MA MA MAK MA MAK MA MA	MAC.W IF ID EX MA - MA mm mm STS if - ID EX MA - ID EX MA IF ID - EX MA IF ID - ID EX IF ID - ID EX IF ID EX Struction IF ID EX WAC.W if ID EX IF ID - EX MAC.W if ID EX IF ID - EX MAX WB	Imac.w IF ID EX MA — MA mm mm STS if — ID EX MA — MA mm mm struction IF ID — EX MA struction IF ID — ID EX IF ID — EX MA IF ID EX Struction IF ID EX IF ID EX IF ID EX MAC.W if ID EX MA MA mm mm STS IF — ID — EX MA WB	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$4 \rightarrow 4 \rightarrow$

Figure 7.30 STS (Register) Instruction Immediately After a MAC.W Instruction

6. When an STS.L (memory) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the memory and the multiplier and writing to memory is added to the STS instruction, as described later. Figure 7.31 illustrates how this occurs, assuming MA and IF contention.

									4						Slot
															5101
MAC.W IF	טו	EX	MA		MA	<u>:mm</u>	mm :								
STS.L	if		_	ID	ΕX	M	—A								
Other instruction				IF	ID	_		ΕX	MA						
Other instruction					if		—	ID	ΕX						
Other instruction								IF	ID	ΕX					
↔	<►	↔	↔	◀	>	←>	↔	≁ ►	+	<►	↔	↔	: Slot	t	
MAC.W if	ID	EX	MA	MA	mm	mm									
STS.L	IF		ID	_	ΕX	MA									
Other instruction			if		ID	EX									
Other instruction					IF	ID	EX								
Other instruction						if	ID	ΕX	••••						

Figure 7.31 STS.L (Memory) Instruction Immediately After a MAC.W Instruction

7. When an LDS (register) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.32) to create a single slot. The MA of this LDS contends with IF. Figure 7.32 illustrates how this occurs, assuming MA and IF contention.

	◄	► 	-	-		•	· .	······		↔		↔	↔	↔	: Slot
MAC.W	/ 16	= ID	EX	MA		MA	mm	mm							н х
LDS	3	if			ID	ΕX	М—	—A							
Other instructior	ı				iF	ID			ΕX	MA					
Other instruction	۱					if			ID	ΕX					
Other instruction	ו								IF	ID	EX	••••			
	•														
														~	
	-	► + ►		+		>	•	~	+		+	4>	+	: Sic	ot
MAC.W	/ i1	i ID	EΧ	MA	MA	mm	mm								
LDS	3	IF		ID		EX	MA								
Other instruction	۱			if	, .	ID	EX								
Other instruction	۱					١F	ID	ΕX							
Other instructior	ı						if	ID	ΕX						
	•														

Figure 7.32 LDS (Register) Instruction Immediately After a MAC.W Instruction

8. When an LDS.L (memory) instruction is located immediately after a MAC.W instruction

When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.33) to create a single slot. The MA of the LDS contends with IF. Figure 7.33 illustrates how this occurs, assuming MA and IF contention.

	←	↔	↔	◄	>	↔	◄			↔	↔	↔	≁ ►	-	►: \$	Slot
MAC.W	IF	ID	ΕX	MA		MA	mm	mm								
LDS.L		if	_	_	ID	EX	M	—A								
Other instruction					IF	ID			ΕX							
Other instruction						if			ID	ΕX						
Other instruction									IF	ID	ΕX	••••				
			4		_							4			Plat	
	+	+			-		+	.		+>	↔	↔	4>	: :	Slot	
MAC.W	← ► if	↔ ID	← EX	▲► MA	∢ MA	→ mm	↔ mm	.	4	+		<→	4	•::	Slot	
MAC.W LDS.L	← ► if	↔ ID IF	↔ EX	↔ MA ID	MA	mm EX	↔ mm MA	.	↔	+	+	4>	+ >	• : :	Slot	
MAC.W LDS.L Other instruction	← if	↓ ID IF	↔ EX	▲ ► MA ID if	▲ MA — —	mm EX ID	↔ mm MA EX		↔	+	+	↔	4	• : :	Slot	
MAC.W LDS.L Other instruction Other instruction	4 ► if	ID IF	EX	MA ID if	▲ MA —	mm EX ID IF	↔ mm MA EX ID	EX	≁ ►	+	+	••	+	. : :	Slot	
MAC.W LDS.L Other instruction Other instruction Other instruction	↓ if	ID IF	EX EX	MA ID if	▲ MA —	mm EX ID IF	★★ mm MA EX ID if	EX ID	↔ EX	•••	••	••	4 •	• : :	Slot	
MAC.W LDS.L Other instruction Other instruction Other instruction	4 ► if	ID IF	EX EX	MA ID if	▲ MA —	mm EX ID IF	MA MA EX ID if	EX ID	€X	•••	••	••	<→	. : :	Slot	

Figure 7.33 LDS.L (Memory) Instruction Immediately After a MAC.W Instruction

Double-Length Multiply/Accumulate Instruction (SH-2 CPU): Includes the following instruction type:

- +> +> +> +> +> +> +> +> : Slot MAC.L ID IF EX MA MA mm mm mm mm IF ID EX MA WB Next instruction IF ID EX Third instruction MA WB
- MAC.L @Rm+, @Rn+ (SH-2 CPU only)

Figure 7.34 Multiply/Accumulate Instruction Pipeline

Operation: The pipeline has nine stages: IF, ID, EX, MA, MA, mm, mm, and mm (figure 7.34). The second MA reads the memory and accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for four cycles after the final MA ends, regardless of a slot. The ID of the instruction after the MAC.L instruction is stalled for one slot. The two MAs of the MAC.L instruction, when they contend with IF, split the slots as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier follows the MAC.L instruction, the MAC.L instruction may be considered to be five-stage pipeline instructions of IF, ID, EX, MA, and MA. In such cases, the ID of the next instruction simply stalls one slot and thereafter the pipeline operates normally. When an instruction that uses the multiplier comes after the MAC.L instruction, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.L instruction is located immediately after another MAC.L instruction
- 2. When a MAC.W instruction is located immediately after a MAC.L instruction
- 3. When a DMULS.L instruction is located immediately after a MAC.L instruction
- 4. When a MULS.W instruction is located immediately after a MAC.L instruction
- 5. When an STS (register) instruction is located immediately after a MAC.L instruction
- 6. When an STS.L (memory) instruction is located immediately after a MAC.L instruction
- 7. When an LDS (register) instruction is located immediately after a MAC.L instruction
- 8. When an LDS.L (memory) instruction is located immediately after a MAC.L instruction

1. When a MAC.L instruction is located immediately after another MAC.L instruction

When the second MA of the MAC.L instruction contends with the mm produced by the previous multiplication instruction, the MA bus cycle is extended until the mm ends (the M—A shown in the dotted line box in figure 7.35) to create a single slot. When two or more instructions that do not use the multiplier occur between two MAC.L instructions, the stall caused by multiplier contention between MAC.L instructions is eliminated.

	MAC.L	IF	ID	ΕX	MA	MA	mm	mm	mm.	mm]				
	MAC.L		IF		ID	EX	MA	M		—A	mm	mm	mm	mm	
Third in	struction				IF		ID	ΕX			MA				
	•••••														
		↔	+	+		↔	↔	↔	↔	↔	~	↔	+	. ◄► : :	Slo
	MAC.L	↔ F	↔ ID	↔ EX	→ MA	→→ MA	→ mm	→→ mm	↔ mm	↔ mm	+ >]		4 •		Slo
Other in	MAC.L	↓ IF	↔ ID IF	↔ EX	▲ ► MA ID	▲ ► MA EX	→ mm MA	↔ mm WB	↔ mm	↔	~>]	+	4>	. ←► : :	Slo
Other in: Other in:	MAC.L struction struction	↔ IF	↔ ID IF	↔ EX	MA ID IF	MA EX ID	→ mm MA EX	→ mm WB MA	→ mm WB	↔ 	~ >	+ •	4	 → : \$ 	Slo
Other in: Other in:	MAC.L struction struction MAC.L	↔ IF	↔ ID IF	↔ EX -	MA ID IF	MA EX ID IF	→ mm MA EX ID	→ mm WB MA EX	↔ mm WB MA	↔ mm.	→→] mm	↔ mm	↔ mm	• → : : \$ mm	Slo

Figure 7.35 MAC.L Instruction Immediately After Another MAC.L Instruction

Sometimes consecutive MAC.Ls may have less multiplier contention even when there is misalignment of instruction execution caused by MA and IF contention. Figure 7.36 illustrates a case of this type, assuming MA and IF contention.

		+	+		+			-	>	~				+	+	: SIC	ot
MAC.L	if	ID	EX	MA	MA	mm	mm	mm	mm	<u>.</u>							
MAC.L		IF		ID	EX	MA		М	—A	mm	mm	mm	mm				
MAC.L				if			ID	EX		MA	M		—A	mm	mm	mm	mm
MAC.L							IF	—		ID	EX		—	MA			

Figure 7.36 Consecutive MAC.Ls with Misalignment

When the second MA of the MAC.L instruction is extended to the end of the mm, contention between the MA and IF will split the slot in the usual way. Figure 7.37 illustrates a case of this type, assuming MA and IF contention.





2. When a MAC.W instruction is located immediately after a MAC.L instruction

When the second MA of the MAC.W instruction contends with the mm produced by the previous multiplication instruction, the MA bus cycle is extended until the mm ends (the M— A shown in the dotted line box in figure 7.38) to create a single slot. When two or more instructions that do not use the multiplier occur between the MAC.L and MAC.W instructions, the stall caused by multiplier contention between MAC.L instructions is eliminated.

		↔	↔	↔	↔	↔	◀		>	↔	↔ : S	Slot
MAC.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm			
MAC.W		IF		ID	EX	MA	MA-		—_A	mm	mm	
Third instruction				IF		ID	ΕX			MA	•••••	
	↔		+	+	+			↔	↔		→ : S	Slot
MAC.L	↔ IF	↔ ID	↔ EX	↔ MA	→ MA	↔ mm	↔ mm	↔ mm	→	↔	∢ ► : S	Slot
MAC.L	↓ IF	↔ ID IF	↔ EX	↔ MA ID	↔ MA EX	→ mm MA	↔ mm WB	↔ mm	↔	◆ ►	∢ ► : S	Slot
MAC.L Other instruction Other instruction	↔ IF	↓ ID IF	↔ EX	▲ ► MA ID IF	→ MA EX ID	→ mm MA EX	→ mm WB MA	↔ mm WB	↔	↔	∢→ : S	Slot

Figure 7.38 MAC.W Instruction Immediately After a MAC.L Instruction

3. When a DMULS.L instruction is located immediately after a MAC.L instruction

DMULS.L instructions have an MA stage for accessing the multiplier. When the second MA of the DMULS.L instruction contends with an operating MAC.L instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.39) to create a single slot. When two or more instructions not related to the multiplier come between the MAC.L and DMULS.L instructions, MAC.L and DMULS.L contention does not cause stalling. When the DMULS.L MA and IF contend, the slot is split.

	↔	*	↔	↔	≁ ►	≁ ►	◄			+	↔	↔	↔	+ • :	Slot
MAC.L	IF	ID	EX	MA	MA	mm	mm	mm	mm]					
DMULS.L		IF		ID	ΕX	MA	M		—A	mm	mm	mm	mm		
Other instruction				IF		ID			EX	MA					
		↔	≁ ►	+			≁ ►	◄		↔	↔	↔	↔	 ;	Slot
MAC.L	IF	ID	EX	MA	MA	mm	mm	mm	mm]					
Other instruction		IF		ID	EX					-					
DMULS.L				IF	ID	EX	MA	M	—A	mm	mm	mm	mm		
Other instruction					IF		ID		EX	MA					
			↔	<►	<►	•	↔	••	↔	4>	←	↔	4	+ • :	Slot
MAC.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm]					
Other instruction		IF		ID	EX	MA	WB			-					
Other instruction				IF	ID	ΕX	MA	WB							
DMULS.L					IF	ID	EX	MA	MA	mm	mm	mm	mm		
Other instruction						IF		ID	EX	MA					
										•••••					

Figure 7.39 DMULS.L Instruction Immediately After a MAC.L Instruction

4. When a MULS.W instruction is located immediately after a MAC.L instruction

MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with an operating MAC.L instruction multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.40) to create a single slot. When three or more instructions not related to the multiplier come between the MAC.L and MULS.W instructions, MAC.L and MULS.W contention does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

MAC.L IF ID EX MA MA mm mm mm mm	. 0101
MULS.W IF ID EX MA MA mm mm	
Other instruction IF — ID EX — — MA	
······	
+> +> +> +> +> +> +> +> +> +> +> +> +>	►: Slot
MAC.L IF ID EX MA MA mm mm mm mm	
Other instruction IF — ID EX	
MULS.W IF ID EX MA mm mm	
Other instruction IF ID EX — MA ······	
+> +> +> +> +> +> +> +> +> +> +> +> +>	►: Slot
MAC.L IF ID EX MA MA mm mm mm mm	
Other instruction IF — ID EX MA WB	
Other instruction IF ID EX MA WB	
MULS.W IF ID EX M-Amm mm	
Other instruction IF ID EX — MA ······	
••••••	
	► · Slot
MACI IF ID FX MA MA mm mm mm immi	. 0100
Other instruction IF — ID EX MA WB	
Other instruction IF ID EX MA WB	
Other instruction IF ID EX MA WB	
MULS.W IF ID EX MA mm mm	
Other instruction IF ID EX MA	

Figure 7.40 MULS.W Instruction Immediately After a MAC.L Instruction

5. When an STS (register) instruction is located immediately after a MAC.L instruction

When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.41) to create a single slot. The MA of the STS contends with the IF. Figure 7.41 illustrates how this occurs, assuming MA and IF contention.

	↔	↔	↔	<		+	◀					+ > 	+> +>	Slot
MAC.L	IF	ID	ΕX	MA		MA	mm	mm	mm	mm]			
STS		if			ID	ΕX	М—	·····	·····	—_A	WB			
Other instruction					IF	ID				—	ΕX	MA		
Other instruction						if		—		—	ID	EX		
Other instruction											١F	ID EX		
	↔	+	+		◀		-			>			>	• Slot
MAC.L	if	ID	EX	MA	MA	mm	mm	mm	mm]				. 0.01
STS		IF		ID		EX	M-		—A	WB				
Other instruction				if		ID	EX	•••••						
Other instruction						IF	ID			ΕX				
Other instruction							if			ID	ΕX			

Figure 7.41 STS (Register) Instruction Immediately After a MAC.L Instruction

6. When an STS.L (memory) instruction is located immediately after a MAC.L instruction

When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. The MA of the STS contends with the IF. Figure 7.42 illustrates how this occurs, assuming MA and IF contention.

		↔	↔	+	∢ —	>	↔	<					<>	• • • • S	lot
	MAC.L	IF	ID	ΕX	MA		MA	mm	mm	mm	mm				
	STS.L		if	_	—	ID	EX	M—			—A				
Other in	struction					IF	ID				—	ΕX	MA		
Other in	struction						if					ID	EX		
Other in	struction											IF	ID EX		
		<►	≁ ►	+>	<►	◄		◀		>	~	+		► ◄ ► : S	lot
	MAC.L	▲ ► if	↔ ID	↔ EX	↔ MA	▲ MA	mm	▲	mm	► mm:	• • •	+ >	↔ 4 1	► ◄ ► : S	lot
	MAC.L STS.L	▲ ► if	↓ ID IF	↔ EX	▲→ MA ID	▲ MA	mm EX	▲ mm. M—	mm	► A	▲ ►]	4 >	↔ ↔	► ← ► : S	lot
Other in	MAC.L STS.L struction	↔ if	↔ ID IF	↔ EX	→ MA ID if	MA —	mm EX ID	■ mm. M— EX	mm	► A	• • •	+ >	↔ ↔	► ← ► : S	lot
Other in Other in	MAC.L STS.L struction struction	← ► if	↓ ID IF	↔ EX	→ MA ID if	▲ MA	mm EX ID IF	▲ M— EX ID	<u>mm</u>	<u></u> A	EX	+ >		► ← > : S	lot
Other in Other in Other in	MAC.L STS.L struction struction struction	← if	ID IF	EX EX	MA ID if	▲ MA —	mm EX ID IF	■ mm. M— EX ID if	<u>mm</u>	<u></u> A	EX ID	€X	↔ ↔	► +	lot
Other in Other in Other in	MAC.L STS.L struction struction struction	4 ► if	ID IF	↔ EX	▲ ► MA ID if	MA —	mm EX ID IF	■ mm. M— EX ID if	<u>mm</u>	<u></u> A	EX ID	€X	++ +	► + > : S	lot

Figure 7.42 STS.L (Memory) Instruction Immediately After a MAC.L Instruction

7. When an LDS (register) instruction is located immediately after a MAC.L instruction

When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.43) to create a single slot. The MA of this LDS contends with IF. Figure 7.43 illustrates how this occurs, assuming MA and IF contention.

		↔	≁ ►	↔	◀		-	◀					+	+>+>4	+:	Slot
	MAC.L	IF	ID	EX	MA		MA	mm	mm	mm	mm	3				
	LDS		if			ID	ΕX	M—			—A					
	Other instruction					IF	ID			_		ΕX	MA			
	Other instruction						if					ID	EX			
	Other instruction											IF	ID	EX		
	••••••															
l																
				4	↔	_		◀				-	~			Slot
	MAC.L	if	ID	EX	MA	MA	mm	iimm	mm	mm]					0101
	LDS		IF		ID		EX	M-		—A	- -					
	Other instruction				if	_	ID	EX	•••••	•••••	•					
	Other instruction						IF	ID	_		ΕX					
	Other instruction							if			ID	ΕX				
											_					

Figure 7.43 LDS (Register) Instruction Immediately After a MAC.L Instruction

8. When an LDS.L (memory) instruction is located immediately after a MAC.L instruction

When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.44) to create a single slot. The MA of the LDS contends with IF. Figure 7.44 illustrates how this occurs, assuming MA and IF contention.



Figure 7.44 LDS.L (Memory) Instruction Immediately After a MAC.L Instruction

Multiplication Instructions (SH-1 CPU): Include the following instruction types:

- MULS.W Rm, Rn
- MULU.W Rm, Rn

Image: Second condition Image: Second conditin Image: Second conditin								
MULS.W IF ID EX MA mm mm mm Next instruction IF ID EX MA WB Third instruction IF ID EX MA WB				+	↔	↔	↔	+
Next instructionIFIDEXMAWBThird instructionIFIDEXMAWB	MULS.W	IF	ID	EX	MA	mm	mm	mm
Third instruction IF ID EX MA WB	Next instruction		IF	ID	ΕX	MA	WB	
	Third instruction			IF	ID	ΕX	MA	WB

Figure 7.45 Multiplication Instruction Pipeline

Operation: The pipeline has seven stages: IF, ID, EX, MA, mm, mm, and mm (figure 8.45). The MA accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for three cycles after the MA ends, regardless of a slot. The MA of the MULS.W instruction, when it contends with IF, splits the slot as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier comes after the MULS.W instruction, the MULS.W instruction may be considered to be four-stage pipeline instructions of IF, ID, EX, and MA. In such cases, it operates like a normal pipeline. When an instruction that uses the multiplier comes after the MULS.W instruction, however, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after a MULS.W instruction
- 2. When a MULS.W instruction is located immediately after another MULS.W instruction
- 3. When an STS (register) instruction is located immediately after a MULS.W instruction
- 4. When an STS.L (memory) instruction is located immediately after a MULS.W instruction
- 5. When an LDS (register) instruction is located immediately after a MULS.W instruction
- 6. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction

1. When a MAC.W instruction is located immediately after a MULS.W instruction

When the second MA of a MAC.W instruction contends with the mm generated by a preceding multiplication instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If one or more instructions not related to the multiplier comes between the MULS.W and MAC.W instructions, multiplier contention between the MULS.W and MAC.W instructions does not cause stalls (figure 7.46).

	↔	↔	✦	≁ ►	<►		>	↔	↔	↔	<►	<+>:	Slot
MULS.W	IF	ID	ΕX	MA	mm	mm	mm						
MAC.W		IF	ID	ΕX	MA	M	—A	mm	mm	mm			
Third instruction			IF		ID	ΕX	_	MA					
•••••													
	+	↔	↔		↔	↔	+		↔	↔	↔	~ > :	Slot
MULS.W	↔ IF	↔ ID	↔ EX	↔ MA	↔ mm	↔ mm	→	< ◆◆	↔	↔	↔	 :	Slot
MULS.W	↔ IF	↔ ID IF	↔ EX ID	↔ MA EX	<mark>↔</mark> mm MA	→ mm WB	↔ mm:	<►				<+> :	: Slot
MULS.W Other instruction MAC.W	↔ IF	ID IF	EX ID IF	MA EX ID	→ mm MA EX	→ mm WB MA	→→ mm: MA	↔ mm	→	→ mm	↔	<+> :	: Slot
MULS.W Other instruction MAC.W	+ IF	↔ ID IF	EX ID IF	MA EX ID	→ mm MA EX	→ mm WB MA	→→ mm: MA	↔	→ mm	↔ mm	++	<->	: Slot

Figure 7.46 MAC.W Instruction Immediately After a MULS.W Instruction

2. When a MULS.W instruction is located immediately after another MULS.W instruction

MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with the operating multiplier (mm) of another MULS.W instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.47) to create a single slot. When two or more instructions not related to the multiplier are located between the two MULS.W instructions, contention between the MULS.Ws does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

		↔	<►		-			↔	↔	↔		↔		•	: Slot
MULS.W	IF	ID	EX	MA	mm	mm	mm]							
MULS.W		IF	ID	EX	M-		—A	mm	mm	mm					
Other instruction			IF	ID	EX	—		MA	•••••						
															<u>.</u>
								<u>++</u>	~	+	+			•	: Slot
MULS.W	IF	ID	EX	MA	mm	mm	mm								
Other instruction		IF	ID	EX											
MULS.W			IF	ID	ΕX	M	—A	mm	mm	mm					
Other instruction				IF	ID	ΕX		MA							
	4	4		4	4		45	4	4	4	4	4	4		. Clat
															. 3101
MULS.W	IF	ID	EX	MA	mm	mm	mm	1							
Other instruction		IF	ID	ΕX	MA	WB									
Other instruction			IF	ID	ΕX	MA	WB								
MULS.W				IF	ID	ΕX	MA	mm	mm	mm					
Other instruction					IF	ID	EX	MA	•••••						

Figure 7.47 MULS.W Instruction Immediately After Another MULS.W Instruction

When the MA of the MULS.W instruction is extended until the mm ends, contention between MA and IF will split the slot, as is normal. Figure 7.48 illustrates a case of this type, assuming MA and IF contention.

	↔	↔	↔	≁ ►	◀				↔	≁ ►	↔	≁ ►	↔	-	: Slo	ot
MULS.W	IF	ID	EX	MA	mm	mm	mm]								
MULS.W		if	ID	ΕX	M-		—A	mm	mm	mm						
Other instruction			IF	ID				EX	MA	•••••						
Other instruction				if				ID	EX	•••••						
Other instruction								IF	ID	•••••						

Figure 7.48 MULS.W Instruction Immediately After Another MULS.W Instruction (IF and MA Contention)

3. When an STS (register) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.49) to create a single slot. The MA of the STS contends with the IF. Figure 7.49 illustrates how this occurs, assuming MA and IF contention.

l																	
		+	↔	↔	↔	◄			>	↔	↔	+	↔	↔	↔	: Slot	
	MULS.W	IF	ID	ΕX	MA	mm	mm	mm									
	STS		if	ID	ΕX	M		—A	WB								
	Other instruction			IF	ID				ΕX	MA							
	Other instruction				if				ID	ΕX							
	Other instruction								IF	ID	ΕX						
		≁ ►	↔	≁ ►	↓		◀		≁ ►	↔	+	↔	+	+	↔	: Slot	
	MULS.W	▲ ► if	↔ ID	↔ EX	▲ MA	→ mm	▲	→ mm:	4	+		+ >		+ >		: Slot	
	MULS.W STS	▲ ► if	↔ ID IF	↔ EX ID	▲ MA	mm EX	▲ mm M—	► A	∢ ► WB	+>		+ >	+ >	+ >		: Slot	
	MULS.W STS Other instruction	▲ ► if	↓ ID IF	← EX ID if	▲ MA	mm EX ID	▲ mm M— EX	► A	∢ ► WB	+	+ •	+	4	+	+	: Slot	
	MULS.W STS Other instruction Other instruction	↔ if	ID IF	EX ID if	▲	mm EX ID IF	▲ mm M– EX ID	► A	↔ WB EX	+	<>	<>	↔	<>	+	: Slot	
	MULS.W STS Other instruction Other instruction Other instruction	↓ if	ID IF	EX ID if	 ▲ ▲	mm EX ID IF	← mm M— EX ID if	A A	WB EX ID	↔ EX	••	+>	+ •	+	+>	: Slot	

Figure 7.49 STS (Register) Instruction Immediately After a MULS.W Instruction

4. When an STS.L (memory) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are loaded from memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until one cycle after the mm ends (the M—A shown in the dotted line box in figure 7.50) to create a single slot. The MA of the STS contends with the IF. Figure 7.50 illustrates how this occurs, assuming MA and IF contention.

+			+					↔	+	+		 • ••	SIO
MULS.W IF	ID	EX	MA	mm	mm	mm							
STS.L	if	ID	ΕX	M		—A							
Other instruction		IF	ID				ΕX	MA					
Other instruction			if		—		ID	ΕX					
Other instruction							IF	ID	ΕX	•••••			
**	↔	↔	-		4		↔	+	↔	+	•	 • •+	►: Slo
▲► MULS.W if	↔ ID	↔ EX	▲ MA	► mm	▲		▲ ►]	+ >		4>	~	 • •+	►: Slo
<mark>₩ULS.W if</mark> STS.L	↔ ID IF	↔ EX ID	▲ MA	mm EX	▲ .mm. .M	► A	4 •	+	4>	4>	+	 • ••	►: Slo
MULS.W if STS.L Other instruction	↓ ID IF	↔ EX ID if	▲ MA 	mm EX ID	<pre> 4 mm M EX </pre>	► A	◆ ►]	+ •	↔	4	. ←▶	 • ••	►: Sk
MULS.W if STS.L Other instruction Other instruction	ID IF	↔ EX ID if	▲ MA —	mm EX ID IF	<pre> mm M EX ID </pre>	► A	→]	+	+	+	+	 • •+	►: Slo
MULS.W if STS.L Other instruction Other instruction Other instruction	↔ ID IF	↔ EX ID if	▲ MA —	mm EX ID IF	← mm M EX ID if		↔ EX ID	↔ EX	↔	+ •	. ↔	 • •+	►: Slo

Figure 7.50 STS.L (Memory) Instruction Immediately After a MULS.W Instruction

5. When an LDS (register) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box below) to create a single slot. The MA of this LDS contends with IF. Figure 7.51 illustrates how this occurs, assuming MA and IF contention.

		↔	↔	↔	↔	-				↔	↔	↔	↔	↔	∢ ►:	Slot
	MULS.W	IF	ID	ΕX	MA	mm	mm	mm								
	LDS		if	ID	ΕX	M-		—A								
	Other instruction			IF	ID	—			ΕX	MA						
	Other instruction				if	—			ID	ΕX						
	Other instruction								IF	ID	ΕX	•••••				
		4 • •	4		4		4		4 •	4 •	4.	4 •	4 •	4 •	4 • •	Slot
	MULSW	if		FX	MA	mm	mm	mm								0.01
			IF			FX	M_	Δ								
	Other instruction			if			FX									
l	Other instruction					IF			FY							
	Other instruction						if			ΕY						
							"		U	L7						

Figure 7.51 LDS (Register) Instruction Immediately After a MULS.W Instruction

6. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.52) to create a single slot. The MA of the LDS contends with IF. Figure 7.52 illustrates how this occurs, assuming MA and IF contention.

		+	↔	↔	+				>	↔	+	↔	↔	↔	+	Slot
	MULS.W	IF	ID	ΕX	MA	imm.	mm	mm								
	LDS.L		if	ID	ΕX	M-		—A								
l	Other instruction			IF	ID				ΕX	MA						
	Other instruction				if				ID	ΕX						
	Other instruction								IF	ID	ΕX	•••••				
L																
		+>	<►	↔	4	>	<	>	↔	↔		↔		↔	+	: Slot
	MULS.W	↔ if	↔ ID	↔ EX	▲ MA	→ mm	▲	→	+ >	+				<►	+ >	: Slot
	MULS.W LDS.L	↔ if	↔ ID IF	↔ EX ID	MA	mm EX	▲	► A	+ >	+	+ >	+	++	+	4 > 2	: Slot
	MULS.W LDS.L Other instruction	↔ if	↓ ID IF	↔ EX ID if	▲ MA	mm EX ID	▲ mm M EX	► A	↔	.	4 , >	+ >	+ •	+ >	~	: Slot
	MULS.W LDS.L Other instruction Other instruction	← if	↓ ID IF	↔ EX ID if	▲ MA 	mm EX ID IF	▲ mm M EX ID	► A	€X	.	<₽		•••	4	+	: Slot
	MULS.W LDS.L Other instruction Other instruction Other instruction	↔ if	ID IF	EX ID if	▲ MA —	mm EX ID IF	← mm M— EX ID if	► A	↔ EX ID	↔ EX	••	••	↔	+	+	: Slot

Figure 7.52 LDS.L (Memory) Instruction Immediately After a MULS.W Instruction

Multiplication Instructions (SH-2 CPU): Include the following instruction types:

- MULS.W Rm, Rn
- MULU.W Rm, Rn

		↔	<►	<►	<►	↔	←→ ←→ : Slot
MULS.W	IF	ID	ΕX	MA	mm	mm]
Next instruction		IF	ID	ΕX	MA	WB	
Third instruction			IF	ID	EX	MA	WB

Figure 7.53 Multiplication Instruction Pipeline

Operation: The pipeline has six stages: IF, ID, EX, MA, mm, and mm (figure 8.53). The MA accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for two cycles after the MA ends, regardless of the slot. The MA of the MULS.W instruction, when it contends with IF, splits the slot as described in Section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier comes after the MULS.W instruction, the MULS.W instruction may be considered to be four-stage pipeline instructions of IF, ID, EX, and MA. In such cases, it operates like a normal pipeline. When an instruction that uses the multiplier is located after the MULS.W instruction, however, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.W instruction is located immediately after a MULS.W instruction
- 2. When a MAC.L instruction is located immediately after a MULS.W instruction
- 3. When a MULS.W instruction is located immediately after another MULS.W instruction
- 4. When a DMULS.L instruction is located immediately after a MULS.W instruction
- 5. When an STS (register) instruction is located immediately after a MULS.W instruction
- 6. When an STS.L (memory) instruction is located immediately after a MULS.W instruction
- 7. When an LDS (register) instruction is located immediately after a MULS.W instruction
- 8. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction
1. When a MAC.W instruction is located immediately after a MULS.W instruction

The second MA of a MAC.W instruction does not contend with the mm generated by a preceding multiplication instruction.





2. When a MAC.L instruction is located immediately after a MULS.W instruction

The second MA of a MAC.W instruction does not contend with the mm generated by a preceding multiplication instruction.

		-	↔	↔	<►	-	≁ ►	≁ ►	↔	← ← : Slot
MULS.W	IF	ID	EX	MA	mm	mm				
MAC.L		IF	ID	EX	MA	MA	mm	mm	mm	mm
Third instruction			IF		ID	ΕX	MA	•••••		
•••••										

Figure 7.55 MAC.L Instruction Immediately After a MULS.W Instruction

3. When a MULS.W instruction is located immediately after another MULS.W instruction

MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with the operating multiplier (mm) of another MULS.W instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.56) to create a single slot. When one or more instructions not related to the multiplier is located between the two MULS.W instructions, contention between the MULS.Ws does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

	↔		<►	↔	-		↔	<►	↔				• •	+> :	Slo
MULS.W	IF	ID	ΕX	MA	mm	mm.									
MULS.W		IF	ID	ΕX	М—	—A	mm	mm							
Other instruction			IF	ID	EX		MA	•••••							
•••••															
•••••															
•••••	+	↔	+	↔		+	+	+	↔	↔		-	• •	↔:	: Slo
MULS.W	↔ F	↔ ID	↔ EX	→ MA	→ mm	→ mm	~	4 >			+>	-	• •	<► :	: Slo
MULS.W	← IF	↓ ID IF	↔ EX ID	↔ MA EX	↔ mm	++ :mm:	+ >	+ >	+ >	+ >	4>	•	•	€► :	: Slo
MULS.W Other instruction MULS.W	↓ IF	ID IF	EX ID IF	MA EX ID	↔ mm EX	↔ mm MA	→→ mm	→→ mm	+	+ >	4	-	•	∢ ► :	: Slo
MULS.W Other instruction MULS.W Other instruction	↔ IF	↔ ID IF	EX ID IF	MA EX ID IF	↔ mm EX ID	MA EX	→ mm MA	→→ mm	+		+	-		↔ :	: Slo
MULS.W Other instruction MULS.W Other instruction	↔ IF	ID IF	EX ID IF	MA EX ID IF	→ mm EX ID	MA EX	→ mm MA	↔	+>	+>	+ >	-			: Slo

Figure 7.56 MULS.W Instruction Immediately After Another MULS.W Instruction

When the MA of the MULS.W instruction is extended until the mm ends, contention between the MA and IF will split the slot in the usual way. Figure 7.57 illustrates a case of this type, assuming MA and IF contention.



Figure 7.57 MULS.W Instruction Immediately After Another MULS.W Instruction (IF and MA contention)

4. When a DMULS.L instruction is located immediately after a MULS.W instruction

Though the second MA in the DMULS.L instruction makes an access to the multiplier, it does not contend with the operating multiplier (mm) generated by the MULS.W instruction.

	≁ ►	-	↔	≁ ►	≁ ►	↔	+	↔	≁ ►	↔	-	↔	• 🔶	: Slo	ıt
MULS.W	IF	ID	EX	MA	mm	mm								·	
DMULS.L		IF	ID	ΕX	MA	MA	mm	mm	mm	mm					
Other instruction			IF		ID	EX	MA								
•••••															

Figure 7.58 DMULS.L Instruction Immediately After a MULS.W Instruction

5. When an STS (register) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.59) to create a single slot. The MA of the STS contends with the IF. Figure 7.59 illustrates how this occurs, assuming MA and IF contention.

		↔	↔	↔		<			+	4	↔	<+>	 • ••	·: Slot
Γ	MULS.W	IF	ID	EX	MA	mm	mm							
	STS		if	ID	ΕX	М—	—A	WB						
Other in	struction			IF	ID			ΕX	MA					
Other in	struction				if			ID	EX					
Other in	struction							IF	ID	ΕX				
		↔	↔	<►	<	>	↔	↔	≁ ►	↔	↔	↔	 	·: Slot
[MULS.W	if	ID	ΕX	MA	mm	mm							
	STS		IF	ID		ΕX	MA	WB						
Other in	struction			if	—	ID	EX							
Other in	struction					IF	ID	ΕX						
Other in	struction						if	ID	EX	•••••				

Figure 7.59 STS (Register) Instruction Immediately After a MULS.W Instruction

6. When an STS.L (memory) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. The MA of the STS contends with the IF. Figure 7.60 illustrates how this occurs, assuming MA and IF contention.

														· · · · · · · · · · · · · · · · · · ·
	•													<u>.</u>
								+	+	+		+	+	: Slot
MULS.W	IF	ID	EX	MA	mm	mm :								
STS.L		if	ID	ΕX	М—	——A								
Other instruction			IF	ID	—	—	ΕX	MA						
Other instruction				if			ID	ΕX						
Other instruction							IF	ID	ΕX	•••••				
	+	<+>	<+>	∢			↔	↔	↔	<►	↔	↔	↔	Slot
MULS.W	if	ID	EX	MA	mm	mm								
STS.L		IF	ID		EX	MA								
Other instruction			if		ID	EX								
Other instruction					IF	ID	EX							
Other instruction						if	ID	ΕX	•••••					

Figure 7.60 STS.L (Memory) Instruction Immediately After a MULS.W Instruction

7. When an LDS (register) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box below) to create a single slot. The MA of this LDS contends with IF. The following figures illustrates how this occurs, assuming MA and IF contention.

	↔	↔	<►	↔	-		>	↔	↔	↔	↔	4	• •	+> :	Slot
MULS.W	IF	ID	EX	MA	mm	.mm									
LDS		if	ID	EX	М—	—A									
Other instruction			IF	ID			ΕX	MA							
Other instruction				if			ID	ΕX							
Other instruction							IF	ID	ΕX	•••••					
•••••															
	↔	4	4	<		↔	+	4	+	4	••	41	• •	+• :	Slo
 MULS.W	← if	↔ ID	↔ EX	▲ MA	► mm	→	+	4>	+>	+	+		•	+▶ :	Slo
 MULS.W LDS	▲ ► if	↓ ID IF	↔ EX ID	▲ MA	mm EX	↔ mm: MA	4	+ >	+ •	4	4	4)	• •	+▶ :	Slo
MULS.W LDS Other instruction	← if	ID IF	↔ EX ID if	MA —	mm EX ID	↔ MM EX	++	++	++	++	4		• •	+▶ :	Slo
MULS.W LDS Other instruction Other instruction	← if	ID IF	EX ID if	▲ MA —	mm EX ID IF	MA EX ID	↔ EX	++	++	++	4		•	+▶ :	Slo
MULS.W LDS Other instruction Other instruction Other instruction	← if	ID IF	EX ID if	▲ MA —	mm EX ID IF	MA EX ID if	↔ EX ID	↔ EX	••	+ •			• •	+▶ :	Slot
MULS.W LDS Other instruction Other instruction Other instruction	← if	ID IF	EX ID if	▲ 	mm EX ID IF	MA EX ID if	↔ EX ID	↔ EX	••	••	4	-	• •	+► :	Slot

Figure 7.61 LDS (Register) Instruction Immediately After a MULS.W Instruction

8. When an LDS.L (memory) instruction is located immediately after a MULS.W instruction

When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.62) to create a single slot. The MA of the LDS contends with IF. Figure 7.62 illustrates how this occurs, assuming MA and IF contention.

	↔	<+>	↔	↔	◀		>	↔	↔	-	↔	+	• ◄	⊦► :	Slo
MULS.W	IF	ID	ΕX	MA	mm	mm									
LDS.L		if	ID	EX	M	—A									
Other instruction			IF	ID	_	_	ΕX	MA							
Other instruction				if			ID	ΕX							
Other instruction							IF	ID	ΕX						
•	+	← ►	<►	◄	>	↔	+	+	+	↔	+	↔	• <	⊦►:	Slo
MULS.W	← if	↔ ID	↔ EX	▲ MA	► mm	→	↔	+ >	4	↔	4 • •	+		⊦► :	Slo
MULS.W	↔ if	↓ ID IF	↔ EX ID	MA	mm EX	→ mm: MA	+ >	4	4	4>	4 •	+		⊦► :	Slo
MULS.W LDS.L Other instruction	← if	↓ ID IF	↔ EX ID if	▲ MA	mm EX ID	↔ mm MA EX	↔	+ >	+		4 >	+		⊦► :	Slo
MULS.W LDS.L Other instruction Other instruction	↔ if	ID IF	↔ EX ID if	MA —	mm EX ID IF	→ mm MA EX ID	↔ EX	••	+>	+ •	*	+		⊦► :	Slo
MULS.W LDS.L Other instruction Other instruction Other instruction	↔ if	ID IF	EX ID if	▲ MA 	mm EX ID IF	MA EX ID if	↔ EX ID	↔ EX	↔	+	••	+		⊦► :	Slo
MULS.W LDS.L Other instruction Other instruction Other instruction	↔ if	↔ ID IF	EX ID if	▲	mm EX ID IF	MA MA EX ID if	↔ EX ID	↔ EX	••	+ •	•••	.		+► :	Slo

Figure 7.62 LDS.L (Memory) Instruction Immediately After a MULS.W Instruction

Double-Length Multiplication Instructions (SH-2 CPU): Include the following instruction types:

- DMULS.L Rm, Rn (SH-2 CPU only)
- DMULU.L Rm, Rn (SH-2 CPU only)
- MUL.L Rm, Rn (SH-2 CPU only)

	+	↔	: Slo									
DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	mm]		
Next instruction		IF		ID	EX	MA	WB			-		
Third instruction				IF	ID	ΕX	MA	WB				

Figure 7.63 Multiplication Instruction Pipeline

The pipeline has nine stages: IF, ID, EX, MA, MA, mm, mm, mm, and mm (figure 7.63). The MA accesses the multiplier. The mm indicates that the multiplier is operating. The mm operates for four cycles after the MA ends, regardless of a slot. The ID of the instruction following the DMULS.L instruction is stalled for 1 slot (see the description of the multiply/accumulate instruction). The two MA stages of the DMULS.L instruction, when they contend with IF, split the slot as described in section 7.4, Contention Between Instruction Fetch (IF) and Memory Access (MA).

When an instruction that does not use the multiplier comes after the DMULS.L instruction, the DMULS.L instruction may be considered to be a five-stage pipeline instruction of IF, ID, EX, MA, and MA. In such cases, it operates like a normal pipeline. When an instruction that uses the multiplier comes after the DMULS.L instruction, however, contention occurs with the multiplier, so operation is not as normal. This occurs in the following cases:

- 1. When a MAC.L instruction is located immediately after a DMULS.L instruction
- 2. When a MAC.W instruction is located immediately after a DMULS.L instruction
- 3. When a DMULS.L instruction is located immediately after another DMULS.L instruction
- 4. When a MULS.W instruction is located immediately after a DMULS.L instruction
- 5. When an STS (register) instruction is located immediately after a DMULS.L instruction
- 6. When an STS.L (memory) instruction is located immediately after a DMULS.L instruction
- 7. When an LDS (register) instruction is located immediately after a DMULS.L instruction
- 8. When an LDS.L (memory) instruction is located immediately after a DMULS.L instruction

1. When a MAC.L instruction is located immediately after a DMULS.L instruction

When the second MA of a MAC.L instruction contends with the mm generated by a preceding multiplication instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If two or more instructions not related to the multiplier are located between the DMULS.L and MAC.L instructions, multiplier contention between the DMULS.L and MAC.L instructions does not cause stalls (figure 7.64).

		↔	♣	↔	↔	↔	↔	◄	>			↔	→ : Slot
	DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	.mmmm.)]			
	MAC.L		IF		ID	EX	MA	M—	——A	mm	mm	mm	mm
Third	l instruction				IF		ID	EX		MA			
		↔	↔	↔	↔		↔	↔	↔ ↔	↔		<►	← : Slo
	DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm imm i				
Othei	DMULS.L	IF	ID IF	EX	MA ID	MA EX	mm MA	mm WB	mm [mm]]			
Othei Othei	DMULS.L r instruction r instruction	IF	ID IF	EX —	MA ID IF	MA EX ID	mm MA EX	mm WB MA	mm imm i]			
Othei Othei	DMULS.L r instruction r instruction MAC.L	IF	ID IF	EX —	MA ID IF	MA EX ID IF	mm MA EX ID	mm WB MA EX	WB	mm	mm	mm	mm

Figure 7.64 MAC.L Instruction Immediately After a DMULS.L Instruction

2. When a MAC.W instruction is located immediately after a DMULS.L instruction

When the second MA of a MAC.W instruction contends with the mm generated by a preceding multiplication instruction, the bus cycle of that MA is extended until the mm ends (the M—A shown in the dotted line box below) and that extended MA occupies one slot.

If two or more instructions not related to the multiplier are located between the DMULS.L and MAC.W instructions, multiplier contention between the DMULS.L and MAC.W instructions does not cause stalls (figure 7.65).

		↔	↔	↔		↔	↔				↔	↔	•	• •	+► :	Slot
[DMULS.L	IF	ID	EX	MA	MA	mm	mm	.mm.	mm.]					
-	MAC.W		IF		ID	EX	MA	M		—A	mm	mm				
Third	I instruction				IF		ID	EX	_		MA	•••••				
		↔	↔	↔	↔	↔	↔	+	+	4 •	••	↔	•	• •	+► :	Slo
[DMULS.L	↔ F	↔ ID	↔ EX	↔ MA	↔ MA	→ mm	→ mm	← ► mm	→ mm:	→	↔	4	▶ ◄	+► :	Slo
[Other	DMULS.L	← IF	↔ ID IF	↔ EX	↔ MA ID	↔ MA EX	↔ mm MA	↔ mm WB	↔ mm	→→ 	← ►]	4	•	▶ <	+► :	Slo
[Other Other	DMULS.L r instruction r instruction	← IF	ID IF	EX	MA ID IF	MA EX ID	→ mm MA EX	→ mm WB MA	→ mm WB	→→	→	↔	•	• •	+► :	Slo
[Other Other	DMULS.L r instruction r instruction MAC.W	↔ IF	ID IF	↔ EX -	MA ID IF	MA EX ID IF	←→ mm MA EX ID	MB MA EX	→ mm WB MA	→ mm	→→] mm	↔ mm	•	•	+► :	Slo
[Other Other	DMULS.L r instruction r instruction MAC.W	↔ IF	ID IF	↔ EX -	MA ID IF	MA EX ID IF	→ mm MA EX ID	→ mm WB MA EX	→ mm WB MA	↔ mm MA	<mark>→</mark> →] mm	↔ mm	4	•	+▶ :	Slot

Figure 7.65 MAC.W Instruction Immediately After a DMULS.L Instruction

3. When a DMULS.L instruction is located immediately after another DMULS.L instruction

DMULS.L instructions have an MA stage for accessing the multiplier. When the MA of the DMULS.L instruction contends with the operating multiplier (mm) of another DMULS.L instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.66) to create a single slot. When two or more instructions not related to the multiplier are located between two DMULS.L instructions, contention between the DMULS.Ls does not cause stalling. When the DMULS.L MA and IF contend, the slot is split.

	+	←	↔	↔	+	↔	◀			≁ ►	≁ ►	≁ ►	←	<+>:	Slot
DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	.mm	mm						
DMULS.L		IF	-	ID	ΕX	MA	М—		—A	mm	mm	mm	mm		
Other instruction				IF	 .	ID	EX			MA					
	+	↔	↔	↔	↔	↔	↔	◀	>	↔	<►		≁ ►	<+>:	Slot
DMULS.L	IF	ID	ΕX	MA	MA	mm	mm	mm	.mm.						
Other instruction		IF		ID	EX										
DMULS.L				IF	ID	ΕX	MA	М—	—A	mm	mm	mm	mm		
Other instruction					IF		ID	ΕX		MA					
															.
	+	+	+	+	+		+	+	+	~	+	+	+	<+>∶	Slot
DMULS.L	IF	ID	EX	MA	MA	mm	mm	mm	mm						
Other instruction		IF		ID	ΕX	MA	WB								
Other instruction				IF	ID	ΕX	MA	WB							
DMULS.L					IF	ID	ΕX	MA	MA	mm	mm	mm	mm		
Other instruction						IF		ID	ΕX	MA					

Figure 7.66 DMULS.L Instruction Immediately After Another DMULS.L Instruction

When the MA of the DMULS.L instruction is extended until the mm ends, contention between the MA and IF will split the slot in the usual way. Figure 7.67 illustrates a case of this type, assuming MA and IF contention.



Figure 7.67 DMULS.L Instruction Immediately After Another DMULS.L Instruction (IF and MA Contention)

4. When a MULS.W instruction is located immediately after a DMULS.L instruction

MULS.W instructions have an MA stage for accessing the multiplier. When the MA of the MULS.W instruction contends with the operating multiplier (mm) of a DMULS.L instruction, the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.68) to create a single slot. When three or more instructions not related to the multiplier are located between the DMULS.L instruction and the MULS.W instruction, contention between the DMULS.L and MULS.W does not cause stalling. When the MULS.W MA and IF contend, the slot is split.

	↔	<►	+	↔	↔	◀			>	↔		↔	+	↔ :	Slot
DMULS.L	IF	ID	ΕX	MA	MA	mm.	.mm	.mm	mm]					
MULS.W		IF		ID	ΕX	М—			—A	mm	mm				
Other instruction				IF	ID	ΕX				MA					
	↔	+	4	+		4	↔	<►	4	↔	+		+	** :	Slot
DMULS.L	IF	ID	EX	MA	MA	mm	mm	mm	mm	1					
Other instruction		IF		ID	EX	MA	WB		<u></u>	1					
Other instruction				IF	ID	EX	MA	WB							
Other instruction					IF	ID	EX	MA	WB						
MULS.W						IF	ID	EX	MA	MA	mm	mm	ı		
Other instruction							IF	ID	EX	MA					

Figure 7.68 MULS.W Instruction Immediately After a DMULS.L Instruction

When the MA of the DMULS.L instruction is extended until the mm ends, contention between the MA and IF will split the slot in the usual way. Figure 7.69 illustrates a case of this type, assuming MA and IF contention.



Figure 7.69 MULS.W Instruction Immediately After a DMULS.L Instruction (IF and MA Contention)

5. When an STS (register) instruction is located immediately after a DMULS.L instruction

When the contents of a MAC register are stored in a general-purpose register using an STS instruction, an MA stage for accessing the multiplier is added to the STS instruction, as described later. When the MA of the STS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.70) to create a single slot. The MA of the STS contends with the IF. Figure 7.70 illustrates how this occurs, assuming MA and IF contention.

•	+	▶ ◀	+▶ •	◀	- > ·	<> <				+ •	▶◀	▶◀▶	≁ ►:	Slo
DMULS.L	IF I	DE	EX I	MA ·		MA mm	n mm n	nm mm						
STS	i	if -			ID	EX M-		——A	WB					
Other instruction					IF	ID —			EX	MA				
Other instruction						if —			ID	EX				
Other instruction									IF	ID E	х			
······														
······														
	(+) 4		⊦►◄	{ } 	4			> 4>	•	4		4 • •	←→ :	Slo
 ▲ DMULS.L	<mark>€► </mark>	► ◀ D E		∢ ► < MA N	▲	► ◄ mm: mm		> >	•••	+	∢ ►	4 •	↔ :	Slo
TIMULS.L STS	4→ 4 if 	► ◀ D E F -	I ► •	MA N	<	<mark>mm mm</mark> EX M—	ı.mm.m	-▶ ◆ ▶ m -A WB		<→	∢ ►	<▶ •	4 ► :	Slo
DMULS.L STS Other instruction	←► ← if 	► ◀ D E F -	EX I	MA M ID	▲ MA 	→ ← mm mm EX M— ID EX	ı.mm.m			+		← •	4►:	Slo
DMULS.L STS Other instruction Other instruction	← → ← if 	► ◀ D E F -	I ► 4 EX	MA M ID	▲ MA 1 	mm mm EX M- ID EX IF ID	<u>. mm m</u>	► EX	~			₹ ▶ •	€► :	Slo
DMULS.L DMULS.L STS Other instruction Other instruction Other instruction	<mark>€► </mark>	► D E F -	EX I	MA M ID if	▲ MA 1 	<mark>mm mm</mark> EX M— ID EX IF ID if	<u>, mm m</u>	A WB	€X	↔	∢ ►	<	↔:	Slo
DMULS.L DMULS.L STS Other instruction Other instruction Other instruction	←► ← if 	► ◀ D E F -		MA N ID	MA 1	mm mm EX M ID EX IF ID if		→	EX	••		<.	↔:	Slo

Figure 7.70 STS (Register) Instruction Immediately After a DMULS.L Instruction

6. When an STS.L (memory) instruction is located immediately after a DMULS.L instruction

When the contents of a MAC register are stored in memory using an STS instruction, an MA stage for accessing the multiplier and writing to memory is added to the STS instruction, as described later. The MA of the STS contends with the IF. Figure 7.71 illustrates how this occurs, assuming MA and IF contention.



Figure 7.71 STS.L (Memory) Instruction Immediately After a DMULS.L Instruction

7. When an LDS (register) instruction is located immediately after a DMULS.L instruction

When the contents of a MAC register are loaded from a general-purpose register using an LDS instruction, an MA stage for accessing the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box below) to create a single slot. The MA of this LDS contends with IF. The following figure illustrates how this occurs, assuming MA and IF contention.

	↔	←	+	◄			-			►	≁ ►		↔	↔	+	SI
DMULS.	LIF	ID	ΕX	MA		MA	mm	mm	mm	mm						
LD	S	if	_		ID	EX	M			—A						
Other instructio	n				IF	ID					ΕX	MA				
Other instructio	n					if	_				ID	ΕX				
Other instructio	n										IF	ID	ΕX			
	+	↔	↔	↔	<	>	►				↔			↔	: Slo	t
DMULS.	Lif	ID	ΕX	MA	MA	mm	mm	mm	mm]						
LD	s	IF		ID		EX	М—		—A	-						
Other instructio	n			if		ID	ΕX									
Other instructio	n					IF	ID			ΕX						
Other instructio	n						if			ID	EX					
	••															

Figure 7.72 LDS (Register) Instruction Immediately After a DMULS.L Instruction

8. When an LDS.L (memory) instruction is located immediately after a DMULS.L instruction

When the contents of a MAC register are loaded from memory using an LDS instruction, an MA stage for accessing the memory and the multiplier is added to the LDS instruction, as described later. When the MA of the LDS instruction contends with the operating multiplier (mm), the MA is extended until the mm ends (the M—A shown in the dotted line box in figure 7.73) to create a single slot. The MA of the LDS contends with IF. Figure 7.73 illustrates how this occurs, assuming MA and IF contention.

	**		4	<	>	↔	• ◀					↔	~	↔	~	←):	Slot
DMULS.L	IF	ID	ΕX	MA		MA	mm	mm	mm	mm							
LDS.L		if			ID	EX	M			—_A							
Other instruction					IF	ΙD		 ,			ΕX	MA					
Other instruction						if				_	ID	ΕX					
Other instruction											IF	ID	ΕX	••••			
•••••																	
	4 þ ·	↔	+		-	•	• ৰ		>	•	~		~		+	: Slo	ot
DMULS.L	<mark>→→</mark> if	↓ ID	↔ EX	▲ ► MA	▲ MA	mm	• 	mm	>	•	•••	~	+	4>	+ >	: Slo	ot
DMULS.L LDS.L	→ · if	↓ ID IF	EX	MA ID	MA	mm EX	▲ : mm : M—	mm	► mm A	•	•••	.		4>	+ •	: Slo	ot
DMULS.L LDS.L Other instruction	↓ ·	↓ ID IF	↔ EX	▲ ► MA ID if	▲ MA	mm EX ID	mm M— EX	mm	mm —A	•	•••	4>	. ← ▶	<->	4	: Slo	ot
DMULS.L LDS.L Other instruction Other instruction	← •	↓ ID IF	↔ EX	MA ID if	▲ MA	mm EX ID IF	M EX ID		<u></u> A	↔	+	+		↔	+>	: Sic	ot
DMULS.L LDS.L Other instruction Other instruction Other instruction	→ ·	↓ ID IF	EX	MA ID if	MA	mm EX ID IF	M ■ EX ID if		A	EX ID	€X	•••	+	↔	+ •	: Slo	ət
DMULS.L LDS.L Other instruction Other instruction Other instruction	← ·	ID IF	EX -	MA ID if	MA 	mm EX ID IF	M ■ EX ID if		<u></u> A	EX ID	€X		↔		+	: Sic	ot
DMULS.L LDS.L Other instruction Other instruction Other instruction	→ ·	ID IF	EX -	MA ID if	MA	mm EX ID IF	M EX ID if		<u>A</u> A	EX ID	EX			↔	+	: Sic	ot

Figure 7.73 LDS.L (Memory) Instruction Immediately After a DMULS.L Instruction

7.7.3 Logic Operation Instructions

Register-Register Logic Operation Instructions: Include the following instruction types:

- AND Rm, Rn
- AND #imm, R0
- NOT Rm, Rn
- OR Rm, Rn
- OR #imm, R0
- TST Rm, Rn
- TST #imm, R0
- XOR Rm, Rn
- XOR #imm, R0



Figure 7.74 Register-Register Logic Operation Instruction Pipeline

Operation: The pipeline has three stages: IF, ID, and EX (figure 8.74). The data operation is completed in the EX stage via the ALU.

Memory Logic Operation Instructions: Include the following instruction types:

- AND.B #imm, @(R0, GBR)
- OR.B #imm, @(R0, GBR)
- TST.B #imm, @(R0, GBR)
- XOR.B #imm, @(R0, GBR)

	<+>	↔	<+>	↔	<►	↔	<►	+	↔	: Slot
Instruction A	IF	ID	EX	MA	EX	MA				
Next instruction		IF			ID	EX				
Third instruction					IF	ID	ΕX			
•••••										

Figure 7.75 Memory Logic Operation Instruction Pipeline

Operation: Operation: The pipeline has six stages: IF, ID, EX, MA, EX, and MA (figure 7.75). The ID of the next instruction stalls for 2 slots. The MAs of these instructions contend with IF.

TAS Instruction: Includes the following instruction type:

• TAS.B @Rn



Figure 7.76 TAS Instruction Pipeline

Operation: The pipeline has six stages: IF, ID, EX, MA, EX, and MA (figure 7.76). The ID of the next instruction stalls for 3 slots. The MA of the TAS instruction contends with IF.

7.7.4 Shift Instructions

Shift Instructions: Include the following instruction types:

- ROTL Rn
- ROTR Rn
- ROTCL Rn
- ROTCR Rn
- SHAL Rn
- SHAR Rn
- SHLL Rn
- SHLR Rn
- SHLL2 Rn
- SHLR2 Rn
- SHLL8 Rn
- SHLR8 Rn
- SHLL16 Rn
- SHLR16 Rn

<u></u>	+		+	~	↔	+	*	 <►	: Slot
Instruction A	IF	ID	EX						
Next instruction		IF	ID	EX	•••••				
Third instruction			IF	ID	ΕX				

Figure 7.77 Shift Instruction Pipeline

Operation: The pipeline has three stages: IF, ID, and EX (figure 7.77). The data operation is completed in the EX stage via the ALU.

7.7.5 Branch Instructions

Conditional Branch Instructions: Include the following instruction types:

- BF label
- BT label

٢

Operation: The pipeline has three stages: IF, ID, and EX. Condition verification is performed in the ID stage. Conditional branch instructions are not delayed branch.

1. When condition is satisfied

The branch destination address is calculated in the EX stage. The two instructions after the conditional branch instruction (instruction A) are fetched but discarded. The branch destination instruction begins its fetch from the slot following the slot which has the EX stage of instruction A (figure 7.78).

	↔	+	↔	+	↔	←	↔	** ** :	Slot
Instruction A	IF	ID	EX						
Next instruction		IF	—		(Fe	etchec	d but c	discarded)	
Third instruction			IF	—	(Fe	etchec	d but c	discarded)	
Branch destination				IF	ID	ΕX	•••••		
					IF	ID	ΕX		

Figure 7.78 Branch Instruction When Condition is Satisfied

2. When condition is not satisfied

If it is determined that conditions are not satisfied at the ID stage, the EX stage proceeds without doing anything. The next instruction also executes a fetch (figure 7.79).

Instruction A	IF	ID	ΕX				
Next instruction		IF	ID	ΕX			
Third instruction			IF	ID	ΕX		
				IF	ID	ΕX	



Note: SH-2 always fetches instructions with a long word. Therefore, "1. When condition is satisfied", 2 instructions are overrun when fetched, if that address is at the boundary of the 4n address.

Delayed Conditional Branch Instructions (SH-2 CPU): Include the following instruction types:

- BF/S label (SH-2 CPU only)
- BT/S label (SH-2 CPU only)

Operation: The pipeline has three stages: IF, ID, and EX. Condition verification is performed in the ID stage.

1. When condition is satisfied

The branch destination address is calculated in the EX stage. The instruction after the conditional branch instruction (instruction A) is fetched and executed, but the instruction after that is fetched and discarded. The branch destination instruction begins its fetch from the slot following the slot which has the EX stage of instruction A (figure 7.80).



Figure 7.80 Branch Instruction When Condition is Satisfied

2. When condition is not satisfied

If it is determined that conditions are not satisfied at the ID stage, the EX stage proceeds without doing anything. The next instruction also executes a fetch (figure 7.81).



Figure 7.81 Branch Instruction When Condition is Not Satisfied

Note: SH-2 always fetches instructions with a long word. Therefore, "1. When condition is satisfied", 2 instructions are overrun when fetched, if that address is at the boundary of the 4n address.

Unconditional Branch Instructions: Include the following instruction types:

- BRA label
 BRAF Rm (SH-2 CPU only)
- BSR label
- BSRF Rm (SH-2 CPU only)
- JMP @Rm
- JSR @Rm
- RTS

	↔	↔	↔	↔	<►	↔	↔	↔	← : Slot
Instruction A	IF	ID	ΕX						
Delay slot		IF		ID	EX	MA	WB		
Branch destination				IF	ID	EX			
					lF	ID	ΕX	•••••	



Operation: The pipeline has three stages: IF, ID, and EX (figure 7.82). Unconditional branch instructions are delayed branch. The branch destination address is calculated in the EX stage. The instruction following the unconditional branch instruction (instruction A), that is, the delay slot instruction is fetched and not discarded as the conditional branch instructions are, but is then executed. Note that the ID slot of the delay slot instruction does stall for one cycle. The branch destination instruction starts its fetch from the slot after the slot that has the EX stage of instruction A.

7.7.6 System Control Instructions

System Control ALU Instructions: Include the following instruction types:

- CLRT
- LDC Rm, SR
- LDC Rm, GBR
- LDC Rm, VBR
- LDS Rm, PR
- NOP
- SETT
- STC SR, Rn
- STC GBR, Rn
- STC VBR, Rn
- STS PR, Rn



Figure 7.83 System Control ALU Instruction Pipeline

Operation: The pipeline has three stages: IF, ID, and EX (figure 7.83). The data operation is completed in the EX stage via the ALU.

LDC.L Instructions: Include the following instruction types:

- LDC.L @Rm+, SR
- LDC.L @Rm+, GBR
- LDC.L @Rm+, VBR



Figure 7.84 LDC.L Instruction Pipeline

Operation: The pipeline has five stages: IF, ID, EX, MA, and EX (figure 7.84). The ID of the following instruction is stalled for two slots.

STC.L Instructions: Include the following instruction types:

- STC.L SR, @-Rn
- STC.L GBR, @-Rn
- STC.L VBR, @–Rn



Figure 7.85 STC.L Instruction Pipeline

Operation: The pipeline has four stages: IF, ID, EX, and MA (figure 7.85). The ID of the next instruction is stalled for one slot.

LDS.L Instruction (PR): Includes the following instruction type:

• LDS.L @Rm+, PR

	<►	↔	<►	<►	↔	↔	<►	<+>	 : Slot
Instruction A	IF	ID	EX	MA	WB				
Next instruction		IF	ID	EX	•••••				
Third instruction			IF	ID	ΕX	•••••			
••••••									

Figure 7.86 LDS.L Instruction (PR) Pipeline

Operation: The pipeline has five stages: IF, ID, EX, MA, and WB (figure 7.86). It is the same as an ordinary load instruction.

STS.L Instruction (PR): Includes the following instruction type:

• STS.LPR, @-Rn

	↔	♣	✦		♣	♣₽	♣	↔	← : Slot
Instruction A	IF	ID	EX	MA					
Next instruction		IF	ID	EX	•••••				
Third instruction			١F	ID	EX	•••••			

Figure 7.87 STS.L Instruction (PR) Pipeline

Operation: The pipeline has four stages: IF, ID, EX, and MA (figure 7.87). It is the same as an ordinary store instruction.

Register \rightarrow **MAC Transfer Instructions:** Include the following instruction types:

- CLRMAC
- LDS Rm, MACH
- LDS Rm, MACL





Operation: The pipeline has four stages: IF, ID, EX, and MA (figure 7.88). The MA is a stage for accessing the multiplier. The MA contends with the IF. This makes it the same as ordinary store instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

Memory \rightarrow **MAC Transfer Instructions:** Include the following instruction types:

- LDS.L @Rm+, MACH
- LDS.L @Rm+, MACL



Figure 7.89 Memory → MAC Transfer Instruction Pipeline

Operation: The pipeline has four stages: IF, ID, EX, and MA (figure 7.89). The MA contends with the IF. The MA is a stage for memory access and multiplier access. This makes it the same as ordinary load instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

 $MAC \rightarrow Register Transfer Instructions:$ Include the following instruction types:

- STS MACH, Rn
- STS MACL, Rn





Operation: The pipeline has five stages: IF, ID, EX, MA, and WB (figure 7.90). The MA is a stage for accessing the multiplier. The MA contends with the IF. This makes it the same as ordinary load instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

 $MAC \rightarrow Memory Transfer Instructions:$ Include the following instruction types:

- STS.L MACH, @-Rn
- STS.L MACL, @–Rn

	+	+	+		+P	 +	+	+ >	: Slot
Instruction A	IF	ID	EX	MA					
Next instruction		IF	ID	EX	•••••				
Third instruction			IF	ID	ΕX				

Figure 7.91 MAC → Memory Transfer Instruction Pipeline

Operation: The pipeline has four stages: IF, ID, EX, and MA (figure 7.91). The MA is a stage for accessing the memory and the multiplier. The MA contends with IF. This makes it the same as ordinary store instructions. Since the multiplier contends with the MA, see the section for the SOP instruction, multiply instruction, and double precision multiply instruction.

RTE Instruction: Includes the following instruction type:

• RTE



Figure 7.92 RTE Instruction Pipeline

The pipeline has five stages: IF, ID, EX, MA, and MA (figure 7.92). The MAs contend with the IF. The RTE is a delayed branch instruction. The ID of the delay slot instruction is stalled for 3 slots. The IF of the branch destination instruction starts from the slot following the MA of the RTE.
TRAP Instruction: Includes the following instruction type:

• TRAPA #imm



Figure 7.93 TRAP Instruction Pipeline

The pipeline has nine stages: IF, ID, EX, EX, MA, MA, MA, EX, and EX (figure 7.93). The MAs contend with the IF. The TRAP is not a delayed branch instruction. The two instructions after the TRAP instruction are fetched, but they are discarded without being executed. The IF of the branch destination instruction starts from the slot of the EX in the ninth stage of the TRAP instruction.

SLEEP Instruction: Includes the following instruction type:

• SLEEP



Figure 7.94 SLEEP Instruction Pipeline

Operation: The pipeline has three stages: IF, ID and EX (figure 7.94). It is issued until the IF of the next instruction. After the SLEEP instruction is executed, the CPU enters sleep mode or standby mode.

7.7.7 Exception Processing

Interrupt Exception Processing: Includes the following instruction type:

• Interrupt exception processing

	↔	↔	↔	↔	<►	↔	↔	↔	∢ ≯	♣	<►	↔	↔ : S
Interrupt	ÎF	. ID	ΕX	ΕX	MA	MA	ΕX	MA	ΕX	EX			
Next instruction		IF											
Branch destination										IF	ID	ΕX	
											IF	ID	•••••

Figure 7.95 Interrupt Exception Processing Pipeline

Operation: The interrupt is received during the ID stage of the instruction and everything after the ID stage is replaced by the interrupt exception processing sequence. The pipeline has ten stages: IF, ID, EX, EX, MA, MA, EX, MA, EX, and EX (figure 7.95). Interrupt exception processing is not a delayed branch. In interrupt exception processing, an overrun fetch (IF) occurs. In branch destination instructions, the IF starts from the slot that has the final EX in the interrupt exception processing.

Interrupt sources are external interrupt request pins such as NMI, user breaks, and on-chip peripheral module interrupts.

Address Error Exception Processing: Includes the following instruction type:

• Address error exception processing



Figure 7.96 Address Error Exception Processing Pipeline

Operation: The address error is received during the ID stage of the instruction and everything after the ID stage is replaced by the address error exception processing sequence. The pipeline has ten stages: IF, ID, EX, EX, MA, MA, EX, MA, EX, and EX (figure 7.96). Address error exception processing is not a delayed branch. In address error exception processing, an overrun fetch (IF) occurs. In branch destination instructions, the IF starts from the slot that has the final EX in the address error exception processing.

Address errors are caused by instruction fetches and by data reads or writes. For details of the error cause, refer to the appropriate hardware manual.

Illegal Instruction Exception Processing: Includes the following instruction type:

• Illegal instruction exception processing



Figure 7.97 Illegal Instruction Exception Processing Pipeline

Operation: The illegal instruction is received during the ID stage of the instruction and everything after the ID stage is replaced by the illegal instruction exception processing sequence. The pipeline has nine stages: IF, ID, EX, EX, MA, MA, MA, EX, and EX (figure 7.97). Illegal instruction exception processing is not a delayed branch. In illegal instruction exception processing, an overrun fetch (IF) occurs. Whether there is an IF only in the next instruction or in the one after that as well depends on the instruction that was to be executed. In branch destination instructions, the IF starts from the slot that has the final EX in the illegal instruction exception processing.

Illegal instruction exception processing is caused by ordinary illegal instructions and by illegal slot instructions. When undefined code placed somewhere other than the slot directly after the delayed branch instruction (called the delay slot) is decoded, ordinary illegal instruction exception processing occurs. When undefined code placed in the delay slot is decoded or when an instruction placed in the delay slot to rewrite the program counter is decoded, an illegal slot instruction exception handling occurs.

Appendix A Instruction Code

See "6. Instruction Descriptions" for details.

A.1 Instruction Set by Addressing Mode

Table A.1 lists instruction codes and execution states by addressing modes.

				Ту	pes
Addressing Mode	Category	Sample	Instruction	SH-2	SH-1
No operand		NOP		8	8
Direct register addressing	Destination operand only	MOVT	Rn	18	17
	Source and destination operand	ADD	Rm, Rn	34	31
	Load and store with control	LDC	Rm, SR	12	12
	register or system register	STS	MACH, Rn		
Indirect register	Source operand only	JMP	@Rm	2	2
addressing	Destination operand only	TAS.B	@Rn	1	1
	Data transfer with direct register addressing	MOV.L	Rm,@Rn	6	6
Post increment indirect register addressing	Multiply/accumulate operation	MAC.W	@Rm+,@Rn+	2	1
	Data transfer from direct register addressing	MOV.L	@Rm+,Rn	3	3
	Load to control register or system register	LDC.L	@Rm+,SR	6	6
Pre decrement indirect register addressing	Data transfer from direct register addressing	MOV.L	Rm,@-Rn	3	3
	Store from control register or system register	STC.L	SR,@-Rn	6	6
Indirect register addressing with displacement	Data transfer with direct register addressing	MOV.L	Rm,@(disp,Rn)	6	6
Indirect indexed register addressing	Data transfer with direct register addressing	MOV.L	Rm,@(R0,Rn)	6	6
Indirect GBR addressing with displacement	Data transfer with direct register addressing	MOV.L	R,@(disp,GBR)	6	6
Indirect indexed GBR addressing	Immediate data transfer	AND.B	#imm,@(R0,GBR)	4	4
PC relative addressing with displacement	Data transfer to direct register addressing	MOV.L	@(disp,PC),Rn	3	3
PC relative addressing with Rm	Branch instruction	BRAF	Rm	2	0
PC relative addressing	Branch instruction	BRA	label	6	4
Immediate addressing	Arithmetic logical operations with direct register addressing	ADD	#imm,Rn	7	7
	Specify exception processing vector	TRAPA	#imm	1	1
	·		Total:	142	133

Table A.1 Instruction Set by Addressing Mode

A.1.1 No Operand

Table A.2No Operand

Instruction	Code	Operation	State	T Bit
CLRT	000000000001000	$0 \rightarrow T$	1	0
CLRMAC	000000000101000	$0 \rightarrow MACH, MACL$	1	
DIVOU	000000000011001	$0 \rightarrow M/Q/T$	1	0
NOP	000000000001001	No operation	1	
RTE	000000000101011	Delayed branch, Stack area \rightarrow PC/SR	4	LSB
RTS	000000000001011	Delayed branch, $PR \rightarrow PC$	2	
SETT	000000000011000	$1 \rightarrow T$	1	1
SLEEP	000000000011011	Sleep	3	_

A.1.2 Direct Register Addressing

Table A.3 Destination Operand Only

Instruction		Code	Operation	State	T Bit	
CMP/PL	Rn	0100nnnn00010101	Rn > 0, 1 \rightarrow T	1	Comparison result	
CMP/PZ	Rn	0100nnnn00010001	Rn ≥ 0, 1 \rightarrow T	1	Comparison result	
DT	Rn*	0100nnnn00010000	Rn – 1 → Rn When Rn is 0, 1 → T, when Rn is nonzero, 0 → T	1	Comparison result	
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1		
ROTL	Rn	0100nnnn00000100	$T \leftarrow Rn \leftarrow MSB$	1	MSB	
ROTR	Rn	0100nnnn00000101	$LSB\toRn\toT$	1	LSB	
ROTCL	Rn	0100nnnn00100100	T ← Rn ← T	1	MSB	
ROTCR	Rn	0100nnnn00100101	$T\toRn\toT$	1	LSB	
SHAL	Rn	0100nnnn00100000	T ← Rn ← 0	1	MSB	
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB	
SHLL	Rn	0100nnnn00000000	T ← Rn ← 0	1	MSB	
SHLR	Rn	0100nnnn00000001	$0 \rightarrow Rn \rightarrow T$	1	LSB	
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1		
SHLR2	Rn	0100nnnn00001001	$Rn \gg 2 \rightarrow Rn$	1		
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1		
SHLR8	Rn	0100nnnn00011001	$Rn \gg 8 \rightarrow Rn$	1		
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1		
SHLR16	Rn	0100nnnn00101001	Rn≫16 \rightarrow Rn	1		

Note: SH-2 CPU instruction

Table A.4 Source and Destination Operand

Instruction		Code	Operation	State	T Bit	
ADD	Rm,Rn	0011nnnnmmm1100	$Rn + Rm \rightarrow Rn$	1		
ADDC	Rm, Rn	0011nnnmmmm1110	$\begin{array}{l} \text{Rn + Rm + T} \rightarrow \text{Rn,} \\ \text{carry} \rightarrow \text{T} \end{array}$	1	Carry	
ADDV	Rm, Rn	0011nnnnmmm1111	$Rn + Rm \rightarrow Rn$, overflow $\rightarrow T$	1	Overflow	
AND	Rm,Rn	0010nnnmmm1001	$Rn \& Rm \rightarrow Rn$	1		

Instruction		Code	Operation	State	T Bit
CMP/EQ	Rm, Rn	0011nnnmmmm0000	When Rn = Rm, $1 \rightarrow T$	1	Comparison result
CMP/HS	Rm, Rn	0011nnnmmmm0010	When unsigned and Rn \ge Rm, 1 \rightarrow T	1	Comparison result
CMP/GE	Rm, Rn	0011nnnnmmm0011	When signed and $Rn \ge Rm$, 1 \rightarrow T	1	Comparison result
CMP/HI	Rm, Rn	0011nnnmmmm0110	When unsigned and Rn > Rm, 1 \rightarrow T	1	Comparison result
CMP/GT	Rm, Rn	0011nnnmmmm0111	When signed and Rn > Rm, 1 \rightarrow T	1	Comparison result
CMP/STR	Rm, Rn	0010nmmmmn1100	When a byte in Rn equals bytes in Rm, 1 \rightarrow T	1	Comparison result
DIV1	Rm, Rn	0011nnnnmmm0100	1-step division (Rn ÷ Rm)	1	Calculation result
DIV0S	Rm, Rn	0010nnnmmm0111	$\begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q, MSB} \\ \text{of } \text{Rm} \rightarrow \text{M, M} \land \text{Q} \rightarrow \text{T} \end{array}$	1	Calculation result
DMULS.L	Rm,Rn* ²	0011nnnnmmm1101	Signed, Rn \times Rm \rightarrow MACH, MACL	2 to 4* ¹	
DMULU.L	Rm, Rn* ²	0011nnnnmmm0101	Unsigned, Rn \times Rm \rightarrow MACH, MACL	2 to 4*1	_
EXTS.B	Rm, Rn	0110nnnmmm1110	Sign – extends Rm from byte \rightarrow Rn	1	
EXTS.W	Rm, Rn	0110nnnnmmm1111	Sign – extends Rm from word \rightarrow Rn	1	
EXTU.B	Rm, Rn	0110nnnnmmm1100	Zero – extends Rm from byte \rightarrow Rn	1	
EXTU.W	Rm, Rn	0110nnnnmmm1101	Zero – extends Rm from word \rightarrow Rn	1	
MOV	Rm, Rn	0110nnnnmmmm0011	$Rm \rightarrow Rn$	1	
MUL.L	Rm, Rn* ²	0000nnnnmmmm0111	$Rn \times Rm \rightarrow MACL$	2 to 4*1	
MULS.W	Rm, Rn	0010nnnnmmm1111	Signed, Rn \times Rm \rightarrow MAC	1 to 3*1	
MULU.W	Rm, Rn	0010nnnmmm1110	Unsigned, $Rn \times Rm \rightarrow MAC$	1 to 3* ¹	
NEG	Rm, Rn	0110nnnnmmm1011	$0 - \text{Rm} \rightarrow \text{Rn}$	1	
NEGC	Rm, Rn	0110nnnnmmm1010	$0 - Rm - T \rightarrow Rn,$ Borrow $\rightarrow T$	1	Borrow

 Table A.4
 Source and Destination Operand (cont)

Notes: 1. The normal minimum number of execution states

Instructio	on	Code	Operation	State	T Bit
NOT	Rm, Rn	0110nnnnmmmm0111	$\sim \text{Rm} \rightarrow \text{Rn}$	1 .	
OR	Rm, Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	
SUB	Rm, Rn	0011nnnnmmm1000	$Rn - Rm \rightarrow Rn$	1	
SUBC	Rm, Rn	0011nnnmmmm1010	$Rn - Rm - T \rightarrow Rn$, Borrow $\rightarrow T$	1	Borrow
SUBV	Rm, Rn	0011nnnmmmm1011	$Rn - Rm \rightarrow Rn,$ Underflow $\rightarrow T$	1	Underflow
SWAP.B	Rm, Rn	0110nnnnmmm1000	$Rm \rightarrow Swap$ upper and lower halves of lower 2 bytes $\rightarrow Rn$	1	
SWAP.W	Rm, Rn	0110nnnnmmm1001	$Rm \rightarrow Swap$ upper and lower word $\rightarrow Rn$	1	
TST	Rm, Rn	0010nnnnmmm1000	Rn & Rm, when result is 0, 1 \rightarrow T	1	Test results
XOR	Rm, Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	
XTRCT	Rm, Rn	0010nnnnmmm1101	Center 32 bits of Rm and $Rn \rightarrow Rn$	1	
		· · ·			

Table A.4 Source and Destination Operand (con	Table	A.4	Source and	Destination	Operand	(cont)
---	-------	-----	------------	-------------	---------	--------

Table A.5 Load and Store with Control Register or System Register

Instruc	tion	Code	Operation	State	T Bit
LDC	Rm, SR	0100mmmm00001110	$Rm \to SR$	1	LSB
LDC	Rm, GBR	0100mmmm00011110	$Rm \to GBR$	1	
LDC	Rm, VBR	0100mmmm00101110	$\text{Rm} \rightarrow \text{VBR}$	1	
LDS	Rm, MACH	0100mmmm00001010	$Rm \rightarrow MACH$	1	
LDS	Rm, MACL	0100mmmm00011010	$Rm \rightarrow MACL$	1	
LDS	Rm, PR	0100mmmm00101010	$Rm \to PR$	1	·
STC	SR, Rn	0000nnnn00000010	$SR\toRn$	1	·
STC	GBR, Rn	0000nnnn00010010	$GBR\toRn$	1	
STC	VBR, Rn	0000nnnn00100010	$VBR\toRn$	1	
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	
STS	MACL, Rn	0000nnnn00011010	$MACL\toRn$	1	·
STS	PR, Rn	0000nnnn00101010	$PR\toRn$	1	

A.1.3 Indirect Register Addressing

 Table A.6
 Destination Operand Only

Instru	ction	Code	Operation	State	T Bit
JMP	@Rm	0100mmmm00101011	Delayed branch, $\operatorname{Rm} \rightarrow \operatorname{PC}$	2	
JSR	@ Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2	
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 \rightarrow T, 1 \rightarrow MSB of (Rn)	4	Test results

Table A.7 Data Transfer with Direct Register Addressing

Instruction		Code	Operation	State	T Bit
MOV.B	Rm,@Rn	0010nnnnmmm0000	$Rm \rightarrow (Rn)$	1	
MOV.W	Rm,@Rn	0010nnnnmmmm0001	$Rm \rightarrow (Rn)$	1	
MOV.L	Rm,@Rn	0010nnnnmmmm0010	$Rm \rightarrow (Rn)$	1	
MOV.B	@Rm,Rn	0110nnnnmmm0000	(Rm) \rightarrow sign extension \rightarrow Rn	1	
MOV.W	@Rm, Rn	0110nnnnmmmm0001	$(Rm) \rightarrow sign extension \rightarrow Rn$	1	
MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1	

A.1.4 Post Increment Indirect Register Addressing

Table A.8 Multiply/Accumulate Operation

Instruction		Code	Operation	State	
MAC.L	@Rm+,@Rn+* ²	0000nnnnmmm1111	Signed, (Rn) \times (Rm) + MAC \rightarrow MAC	3/(2 to 4)*1	
MAC.W	@Rm+, @Rn+	0100mmmmmmm1111	Signed, (Rn) \times (Rm) + MAC \rightarrow MAC	3/(2)*1	

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions).

Instruction		Code	Operation	State	T Bit
MOV.B	@Rm+,Rn	0110nnnnmmm0100	(Rm) \rightarrow sign extension \rightarrow Rn, Rm + 1 \rightarrow Rm	1	
MOV.W	@Rm+,Rn	0110nnnnmmm0101	(Rm) → sign extension → Rn, Rm + 2 → Rm	1	
MOV.L	@Rm+,Rn	0110nnnmmmm0110	(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm	1	

 Table A.9
 Data Transfer from Direct Register Addressing

Table A.10 Load to Control Register or System Register

Instruc	tion	Code	Operation	State	T Bit
LDC.L	@Rm+,SR	0100mmmm00000111	(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm	3	LSB
LDC.L	@Rm+,GBR	0100mmmm00010111	(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm	3	·
LDC.L	@Rm+,VBR	0100mmmm00100111	(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm	3	
LDS.L	@Rm+,MACH	0100mmmm00000110	(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm	1	
LDS.L	@Rm+,MACL	0100mmmm00010110	(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm	1	
LDS.L	@Rm+,PR	0100mmmm00100110	(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm	1	

A.1.5 Pre Decrement Indirect Register Addressing

Table A.11 Data Transfer from Direct Register Addressing

Instruct	tion	Code	Operation	State	T Bit
MOV.B	Rm,@-Rn	0010nnnmmmm0100	$Rn - 1 \rightarrow Rn, Rm \rightarrow (Rn)$	1	
MOV.W	Rm,@—Rn	0010nnnmmmm0101	$Rn - 2 \rightarrow Rn, Rm \rightarrow (Rn)$	1	<u> </u>
MOV.L	Rm,@-Rn	0010nnnnmmm0110	$Rn - 4 \rightarrow Rn, Rm \rightarrow (Rn)$	1	

Instruc	tion	Code	Operation	State	T Bit
STC.L	SR,@-Rn	0100nnnn00000011	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	2	
STC.L	GBR,@-Rn	0100nnnn00010011	$Rn - 4 \rightarrow Rn, GBR \rightarrow (Rn)$	2	
STC.L	VBR,@-Rn	0100nnnn00100011	Rn – 4 \rightarrow Rn, VBR \rightarrow (Rn)	2	
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn - 4 \rightarrow Rn$, MACH \rightarrow (Rn)	1	
STS.L	MACL, @-Rn	0100nnnn00010010	$Rn - 4 \rightarrow Rn$, MACL \rightarrow (Rn)	1	
STS.L	PR,@-Rn	0100nnnn00100010	$Rn - 4 \rightarrow Rn, PR \rightarrow (Rn)$	1	

 Table A.12
 Store from Control Register or System Register

A.1.6 Indirect Register Addressing with Displacement

Table A.13 Indirect Register Addressing with Displacement

Instruction		Code	Operation	State	T Bit
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp } \times 4 + \text{Rn})$	1	
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	(disp + Rm) \rightarrow sign extension \rightarrow R0	1	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	(disp $\times 2 + \text{Rm}$) \rightarrow sign extension $\rightarrow \text{RO}$	1	
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	(disp ×4 + Rm) \rightarrow Rn	1	

A.1.7 Indirect Indexed Register Addressing

Table A.14 Indirect Indexed Register Addressing

Instruc	tion	Code	Operation	State	T Bit
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	_
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$Rm \rightarrow (R0 + Rn)$	1	
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	

A.1.8 Indirect GBR Addressing with Displacement

Instruction		Code	Operation	State	T Bit
MOV.B	R0,@(disp,GBR)	11000000ddddddd	$R0 \rightarrow (disp + GBR)$	1	
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	-
MOV.B	@(disp,GBR),R0	11000100ddddddd	(disp + GBR) \rightarrow sign extension \rightarrow R0	1.	
MOV.W	@(disp,GBR),R0	11000101ddddddd	(disp $\times 2 + \text{GBR}) \rightarrow$ sign extension $\rightarrow \text{RO}$	1	
MOV.L	@(disp,GBR),R0	11000110ddddddd	(disp ×4 + GBR) \rightarrow R0	1	

Table A.15 Indirect GBR Addressing with Displacement

A.1.9 Indirect Indexed GBR Addressing

Table A.16 Indirect Indexed GBR Addressing

Instruction		Code	Operation	State	T Bit
AND.B	<pre>#imm,@(R0,GBR)</pre>	11001101iiiiiiii	(R0 + GBR) & imm \rightarrow (R0 + GBR)	3	
OR.B	<pre>#imm,@(R0,GBR)</pre>	110011111iiiiiii	(R0 + GBR) imm \rightarrow (R0 + GBR)	3	
TST.B	<pre>#imm,@(R0,GBR)</pre>	11001100iiiiiiii	(R0 + GBR) & imm, when result is 0, $1 \rightarrow T$	3	Test results
XOR.B	<pre>#imm,@(R0,GBR)</pre>	11001110iiiiiiii	(R0 + GBR) ^ imm \rightarrow (R0 + GBR)	3	-

A.1.10 PC Relative Addressing with Displacement

Table A.17 PC Relative Addressing with Displacement

Instruction		Code Operation		State	T Bit
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	$\begin{array}{l} (\text{disp } \times 2 + \text{PC}) \rightarrow \text{sign} \\ \text{extension} \rightarrow \text{Rn} \end{array}$	1	
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	(disp ×4 + PC) \rightarrow Rn	1	
MOVA	@(disp,PC),R0	11000111ddddddd	disp $\times 4 + PC \rightarrow R0$	1	

A.1.11 PC Relative Addressing with Rm

Table A.18 PC Relative Addressing with Rm

Instruction		Code	Operation	State T Bit	T Bit
BRAF	Rm* ²	0000mmmm00100011	Delayed branch, Rm + PC \rightarrow PC	2	
BSRF	Rm* ²	0000mmmm00000011	Delayed branch, PC \rightarrow PR, Rm + PC \rightarrow PC	2	

Notes: 2. SH-2 CPU instruction

A.1.12 PC Relative Addressing

Table A.19 PC Relative Addressing

Instruction		Code	Operation	State	T Bit
BF	label	10001011ddddddd	When T = 0, disp \times 2 + PC \rightarrow PC; When T = 1, nop	3/1* ³	
BF/S	label* ²	10001111ddddddd	When T = 0, disp \times 2 + PC \rightarrow PC; When T = 1, nop	2/1* ³	
ВТ	label	10001001ddddddd	When T = 1, disp \times 2+ PC \rightarrow PC; When T = 0, nop	3/1* ³	
BT/S	label* ²	10001101ddddddd	When T = 1, disp \times 2 + PC \rightarrow PC; When T = 0, nop	2/1* ³	
BRA	label	1010ddddddddddd	Delayed branch, disp \times 2 + PC \rightarrow PC	2	_
BSR	label	1011dddddddddd	Delayed branch, PC \rightarrow PR, disp \times 2 + PC \rightarrow PC	2	

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

A.1.13 Immediate

Instruct	ion	Code	Operation	State	T Bit
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_
AND	#imm,R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1	
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, $1 \rightarrow T$	1	Comparison result
MOV	#imm,Rn	1110nnnniiiiiiii	imm \rightarrow sign extension \rightarrow Rn	1	
OR	#imm,R0	11001011iiiiiii	R0 I imm \rightarrow R0	1	_
TST	#imm,R0	11001000iiiiiiii	R0 & imm, when result is 0, $1 \rightarrow T$	1	Test results
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm \rightarrow R0	1	

 Table A.20
 Arithmetic Logical Operation with Direct Register Addressing

Table A.21 Specify Exception Processing Vector

Instruction	Code	Operation	State	T Bit
TRAPA #imm	11000011iiiiiiii	$PC/SR \rightarrow Stack area, (imm \times 4 + VBR) \rightarrow PC$	8	

A.2 Instruction Sets by Instruction Format

Tables A.22 to A.48 list instruction codes and execution states by instruction formats.

				Тур	Des
Format	Category	Sample	e Instruction	SH-2	SH-1
0	—	NOP		8	8
n	Direct register addressing	MOVT	Rn	18	17
	Direct register addressing (store with control or system registers)	STS	MACH, Rn	6	6
	Indirect register addressing	TAS.B	@Rn	1	1
	Pre decrement indirect register addressing	STC.L	SR,@-Rn	6	6
m	Direct register addressing (load with control or system registers)	LDC	Rm,SR	6	6
	PC relative addressing with Rn	BRAF	Rm	2	0
	Direct register addressing	JMP	@Rm	2	2
	Post increment indirect register addressing	LDC.L	@Rm+,SR	6	6
nm	Direct register addressing	ADD	Rm,Rn	34	31
	Indirect register addressing	MOV.L	Rm,@Rn	6	6
	Post increment indirect register addressing (multiply/accumulate operation)	MAC.W	@Rm+,@Rn+	2	1
	Post increment indirect register addressing	MOV.L	@Rm+,Rn	3	3
	Pre decrement indirect register addressing	MOV.L	Rm,@-Rn	3	3
	Indirect indexed register addressing	MOV.L	Rm,@(RO,Rn)	6	6
md	Indirect register addressing with displacement	MOV.B	@(disp,Rm),R0	2	2
nd4	Indirect register addressing with displacement	MOV.B	R0,@(disp,Rn)	2	2
nmd	Indirect register addressing with displacement	MOV.L	Rm,@(disp,Rn)	2	2
d	Indirect GBR addressing with displacement	MOV.L	R0,@(disp,GBR)	6	6
	Indirect PC addressing with displacement	MOVA	@(disp,PC),R0	1	1
	PC relative addressing	BF	label	4	2
d12	PC relative addressing	BRA	label	2	2
nd8	PC relative addressing with displacement	MOV.L	@(disp,PC),Rn	2	2
i	Indirect indexed GBR addressing	AND.B	<pre>#imm,@(R0,GBR)</pre>	4	4
	Immediate addressing (arithmetic and logical operations with direct register)	AND	#imm,R0	5	5
	Immediate addressing (specify exception processing vector)	TRAPA	#imm	1	1
ni	Immediate addressing (direct register arithmetic operations and data transfers)	ADD	#imm,Rn	2	2
			Total:	142	133

Table A.22 Instruction Sets by Format

A.2.1 0 Format

Table A.23 0 Format

Instruction	Code	Operation	State	T Bit
CLRT	000000000001000	$0 \rightarrow T$	1	0
CLRMAC	000000000101000	$0 \rightarrow MACH, MACL$	1	
DIV0U	000000000011001	$0 \rightarrow M/Q/T$	1	0
NOP	000000000001001	No operation	1	
RTE	000000000101011	Delayed branching, stack area \rightarrow PC/SR	4	LSB
RTS	000000000001011	Delayed branching, PR \rightarrow PC	2	
SETT	000000000011000	1 → T	1.	1
SLEEP	000000000011011	Sleep	3*4	<u></u>

Notes: 4. This is the number of states until a transition is made to the Sleep state.

A.2.2 n Format

Table A.2	4 Direct	t Register	Addressing
A 0010 1 100		L'ESISTEL	TRACT COOLLE

Instructi	on	Code	Operation	State	T Bit
CMP/PL	Rn	0100nnnn00010101	$Rn > 0, 1 \rightarrow T$	1	Comparison result
CMP/PZ	Rn	0100nnnn00010001	$Rn \ge 0, 1 \rightarrow T$	1	Comparison result
DT	Rn* ²	0100nnnn00010000	Rn - 1 \rightarrow Rn; If Rn is 0, 1 \rightarrow T, if Rn is nonzero, 0 \rightarrow T	1	Comparison result
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	—
ROTL	Rn	0100nnnn00000100	$T \leftarrow Rn \leftarrow MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$LSB\toRn\toT$	1	LSB
ROTCL	Rn	0100nnnn00100100	T ← Rn ← T	1	MSB
ROTCR	Rn	0100nnnn00100101	$T \rightarrow Rn \rightarrow T$	1	LSB
SHAL	Rn	0100nnnn00100000	T ← Rn ← 0	1	MSB
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHLR	Rn	0100nnnn00000001	$0 \rightarrow Rn \rightarrow T$	1	LSB
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	
SHLR2	Rn	0100nnnn00001001	$Rn \gg 2 \rightarrow Rn$	1	
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1	_
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1	
SHLR16	Rn	0100nnnn00101001	$Rn >> 16 \rightarrow Rn$	1	-

Notes: 2. SH-2 CPU instruction.

Table A.25	Direct Register	Addressing (Store	with Control	and System	Registers)

Instruc	tion	Code	Operation	State	T Bit
STC	SR,Rn	0000nnnn00000010	$\text{SR} \rightarrow \text{Rn}$	1	
STC	GBR, Rn	0000nnnn00010010	$GBR\toRn$	1	
STC	VBR, Rn	0000nnnn00100010	$VBR\toRn$	1	
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	
STS	MACL, Rn	0000nnnn00011010	$MACL\toRn$	1	
STS	PR, Rn	0000nnnn00101010	$PR \rightarrow Rn$	1	

Instruction	Code	Operation	State	T Bit
TAS.B @Rn	0100nnnn00011011	When (Rn) is 0, 1 \rightarrow T, 1 \rightarrow MSB of (Rn)	4	Test results

Table A.26 Indirect Register Addressing

Table A.27 Pre Decrement Indirect Register

Instruc	tion	Code	Operation	State	T Bit
STC.L	SR,@-Rn	0100nnnn00000011	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	2	
STC.L	GBR,@-Rn	0100nnnn00010011	$Rn - 4 \rightarrow Rn, GBR \rightarrow (Rn)$	2	
STC.L	VBR,@-Rn	0100nnnn00100011	Rn – 4 \rightarrow Rn, VBR \rightarrow (Rn)	2	
STS.L	MACH, @-Rn	0100nnnn00000010	Rn – 4 \rightarrow Rn, MACH \rightarrow (Rn)	1	
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn - 4 \rightarrow Rn, MACL \rightarrow (Rn)$	1	
STS.L	PR,@-Rn	0100nnnn00100010	$Rn - 4 \rightarrow Rn, PR \rightarrow (Rn)$	1	

A.2.3 m Format

Instruc	tion	Code	Operation	State	T Bit
LDC	Rm,SR	0100mmmm000001110	$Rm \rightarrow SR$	1	LSB
LDC	Rm,GBR	0100mmmm00011110	$\text{Rm} \rightarrow \text{GBR}$	1	—
LDC	Rm, VBR	0100mmmm00101110	$Rm \to VBR$	1	
LDS	Rm, MACH	0100mmmm00001010	$Rm \rightarrow MACH$	1	
LDS	Rm, MACL	0100mmmm000011010	$\text{Rm} \rightarrow \text{MACL}$	1	
LDS	Rm, PR	0100mmmm00101010	$Rm \to PR$	1	

Table A.28 Direct Register Addressing (Load with Control and System Registers)

Table A.29 Indirect Register

Instru	iction	Code	Operation	State	T Bit	
JMP	@Rm	0100mmmm00101011	Delayed branch, $\operatorname{Rm} \rightarrow \operatorname{PC}$	2		
JSR	@Rm	0100mmmm000001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2		

Table A.30 Post Increment Indirect Register

Instruc	tion	Code	Operation	State	T Bit
LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	3	LSB
LDC.L	@Rm+,GBR	0100mmmm00010111	(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm	3	
LDC.L	@Rm+,VBR	0100mmmm00100111	(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm	3	_
LDS.L	@Rm+, MACH	0100mmmm00000110	(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm	1	—
LDS.L	@Rm+,MACL	0100mmmm00010110	(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm	1	
LDS.L	@Rm+,PR	0100mmmm00100110	$(\text{Rm}) \rightarrow \text{PR}, \text{Rm} + 4 \rightarrow \text{Rm}$	1	

Table A.31 PC Relative Addressing with Rm

Instruction		Code	Operation	State	T Bit
BRAF	$Rm \star^2$	0000mmmm00100011	Delayed branch, Rm + PC \rightarrow PC	2	
BSRF	Rm* ²	0000mmmm00000011	Delayed branch, PC \rightarrow PR, Rm + PC \rightarrow PC	2	
NI-1	0 01				

Notes: 2. SH-2 CPU instruction

A.2.4 nm Format

Table A.32 Direct Register Addressing

ADDRm, Rn0011nnnmmmm1100Rn + Rm \rightarrow Rn1—ADDCRm, Rn0011nnnmmmm1111Rn + Rm + T \rightarrow Rn, carry1Carry \rightarrow TADDVRm, Rn0011nnnmmmm1001Rn + Rm \rightarrow Rn, overflow1Overflow \rightarrow TANDRm, Rn0011nnnmmmm1001Rn & Rm \rightarrow Rn1—ANDRm, Rn0011nnnmmmm0000When Rn = Rm, 1 \rightarrow T1Comparison resultCMP/EQRm, Rn0011nnnmmmm0010When unsigned and Rn \geq Rm, Rn1Comparison resultCMP/HSRm, Rn0011nnnmmmm0011When unsigned and Rn \geq Rm, 1 \rightarrow T1Comparison resultCMP/GERm, Rn0011nnnmmmm0011When unsigned and Rn \geq Rm, 1 \rightarrow T1Comparison resultCMP/GTRm, Rn0011nnnmmmm0110When unsigned and Rn $>$ Rm, 1 \rightarrow T1Comparison resultCMP/GTRm, Rn0011nnnmmm0111When a byte in Rn equals a byte in Rn equals a byte in Rn equals a byte in Rn equals a byte in Rm, 1 \rightarrow T1Calculation resultDIV1Rm, Rn0011nnnmmm0110MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M A Q \rightarrow T2to 4^{*1} $-$ DMULS LRm, Rn0110nnnmmm1110Sign-extends Rm from word \rightarrow Rn1—EXTU . BRm, Rn0110nnnmmm1110Sign-extends Rm from word \rightarrow Rn1—EXTU . WRm, Rn0110nnnmmmm1110Zero-extends Rm from word \rightarrow Rn1—MOVRm, Rn0110nnnmmm1111	Instruction	n .	Code	Operation	State	T Bit
ADDCRm, Rn0011nnnmmmm1110Rn + Rm + T \rightarrow Rn, carry \rightarrow T1Carry \rightarrow TADDVRm, Rn0011nnnmmmm1111Rn + Rm \rightarrow Rn, overflow \rightarrow T1Overflow \rightarrow TANDRn, Rn0010nnnmmmm1001Rn & Rm \rightarrow Rn1 $$ CMP/EQRm, Rn0011nnnmmmm0000When Rn = Rm, 1 \rightarrow T1Comparison resultCMP/ESRm, Rn0011nnnmmmm0101When unsigned and Rn \geq Rm, Rn1Comparison resultCMP/GERm, Rn0011nnnmmmm0111When unsigned and Rn \geq Rm, 1 \rightarrow T1Comparison resultCMP/GERm, Rn0011nnnmmmm0111When unsigned and Rn \geq Rm, 1 \rightarrow T1Comparison resultCMP/HIRm, Rn0011nnnmmmm0111When signed and Rn $>$ Rm, 1 \rightarrow T1Comparison resultCMP/GTRm, Rn0011nnnmmmm0111When signed and Rn $>$ Rm, 1 \rightarrow T1Comparison resultCMP/STRRm, Rn0010nnnmmm0110When a signed and Rn $>$ Rm \rightarrow N, N \wedge Q \rightarrow T1Calculation resultDIV1Rm, Rn0010nnnmmm0111MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M \wedge Q \rightarrow T1Calculation resultDIV0SRm, Rn0010nnnmmm0111Signed, Rn x Rm \rightarrow MACH, MACL2 to 4*1 $-$ DMULS.LRm, Rn0110nnnmmm1101Sign-extends Rm from word \rightarrow Rn1 $-$ EXTU.BRm, Rn0110nnnmmm1110Sign-extends Rm from word \rightarrow Rn1 $-$ EXTU.WRm, Rn0110nnnmmmm	ADD	Rm, Rn	0011nnnnmmmm1100	$Rn + Rm \rightarrow Rn$	1	· · ·
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ADDC	Rm, Rn	0011nnnnmmm1110	$Rn + Rm + T \rightarrow Rn, carry \rightarrow T$	1	Carry
ANDRm, Rn0010nnnmmmm1001Rn & Rm \rightarrow Rn1—CMP/EQRm, Rn0011nnnnmmmm0000When Rn = Rm, 1 \rightarrow T1Comparison resultCMP/BSRm, Rn0011nnnnmmmm0010When unsigned and Rn \geq 1Comparison resultCMP/GERm, Rn0011nnnnmmmm0110When signed and Rn \geq 1Comparison resultCMP/GERm, Rn0011nnnnmmm0110When unsigned and Rn \geq 1Comparison resultCMP/GERm, Rn0011nnnnmmm0110When unsigned and Rn $>$ 1Comparison resultCMP/GTRm, Rn0011nnnnmmm0111When signed and Rn $>$ 1Comparison resultCMP/GTRm, Rn0010nnnnmmm0110When a byte in Rn equals a byte in Rn, 1 \rightarrow T1Comparison resultDIV1Rm, Rn0010nnnnmmm01001-step division (Rn + Rm)1Calculation resultDIV1Rm, Rn0010nnnnmmm0101MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M A Q \rightarrow TTDMULS.LRm, Rn0011nnnmmm0101MSB of Rn \rightarrow Q, MSB of Rm \rightarrow Q to 4*1—DMULU.LRm, Rn*20011nnnmmm0101Unsigned, Rn x Rm \rightarrow 2 to 4*1—EXTS.BRm, Rn0110nnnmmm1100Sign-extends Rm from byte \rightarrow Rn1—EXTU.WRm, Rn0110nnnmmm1101Zero-extends Rm from byte \rightarrow Rn1—EXTU.WRm, Rn0110nnnmmm011Rm \rightarrow Rn1—MOVRm, Rn0110nnnmmm011Rm \rightarrow Rn1—	ADDV	Rm, Rn	0011nnnnmmm1111	$\begin{array}{l} \text{Rn} + \text{Rm} \rightarrow \text{Rn, overflow} \\ \rightarrow \text{T} \end{array}$	1	Overflow
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	AND	Rm, Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	·
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CMP/EQ	Rm, Rn	0011nnnnmmm0000	When Rn = Rm, $1 \rightarrow T$	1 .	Comparison result
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CMP/HS	Rm, Rn	0011nnnnmmmm0010	When unsigned and $Rn \ge Rm$, 1 $\rightarrow T$	1	Comparison result
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CMP/GE	Rm, Rn	0011nnnnmmmm0011	When signed and $Rn \ge Rm$, 1 $\rightarrow T$	1	Comparison result
$\begin{array}{cccc} \mbox{CMP/GT} & \mbox{Rm}, \mbox{Rm}, \mbox{Rm}, \mbox{Rm}, \mbox{Rm}, \mbox{Rm}, \mbox{I} \to \mbox{T} & \mbox{Rm}, \mbox{Rm}, \mbox{Rm}, \mbox{I} \to \mbox{Rm}, \mbox{I} \to \mbox{Rm}, \mbox{I} \to \mbox{Rm}, R$	CMP/HI	Rm, Rn	0011nnnnmmm0110	When unsigned and Rn > Rm, 1 \rightarrow T	1	Comparison result
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CMP/GT	Rm, Rn	0011nnnnmmmm0111	When signed and Rn > Rm, 1 \rightarrow T	1	Comparison result
$ \begin{array}{c cccc} DIV1 & Rm, Rn & 0011nnnnmmm0100 & 1-step division (Rn \div Rm) & 1 & Calculation result \\ \hline DIV0S & Rm, Rn & 0010nnnmmm0111 & MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M ^Q \rightarrow T & calculation result \\ \hline DMULS.L & Rm, Rn *2 & 0011nnnmmm1101 & Signed, Rn x Rm \rightarrow ACH, MACL & 2 to 4^{*1} & \\ \hline DMULU.L & Rm, Rn *2 & 0011nnnmmm0101 & Unsigned, Rn x Rm \rightarrow ACH, MACL & 2 to 4^{*1} & \\ \hline DMULU.L & Rm, Rn *2 & 0011nnnmmm1110 & Sign-extends Rm from byte \rightarrow Rn & 1 & \\ \hline EXTS.B & Rm, Rn & 0110nnnmmm1111 & Sign-extends Rm from byte \rightarrow Rn & 1 & \\ \hline EXTU.B & Rm, Rn & 0110nnnmmm1100 & Zero-extends Rm from byte \rightarrow Rn & 1 & \\ \hline EXTU.W & Rm, Rn & 0110nnnmmm1101 & Zero-extends Rm from 1 & \\ \hline MOV & Rm, Rn & 0110nnnmmm0011 & Rm \rightarrow$ Rn & 1 & \\ \hline MOV & Rm, Rn & 0110nnnmmm0011 & Rm \rightarrow Rn & 1 & \\ \hline \end{array}	CMP/STR	Rm, Rn	0010nnnnmmm1100	When a byte in Rn equals a byte in Rm, $1 \rightarrow T$	1	Comparison result
$ \begin{array}{c cccc} DIVOS & Rm, Rn & 0010nnnmmm0111 & MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M ^Q \rightarrow T & 1 & Calculation result \\ \end{array}$ $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DIV1	Rm, Rn	0011nnnnmmm0100	1-step division (Rn ÷ Rm)	1.	Calculation result
$ \begin{array}{c cccc} DMULS.L & Rm, Rn *^2 & 0011nnnnmmm1101 & Signed, Rn x Rm \rightarrow & 2 to 4^{*1} & \\ MACH, MACL & & & \\ DMULU.L & Rm, Rn *^2 & 0011nnnnmmm0101 & Unsigned, Rn x Rm \rightarrow & 2 to 4^{*1} & \\ MACH, MACL & & & \\ EXTS.B & Rm, Rn & 0110nnnmmm1110 & Sign-extends Rm from & 1 & \\ & & & \\ EXTS.W & Rm, Rn & 0110nnnmmm1111 & Sign-extends Rm from & 1 & \\ & & & \\ extru.B & Rm, Rn & 0110nnnmmm1100 & Zero-extends Rm from & 1 & \\ & & & \\ byte \rightarrow Rn & \\ & & \\ EXTU.W & Rm, Rn & 0110nnnmmm1101 & Zero-extends Rm from & 1 & \\ & & & \\ & & & \\ extru.W & Rm, Rn & 0110nnnmmmm1011 & Zero-extends Rm from & 1 & \\ & & & \\ & & & \\ \hline MOV & Rn, Rn & 0110nnnmmm0011 & Rm \rightarrow Rn & 1 & \\ \end{array} $	DIV0S	Rm, Rn	0010nnnnmmm0111	MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M ^ Q \rightarrow T	1	Calculation result
$ \begin{array}{c cccc} \mbox{DMULU.L} & \mbox{Rm}, \mbox{Rn} & \mbox{Rm}, \mbox{Rm} & \mbox{Rm}, \mbox{Rm}, \mbox{Rm} & \mbox{Rm}, \mbox{Rm}, \mbox{Rm} & \mbox{Rm}, \mbo$	DMULS.L	Rm,Rn* ²	0011nnnnmmm1101	Signed, Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹	
EXTS.BRm, Rn0110nnnnmmm1110Sign-extends Rm from byte \rightarrow Rn1EXTS.WRm, Rn0110nnnnmmm1111Sign-extends Rm from word \rightarrow Rn1EXTU.BRm, Rn0110nnnnmmm1100Zero-extends Rm from byte \rightarrow Rn1EXTU.WRm, Rn0110nnnnmmm1101Zero-extends Rm from 	DMULU.L	Rm,Rn* ²	0011nnnnmmm0101	Unsigned, Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹	
$ \begin{array}{c c} \text{EXTS.W} & \text{Rm, Rn} & \text{OllOnnnnmmmllll} & \begin{array}{c} \text{Sign-extends Rm from} & 1 & \\ & \text{word} \rightarrow \text{Rn} & \\ \end{array} & \begin{array}{c} \text{Implies Nm, Rn} & \text{OllOnnnnmmmllll} & \begin{array}{c} \text{Zero-extends Rm from} & 1 & \\ & \text{byte} \rightarrow \text{Rn} & \\ \end{array} & \begin{array}{c} 1 & \\ \end{array} & \\ \end{array} \\ \hline \text{EXTU.W} & \text{Rm, Rn} & \begin{array}{c} \text{OllOnnnnmmmllll} & \begin{array}{c} \text{Zero-extends Rm from} & 1 & \\ & \text{word} \rightarrow \text{Rn} & \\ \end{array} & \begin{array}{c} 1 & \\ \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \text{MOV} & \text{Rm, Rn} & \begin{array}{c} \text{OllOnnnnmmmmllll} & \begin{array}{c} \text{Zero-extends Rm from} & 1 & \\ & \text{word} \rightarrow \text{Rn} & \\ \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} $ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \hline \\ \hline \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \\ \hline \\ \hline \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \end{array} \\ \\ \\ \\	EXTS.B	Rm, Rn	0110nnnnmmm1110	Sign-extends Rm from byte \rightarrow Rn	1	
EXTU.BRm, Rn0110nnnnmmm1100Zero-extends Rm from byte \rightarrow Rn1EXTU.WRm, Rn0110nnnnmmm101Zero-extends Rm from word \rightarrow Rn1MOVRm, Rn0110nnnnmmm0011Rm \rightarrow Rn1	EXTS.W	Rm, Rn	0110nnnnmmm1111	Sign-extends Rm from word \rightarrow Rn	1	
EXTU.WRm,Rn0110nnnnmmm1101Zero-extends Rm from word \rightarrow Rn1MOVRm,Rn0110nnnnmmm0011Rm \rightarrow Rn1	EXTU.B	Rm, Rn	0110nnnnmmm1100	Zero-extends Rm from byte \rightarrow Rn	1	
MOV Rm, Rn 0110nnnmmmm0011 $\text{Rm} \rightarrow \text{Rn}$ 1 —	EXTU.W	Rm, Rn	0110nnnnmmm1101	Zero-extends Rm from word \rightarrow Rn	1	
	MOV	Rm, Rn	0110nnnnmmmm0011	$Rm \rightarrow Rn$	1	

Notes: 1. The normal minimum number of execution states

Instruct	ion	Code	Operation	State	T Bit
MUL.L	Rm,Rn* ²	0000nnnnmmm0111	$Rn \times Rm \rightarrow MACL$	2 to 4*1	
MULS.W	Rm, Rn	0010nnnnmmm1111	Signed, $Rn \times Rm \rightarrow MAC$	1 to 3* ¹	
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned, Rn \times Rm \rightarrow MAC	1 to 3* ¹	
NEG	Rm, Rn	0110nnnnmmm1011	$0 - \text{Rm} \rightarrow \text{Rn}$	1	
NEGC	Rm, Rn	0110nnnnmmm1010	$\begin{array}{l} 0-\text{Rm}-\text{T}\rightarrow\text{Rn, borrow} \\ \rightarrow \text{T} \end{array}$	1	Borrow
NOT	Rm, Rn	0110nnnnmmm0111	$\sim Rm \rightarrow Rn$	1	_
OR	Rm, Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	
SUB	Rm, Rn	0011nnnnmmm1000	$Rn - Rm \rightarrow Rn$	1	
SUBC	Rm, Rn	0011nnnnmmm1010	$Rn - Rm - T \rightarrow Rn$, borrow $\rightarrow T$	1	Borrow
SUBV	Rm, Rn	0011nnnnmmm1011	$Rn - Rm \rightarrow Rn$, underflow $\rightarrow T$	1	Underflow
SWAP.B	Rm, Rn	0110nnnnnnnn1000	$Rm \rightarrow Swap upper and lower halves of lower 2 bytes \rightarrow Rn$	1	
SWAP.W	Rm, Rn	0110nnnnmmm1001	$Rm \rightarrow Swap$ upper and lower word $\rightarrow Rn$	1	—
TST	Rm, Rn	0010nnnnmmm1000	Rn & Rm, when result is 0, 1 \rightarrow T	1	Test results
XOR	Rm, Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	
XTRCT	Rm, Rn	0010nnnmmm1101	Center 32 bits of Rm and $Rn \rightarrow Rn$	1	

Table A.32 Direct Register Addressing (cont)

Notes: 1. The normal minimum number of execution cycles.

2. SH-2 CPU instructions

Table A.33 Indirect Register Addressing

Instruc	tion	Code	Operation	State	T Bit
MOV.B	Rm,@Rn	0010nnnmmmm0000	$Rm \rightarrow (Rn)$	1	
MOV.W	Rm,@Rn	0010nnnmmm0001	$\text{Rm} \rightarrow (\text{Rn})$	1	
MOV.L	Rm,@Rn	0010nnnmmm0010	$\text{Rm} \rightarrow (\text{Rn})$	1	
MOV.B	@Rm,Rn	0110nnnmmm0000	(Rm) \rightarrow sign extension \rightarrow Rn	1	
MOV.W	@Rm,Rn	0110nnnmmmm0001	$(Rm) \rightarrow sign \ extension \ \rightarrow Rn$	1	
MOV.L	@Rm,Rn	0110nnnnmmm0010	$(Rm) \rightarrow Rn$	1	

Instruction		Code	Operation	State	T Bit
MAC.L	@Rm+,@Rn+* ²	0000nnnnmmm1111	Signed, (Rn) × (Rm) + MAC \rightarrow MAC	3/(2 to 4)* ¹	
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed, (Rn) × (Rm) + MAC \rightarrow MAC	3/(2)* ¹	

 Table A.34
 Post Increment Indirect Register (Multiply/Accumulate Operation)

Notes: 1. The normal minimum number of execution cycles.(The number in parentheses in the number of cycles when there is contention with preceding/following instructions).
 2. SH-2 CPU instruction.

 Table A.35
 Post Increment Indirect Register

Instruction		Code	Operation	State	T Bit
MOV.B	@Rm+,Rn	0110nnnnmmmm0100	(Rm) \rightarrow sign extension \rightarrow Rn, Rm + 1 \rightarrow Rm	1	
MOV.W	@Rm+,Rn	0110nnnmmmm0101	(Rm) \rightarrow sign extension \rightarrow Rn, Rm + 2 \rightarrow Rm	1	
MOV.L	@Rm+,Rn	0110nnnnmmm0110	(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm	1	

Table A.36 Pre Decrement Indirect Register

Instruc	tion	Code	Operation	State	T Bit
MOV.B	Rm,@-Rn	0010nnnmmmm0100	$Rn - 1 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_
MOV.W	Rm,@-Rn	0010nnnnmmmm0101	$Rn - 2 \rightarrow Rn, Rm \rightarrow (Rn)$	1	
MOV.L	Rm,@-Rn	0010nnnmmmm0110	$Rn - 4 \rightarrow Rn, Rm \rightarrow (Rn)$	1	

Table A.37 Indirect Indexed Register

Instruc	tion	Code	Operation	Cycles	T Bit
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	
MOV.B	@(R0,Rm),Rn	0000nnnmmm1100	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	

A.2.5 md Format

Table A.38md Format

Instruction		Code	Operation	State	T Bit
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	(disp + Rm) \rightarrow sign extension \rightarrow R0	1	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	(disp × 2 + Rm) → sign extension → R0	1	

A.2.6 nd4 Format

Table A.39 nd4 Format

Instruction		Code	Operation	State	T Bit
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2+ Rn)$	1	

A.2.7 nmd Format

Table A.40 nmd Format

Instruction		Code	Operation	State	T Bit
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow \text{(disp} \times 4 + \text{Rn)}$	1	
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	(disp × 4+ Rm) \rightarrow Rn	1	

A.2.8 d Format

 Table A.41
 Indirect GBR with Displacement

Instruc	tion	Code	Operation	State	T Bit
MOV.B	R0,@(disp,GBR)	11000000dddddddd	$R0 \rightarrow (disp + GBR)$	1	
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	
MOV.B	@(disp,GBR),R0	11000100ddddddd	(disp + GBR) \rightarrow sign extension \rightarrow R0	1	
MOV.W	@(disp,GBR),R0	11000101ddddddd	(disp \times 2 + GBR) \rightarrow sign extension \rightarrow R0	1	
MOV.L	@(disp,GBR),R0	11000110ddddddd	(disp × 4 + GBR) \rightarrow R0	1	

Table A.42 PC Relative with Displacement

Instruction		Code	Operation	State	T Bit
MOVA	@(disp,PC),R0	11000111dddddddd	$disp \times 4 + PC \to R0$	1	

Table A.43 PC Relative Addressing

Instruction		Code	Operation	State	T Bit
BF	label	10001011ddddddd	When T = 0, disp $\times 2 + PC \rightarrow PC$; When T = 1, nop	3/1* ³	_
BF/S	label* ²	10001111ddddddd	When T = 0, disp $\times 2 + PC \rightarrow PC$; When T = 1, nop	2/1* ³	
BT	label	10001001ddddddd	When T = 1, disp $\times 2 + PC \rightarrow PC$; When T = 0, nop	3/1* ³	
BT/S	label* ²	10001101ddddddd	When T = 1, disp $\times 2 + PC \rightarrow PC$; When T = 0, nop	2/1* ³	

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

A.2.9 d12 Format

Table A.44 d12 Format

Instruction	Code	Operation	State	T Bit
BRA label	1010ddddddddddd	Delayed branch, disp $\times 2+ PC \rightarrow PC$	2	
BSR label	1011ddddddddddd	Delayed branching, PC \rightarrow PR, disp \times 2 + PC \rightarrow PC	2	

A.2.10 nd8 Format

Table A.45nd8 Format

Instruction		Code	Operation	State	T Bit
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	(disp \times 2 + PC) \rightarrow sign extension \rightarrow Rn	1	
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(disp \times 4 + PC) \to Rn$	1	

A.2.11 i Format

Table A.46 Indirect Indexed GBR Addressing

ction	Code	Operation	State	T Bit	
#imm,@(R0,GBR)	11001101iiiiiiii	(R0 + GBR) & imm \rightarrow (R0 + GBR)	3		
<pre>#imm,@(R0,GBR)</pre>	11001111iiiiiii	(R0 + GBR) I imm \rightarrow (R0 + GBR)	3		
#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm, when result is 0, 1 \rightarrow T	3	Test results	
#imm,@(R0,GBR)	11001110iiiiiiii	(R0 + GBR) ^ imm \rightarrow (R0 + GBR)	3		
	<pre>ction #imm,@(R0,GBR) #imm,@(R0,GBR) #imm,@(R0,GBR) #imm,@(R0,GBR) #imm,@(R0,GBR)</pre>	ction Code #imm,@(R0,GBR) 11001101iiiiiii #imm,@(R0,GBR) 11001111iiiiiii #imm,@(R0,GBR) 11001100iiiiiiii #imm,@(R0,GBR) 11001100iiiiiiiii #imm,@(R0,GBR) 11001100iiiiiiiii	CtionCodeOperation#imm, @(R0, GBR)11001101iiiiiii(R0 + GBR) & imm \rightarrow (R0 + GBR)#imm, @(R0, GBR)11001111iiiiiii(R0 + GBR) imm \rightarrow (R0 + GBR)#imm, @(R0, GBR)11001100iiiiiiiii(R0 + GBR) & imm, when result is 0, 1 \rightarrow T#imm, @(R0, GBR)11001110iiiiiiii(R0 + GBR) ^ imm \rightarrow 	ctionCodeOperationState#imm, @(R0, GBR)11001101iiiiiii(R0 + GBR) & imm \rightarrow (R0 + GBR)3#imm, @(R0, GBR)11001111iiiiiii(R0 + GBR) imm \rightarrow (R0 + GBR)3#imm, @(R0, GBR)11001100iiiiiiiii(R0 + GBR) & imm, when result is 0, 1 \rightarrow T3#imm, @(R0, GBR)11001110iiiiiiii(R0 + GBR) & imm, when result is 0, 1 \rightarrow T3#imm, @(R0, GBR)11001110iiiiiiii(R0 + GBR) ^ imm \rightarrow (R0 + GBR)3	

Instruction		Code	Operation	State	T Bit
AND	#imm,R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1	
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, 1 \rightarrow T	1	Comparison results
OR	#imm,R0	11001011iiiiiii	R0 I imm \rightarrow R0	1	
TST	#imm,R0	11001000iiiiiiii	R0 & imm, when result is 0, 1 \rightarrow T	1	Test results
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm \rightarrow R0	1	

 Table A.47 Immediate Addressing (Arithmetic Logical Operation with Direct Register)

Table A.48 Immediate Addressing (Specify Exception Processing Vector)

Instruction		Code	Operation	State	T Bit	
TRAPA	#imm	11000011iiiiiiii	PC/SR \rightarrow Stack area, (imm \times 4 + VBR) \rightarrow PC	8		

A.2.12 ni Format

Table A.49 ni Format

Instruction		Code	Operation	State	T Bit
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	
MOV	#imm,Rn	1110nnnniiiiiiii	imm \rightarrow sign extension \rightarrow Rn	1	

A.3 Instruction Set in Order by Instruction Code

Table A.50 lists instruction codes and execution states in order by instruction code.

Table A.50 Instruction Set by Instruction Code

Instruction	Code	Operation	State	T Bit
CLRT	000000000001000	$0 \rightarrow T$	1	0
NOP	0000000000001001	No operation	1	
RTS	000000000001011	Delayed branch, PR \rightarrow PC	2	
SETT	000000000011000	$1 \rightarrow T$	1	1 ·
DIVOU	000000000011001	$0 \rightarrow M/Q/T$	1	0

Instruction		Code	Operation	State	T Bit
SLEEP		000000000011011	Sleep	3	
CLRMAC		000000000101000	$0 \rightarrow MACH, MACL$	1	
RTE		000000000101011	Delayed branch, stack area \rightarrow PC/SR	4	LSB
STC	SR, Rn	0000nnnn00000010	$SR \rightarrow Rn$	1	
BSRF	Rm* ²	0000mmmm00000011	Delayed branch, PC \rightarrow PR, Rm + PC \rightarrow PC	2	
STS	MACH, Rn	0000nnnn00001010	$MACH \to Rn$	1	
STC	GBR, Rn	0000nnnn00010010	$GBR \rightarrow Rn$	1	
STS	MACL, Rn	0000nnnn00011010	$MACL\toRn$	1	
STC	VBR, Rn	0000nnnn00100010	$VBR\toRn$	1	
BRAF	Rm* ²	0000mmmm00100011	Delayed branch, Rm + PC \rightarrow PC	2	—
MOVT	Rn	0000nnnn00101001	$T \rightarrow Rn$	1	
STS	PR, Rn	0000nnnn00101010	$PR\toRn$	1	_
MOV.B	Rm,@(R0,Rn)	0000nnnmmmm0100	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	_
MOV.W	Rm,@(R0,Rn)	0000nnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$\text{Rm} \rightarrow (\text{R0} + \text{Rn})$	1	
MUL.L	Rm,Rn* ²	0000nnnmmm0111	$Rn x Rm \to MACL$	2 (to 4)* ¹	
MOV.B	@(R0,Rm),Rn	0000nnnmmm1100	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	
MAC.L	@Rm+,@Rn+* ²	0000nnnmmm1111	Signed, (Rn) x (Rm) + MAC \rightarrow MAC	3/ (2 to 4)* ¹	
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$Rm \rightarrow (disp \times 4 + Rn)$	1	
MOV.B	Rm,@Rn	0010nnnmmmm0000	$Rm \rightarrow (Rn)$	1	
MOV . W	Rm,@Rn	0010nnnmmmm0001	$Rm \rightarrow (Rn)$	1	

Notes: 1. The normal minimum number of execution states (The number in parentheses is the number of states when there is contention with preceding/following instructions)

Instruction		Code	Operation	State	T Bit
MOV.L	Rm,@Rn	0010nnnnmmmm0010	$Rm \rightarrow (Rn)$	1	_
MOV.B	Rm,@-Rn	0010nnnmmmm0100	Rn – 1 → Rn, Rm → (Rn)	1	
MOV.W	Rm,@−Rn	0010nnnnmmm0101	$Rn - 2 \rightarrow Rn, Rm \rightarrow$ (Rn)	1	_
MOV.L	Rm,@−Rn	0010nnnmmmm0110	Rn – 4 → Rn, Rm → (Rn)	1	
DIVOS	Rm, Rn	0010nnnmmmm0111	$\begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \text{MSB} \\ \text{of } \text{Rm} \rightarrow \text{M}, \text{M} ^{\text{Q}} \text{Q} \rightarrow \\ \text{T} \end{array}$	1	Calculation result
TST	Rm, Rn	0010nnnmmm1000	Rn & Rm, when result is 0, 1 \rightarrow T	1	Test results
AND	Rm, Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	
XOR	Rm, Rn	0010nnnnmmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	
OR	Rm, Rn	0010nnnnmmm1011	$Rn \mid Rm \rightarrow Rn$	1	
CMP/STR	Rm, Rn	0010nnnmmmm1100	When a byte in Rn equals a byte in Rm, 1 \rightarrow T	1	Comparison result
XTRCT	Rm, Rn	0010nnnmmm1101	Center 32 bits of Rm and Rn \rightarrow Rn	1	
MULU.W	Rm, Rn	0010nnnmmm1110	Unsigned, $Rn \times Rm \rightarrow MAC$	1 to 3* ¹	
MULS.W	Rm, Rn	0010nnnnmmm1111	Signed, Rn \times Rm \rightarrow MAC	1 to 3* ¹	
CMP/EQ	Rm, Rn	0011nnnnmmm0000	When Rn = Rm, $1 \rightarrow T$	1	Comparison result
CMP/HS	Rm, Rn	0011nnnnmmm0010	When unsigned and $Rn \ge Rm$, 1 $\rightarrow T$	1	Comparison result
CMP/GE	Rm, Rn	0011nnnmmmm0011	When signed and $Rn \ge Rm$, 1 $\rightarrow T$	1	Comparison result
DIV1	Rm, Rn	0011nnnmmmm0100	1-step division (Rn ÷ Rm)	1	Calculation result
DMULU.L	Rm, Rn* ²	0011nnnmmmm0101	Unsigned, Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹	·

 Table A.50 Instruction Set by Instruction Code (cont)

Notes: 1. The normal minimum number of execution states

Instruction		Code	Operation	State	T Bit
CMP/HI	Rm, Rn	0011nnnnmmmm0110	When unsigned and Rn > Rm, 1 \rightarrow T	1	Comparison result
CMP/GT	Rm, Rn	0011nnnnmmm0111	When signed and $Rn > Rm, 1 \rightarrow T$	1	Comparison result
SUB	Rm,Rn	0011nnnnmmm1000	$Rn-Rm\toRn$	1	
SUBC	Rm, Rn	0011nnnnmmm1010	Rn – Rm – T → Rn, borrow → T	1	Borrow
SUBV	Rm,Rn	0011nnnmmmm1011	$Rn - Rm \rightarrow Rn$, underflow $\rightarrow T$	1	Underflow
ADD	Rm,Rn	0011nnnnmmmm1100	$Rm + Rn \rightarrow Rn$	1	
DMULS.L	Rm,Rn* ²	0011nnnnmmm1101	Signed, Rn x Rm \rightarrow MACH, MACL	2 to 4* ¹	—
ADDC	Rm,Rn	0011nnnnmmm1110	Rn + Rm + T → Rn, carry → T	1	Carry
ADDV	Rm,Rn	0011nnnnmmm1111	$Rn + Rm \rightarrow Rn$, overflow $\rightarrow T$	1	Overflow
SHLL	Rn	0100nnnn00000000	$T \gets Rn \gets 0$	1	MSB
SHLR	Rn	0100nnnn00000001	$0 \rightarrow \text{Rn} \rightarrow \text{T}$	1	LSB
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn - 4 \rightarrow Rn$, MACH \rightarrow (Rn)	1	-
STC.L	SR,@-Rn	0100nnnn00000011	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	2	_
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$LSB\toRn\toT$	1	LSB
LDS.L	@Rm+,MACH	0100mmmm00000110	$\begin{array}{l} (Rm) \to MACH, \\ Rm + 4 \to Rm \end{array}$	1	—
LDC.L	@Rm+,SR	0100mmmm000000111	$(Rm) \rightarrow SR, Rm$ + 4 $\rightarrow Rm$	3	LSB
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	
LDS	Rm, MACH	0100mmmm00001010	$Rm \rightarrow MACH$	1	

Table A.50 Instruction Set by Instruction Code (cont)

Notes: 1. The normal minimum number of execution states

Instruction		Code	Operation	State	T Bit
JSR	@Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2	
LDC	Rm, SR	0100mmmm000001110	$Rm \to SR$	1	LSB
DT	Rn* ²	0100nnnn00010000	Rn - 1 \rightarrow Rn; if Rn is 0, 1 \rightarrow T, if Rn is nonzero, 0 \rightarrow T	1	Comparison result
CMP/PZ	Rn	0100nnnn00010001	Rn ≥ 0, 1 \rightarrow T	1	Comparison result
STS.L	MACL,@-Rn	0100nnnn00010010	$Rn - 4 \rightarrow Rn, MACL \rightarrow (Rn)$	1	
STC.L	GBR,@-Rn	0100nnnn00010011	Rn – 4 → Rn, GBR → (Rn)	2	
CMP/PL	Rn	0100nnnn00010101	$Rn > 0, 1 \rightarrow T$	1	Comparison result
LDS.L	@Rm+,MACL	0100mmmm00010110	(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm	1	
LDC.L	@Rm+,GBR	0100mmmm000010111	$\begin{array}{l} (Rm) \to GBR, Rm + 4 \\ \to Rm \end{array}$	3	
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1	
SHLR8	Rn	0100nnnn00011001	$Rn \gg 8 \rightarrow Rn$	1	
LDS	Rm, MACL	0100mmmm00011010	$Rm \rightarrow MACL$	1	
TAS.B	@Rn	0100nnnn00011011	When (Rn) is 0, 1 \rightarrow T, 1 \rightarrow MSB of (Rn)	4	Test results
LDC	Rm,GBR	0100mmmm00011110	$Rm \to GBR$	1	
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$MSB\toRn\toT$	1	LSB
STS.L	PR,@-Rn	0100nnnn00100010	Rn – 4 → Rn, PR → (Rn)	1	—
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn - 4 \rightarrow Rn, VBR \rightarrow$ (Rn)	2	
ROTCL	Rn	0100nnnn00100100	T ← Rn ← T	1	MSB
ROTCR	Rn	0100nnnn00100101	$T\toRn\toT$	1	LSB
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	1	
LDC.L	@Rm+,VBR	0100mmmm00100111	$(\text{Rm}) \rightarrow \text{VBR}, \text{Rm} + 4$ $\rightarrow \text{Rm}$	3	

Table A.50 I	instruction Set	: by]	Instruction	Code ((cont)
--------------	-----------------	--------	-------------	--------	--------

Notes: 2. SH-2 CPU instruction

Instruction		Code	Operation	State	T Bit
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1 ·	
SHLR16	Rn	0100nnnn00101001	$Rn \gg 16 \rightarrow Rn$	1	
LDS	Rm, PR	0100mmmm00101010	$Rm \to PR$	1	
JMP	@Rm	0100mmmm00101011	Delayed branch, Rm \rightarrow PC	2	
LDC	Rm, VBR	0100mmmm00101110	$Rm \rightarrow VBR$	1	
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed, (Rn) × (Rm) + MAC \rightarrow MAC	3/(2)* ¹	
MOV.L	@(disp,Rm),Rn	0101nnnnmmmmdddd	(disp + Rm) \rightarrow Rn	1	
MOV.B	@Rm,Rn	0110nnnmmm00000	$(Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.W	@Rm,Rn	0110nnnnmmm0001	$(Rm) \rightarrow sign$ extension $\rightarrow Rn$	1	
MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1	
MOV	Rm, Rn	0110nnnnmmmm0011	$Rm \to Rn$	1	
MOV.B	@Rm+,Rn	0110mmmmn0100	$(\text{Rm}) \rightarrow \text{sign}$ extension $\rightarrow \text{Rn}, \text{Rm}$ + 1 $\rightarrow \text{Rm}$	1	_
MOV.W	@Rm+,Rn	0110101010101010101010101010101010101010	$(\text{Rm}) \rightarrow \text{sign}$ extension $\rightarrow \text{Rn}, \text{Rm}$ + 2 $\rightarrow \text{Rm}$	1	_
MOV.L	@Rm+,Rn	0110nnnnmmm0110	$\begin{array}{l} (Rm) \to Rn, Rm + 4 \\ \to Rm \end{array}$	1	
NOT	Rm, Rn	0110nnnnmmm0111	$\sim \text{Rm} \rightarrow \text{Rn}$	1	<u> </u>
SWAP.B	Rm, Rn	0110nnnnmmm1000	$Rm \rightarrow Swap upper$ and lower halves of lower 2 bytes $\rightarrow Rn$	1	
SWAP.W	Rm, Rn	0110חחחחחחחחח 001	$Rm \rightarrow Swap upper$ and lower word \rightarrow Rn	1	
NEGC	Rm, Rn	0110nnnmmm1010	$0 - Rm - T \rightarrow Rn$, borrow $\rightarrow T$	1	Borrow
NEG	Rm,Rn	0110nnnnmmm1011	$0 - Rm \rightarrow Rn$	1	

 Table A.50 Instruction Set by Instruction Code (cont)

Notes: 1 The normal minimum number of execution states (The number in parentheses is the number in contention with preceding/following instructions)

Instruction		Code	Operation	State	T Bit
EXTU.B	Rm, Rn	0110nnnnmmm1100	Zero-extends Rm from byte \rightarrow Rn	1	_
EXTU.W	Rm, Rn	0110nnnnmmm1101	Zero-extends Rm from word \rightarrow Rn	1	
EXTS.B	Rm, Rn	0110nnnnmmm1110	Sign-extends Rm from byte \rightarrow Rn	1	
EXTS.W	Rm, Rn	0110nnnnmmm1111	Sign-extends Rm from word \rightarrow Rn	1	
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	(disp + Rm) \rightarrow sign extension \rightarrow R0	1	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	(disp \times 2 + Rm) \rightarrow sign extension \rightarrow R0	1	
CMP/EQ	#imm,R0	10001000iiiiiiii	When R0 = imm, 1 \rightarrow T	1	Comparison results
BT	label	10001001dadadada	When T = 1, disp \times 2 + PC \rightarrow PC; When T = 0, nop.	3/1* ³	_
BT/S	label*	10001101ddddddd	When T = 1, disp \times 2 + PC \rightarrow PC; When T = 1, nop.	2/1* ³	
BF	label	10001011ddddddd	When T = 0, disp \times 2 + PC \rightarrow PC; When T = 0, nop	3/1* ³	
BF/S	label*	10001111ddddddd	When T = 0, disp \times 2 + PC \rightarrow PC; When T = 1, nop	2/1* ³	
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	(disp \times 2 + PC) \rightarrow sign extension \rightarrow Rn	1	
BRA	label	1010dddddddddd	Delayed branch, disp $\times 2 + PC \rightarrow PC$	2	

 Table A.50 Instruction Set by Instruction Code (cont)

Notes: 2. SH-2 CPU instruction

3. One state when it does not branch

Instruction		Code	Operation	State	T Bit
BSR	label	1011dddddddddd	Delayed branch, PC \rightarrow PR, disp \times 2 + PC \rightarrow PC	2	—
MOV.B	R0,@(disp,GBR)	11000000dddddddd	$R0 \rightarrow (disp + GBR)$	1	
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$R0 \rightarrow (disp \times 2 + GBR)$	1	
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	<u> </u>
TRAPA	#imm	11000011iiiiiii	PC/SR \rightarrow Stack area, (imm \times 4 + VBR) \rightarrow PC	8	-
MOV.B	@(disp,GBR),R0	11000100ddddddd	(disp + GBR) \rightarrow sign extension \rightarrow R0	1	
MOV.W	@(disp,GBR),R0	11000101ddddddd	(disp × 2 + GBR) \rightarrow sign extension \rightarrow R0	1	
MOV.L	@(disp,GBR),R0	11000110ddddddd	(disp \times 4 + GBR) \rightarrow R0	1	
MOVA	@(disp,PC),R0	11000111ddddddd	$disp \times 4 + PC \to R0$	1	
TST	#imm,R0	11001000iiiiiiii	R0 & imm, when result is 0, $1 \rightarrow T$	1	Test results
AND	#imm,R0	11001001iiiiiiii	R0 & imm \rightarrow R0	1	
XOR	#imm,R0	11001010iiiiiii	R0 ^ imm \rightarrow R0	1	
OR	#imm,R0	11001011iiiiiii	R0 I imm \rightarrow R0	1	
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm, when result is 0, 1 \rightarrow T	3	Test results
AND.B	<pre>#imm,@(R0,GBR)</pre>	11001101iiiiiiii	(R0 + GBR) & imm \rightarrow (R0 + GBR)	3	
XOR.B	<pre>#imm,@(R0,GBR)</pre>	11001110iiiiiiii	(R0 + GBR) ^ imm \rightarrow (R0 + GBR)	3	
OR.B	<pre>#imm,@(R0,GBR)</pre>	11001111iiiiiii	(R0 + GBR) I imm \rightarrow (R0 + GBR)	3	
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(disp \times 4 + PC) \to Rn$	1	
MOV	#imm,Rn	1110nnnniiiiiiii	imm \rightarrow sign extension \rightarrow Rn	1	

Table A.50 Instruction Set by Instruction Code (cont)
A.4 Operation Code Map

Table A.51 is an operation code map.

Table A.51 Or	eration Code	Мар
---------------	--------------	-----

Instru	Instruction Code		Fx: 0000		Fx: 0001		Fx: 0010		Fx: 0011–1111		
MSB			LSB	MD: 00)	MD: 0	1	MD: 10	D	MD: 11	
0000	Rn	Fx	0000								
0000	Rn	Fx	0001								
0000	Rn	Fx	0010	STC	SR,Rn*	STC	GBR, Rn	STC	VBR, Rn		
0000	Rm	Fx	0011	BSRF	Rm*			BRAF	Rm*		
0000	Rn	Rm	01 M D	MOV.B Rm,@(I	R0, Rn)	MOV.W Rm,@(1	R0, Rn)	MOV.L Rm,@(1	R0,Rn)	MUL.L Rm,Rn*	
0000	0000	Fx	1000	CLRT		SETT		CLRMA	2		
0000	0000	Fx	1001	NOP		DIV0U					
0000	0000	Fx	1010								
0000	0000	Fx	1011	RTS		SLEEP		RTE			
0000	Rn	Fx	1000								
0000	Rn	Fx	1001					MOVT	Rn		
0000	Rn	Fx	1010	STS	MACH, Rn	STS	MACL, Rn	STS	PR, Rn		
0000	Rn	Fx	1011								
0000	Rn	Fx	11MD	MOV.B @(R0,I	Rm),Rn	MOV.W @(R0,1	Rm),Rn	MOV.L @(R0,1	Rm),Rn	MAC.L @Rm+,0	aRn+*
0001	Rn	Rm	disp	MOV.L	Rm,@(dis	sp:4,R	n)				-
0010	Rn	Rm	00MD	MOV.B	Rm,@Rn	MOV.W	Rm,@Rn	MOV.L	Rm,@Rn		· · · · · · · · · · · · · · · · · · ·
0010	Rn	Rm	01MD	MOV.B Rm,@-H	Rn	MOV.W Rm,@-1	Rn	MOV.L Rm,@-1	Rn	DIV0S	Rm, Rn
0010	Rn	Rm	10MD	TST	Rm,Rn	AND	Rm, Rn	XOR	Rm,Rn	OR	Rm,Rn
0010	Rn	Rm	11MD	CMP/ST Rm,Rn	ſR	XTRCT	Rm,Rn	MULU.	WRm, Rn	MULS.V	∦Rm,Rn
0011	Rn	Rm	00MD	CMP/EQ	2 Rm, Rn			CMP/H	SRm,Rn	CMP/GI	ERm, Rn
0011	Rn	Rm	01MD	DIV1	Rm,Rn	DMULU Rm,Rn	.L *	CMP/H	IRm, Rn	CMP/G1	Rm, Rn
0011	Rn	Rm	10MD	SUB	Rm,Rn			SUBC	Rm,Rn	SUBV	Rm, Rn
0011	Rn	Rm	11MD	ADD	Rm, Rn	DMULS Rm,Rn	.L *	ADDC	Rm, Rn	ADDV	Rm, Rn
0100	Rn	Fx	0000	SHLL	Rn	DT	Rn*	SHAL	Rn		
0100	Rn	Fx	0001	SHLR	Rn	CMP/P	Z Rn	SHAR	Rn		

Instruction Code		Fx: 0000		Fx: 0001		Fx: 0010		Fx: 0011–1111			
MSB			LSB	MD: 00)	MD: 0	1	MD: 10)	MD: 11	
0100	Rn	Fx	0010	STS.L MACH	, @—Rn	STS.L MACL	.,@-Rn	STS.L PR,@	-Rn		
0100	Rn	Fx	0011	STC.L SR,@-Rn		STC.L GBR,@-Rn		STC.L VBR,@-Rn			
0100	Rn	Fx	0100	ROTL	Rn			ROTCL Rn			
0100	Rn	Fx	0101	ROTR	Rn	CMP/PL Rn		ROTCR Rn			
0100	Rm	Fx	0110	LDS.L @Rm+	, MACH	LDS.L @Rm+,MACL		LDS.L @Rm+,PR			
0100	Rm	Fx	0111	LDC.L @Rm+,SR		LDC.L @Rm+,GBR		LDC.L @Rm+,VBR			
0100	Rn	Fx	1000	SHLL2	Rn	SHLL8 Rn		SHLL16 Rn			
0100	Rn	Fx	1001	SHLR2	Rn	SHLR8 Rn		SHLR16 Rn			
0100	Rm	Fx	1010	LDS	Rm,MACH	LDS	Rm,MACL	LDS	Rm, PR		
0100	Rm/ Rn	Fx	1011	JSR	@Rm	TAS.B	@Rn	JMP	@Rm		
0100	Rm	Fx	1100								
0100	Rm	Fx	1101								
0100	Rn	Fx	1110	LDC	Rm,SR	LDC	Rm,GBR	LDC	Rm,VBR		
0100	Rn	Rm	1111	MAC.W @Rm+,@Rn+							
0101	Rn	Rm	disp	MOV.L @(disp:4,Rm),Rn							
0110	Rn	Rm	00MD	MOV.B	Rm,Rn	MOV.W @Rm,Rn M		MOV.L	@Rm,Rn	MOV	Rm,Rn
0110	Rn	Rm	01MD	MOV.B	Rm+,Rn	MOV.W@	Rm+,Rn	MOV.L@Rm+,Rn		NOT	Rm,Rn
0110	Rn	Rm	10MD	SWAP.E Rm,Ri	3 n	SWAP.W Rm,Rn		NEGC	Rm, Rn	NEG	Rm,Rn
0110	Rn	Rm	11MD	EXTU.E	3 Rm, Rn	EXTU.	W Rm,Rn	EXTS.E	3 Rm,Rn	EXTS.W	NRm,Rn
0111	Rn	in	ım	ADD #imm:8,		Rn					
1000	00MD	Rn	disp	MOV.B @(dis	RO, p:4,Rn)	MOV.W @(dis	R0, sp:4,Rn)				
1000	01 M D	Rm	disp	MOV.B @(di Rm),1	sp:4, R0	MOV.W @(di Rm),	.sp:4, R0				
1000	10MD	imm	/disp	CMP/EQ #imm:8,R0		BT label:8				BF 1	abel:8
1000	11MD	imm/disp			BT/S label:8*				BF/S label	:8*	

 Table A.51
 Operation Code Map (cont)

Instru	ction (Code	Fx: 0000	Fx: 0001	Fx: 0010	Fx: 0011–1111			
MSB	ISB LSB		MD: 00	MD: 01	MD: 10	MD: 11			
1001	Rn	disp	MOV.W @(disp:8,PC),Rn						
1010 disp			BRA label:12						
1011		disp	BSR label:12						
1100	00MD	imm/disp	MOV.B R0, @(disp:8, GBR)	MOV.W R0, @(disp:8, GBR)	MOV.L R0, @(disp:8, GBR)	TRAPA #imm:8			
1100	01MD	disp	MOV.B @(disp:8, GBR),R0	MOV.W @(disp:8, GBR),R0	MOV.L @(disp:8, GBR),R0	MOVA @(disp:8, PC),R0			
1100	10MD	imm	TST #imm:8,R0	AND #imm:8,R0	XOR #imm:8,R0	OR #imm:8,R0			
1100	11MD	imm	TST.B #imm:8, @(R0,GBR)	AND.B #imm:8, @(R0,GBR)	XOR.B #imm:8, @(R0,GBR)	OR.B #imm:8, @(R0,GBR)			
1101	Rn	disp	MOV.L @(disp:	8,PC),R0					
1110	Rn	imm	MOV #imm:8,	Rn					
1111		•••							

 Table A.51
 Operation Code Map (cont)

Note: SH-2 CPU instructions

Appendix B Pipeline Operation and Contention

The SH-1 and SH-2 CPU is designed so that basic instructions are executed in one state. Two or more states are required for instructions when, for example, the branch destination address is changed by a branch instruction or when the number of states is increased by contention between MA and IF. Table B.1 gives the number of execution states and stages for different types of contention and their instructions. Instructions without contention and instructions that require 2 or more cycles even without contention are also shown.

Instructions experience contention in the following ways:

- Operations and transfers between registers are executed in one state with no contention.
- No contention occurs, but the instruction still requires 2 or more cycles.
- Contention occurs, increasing the number of execution states. Contention combinations are as follows:
 - MA contends with IF
 - MA contends with IF and sometimes with memory loads as well
 - MA contends with IF and sometimes with the multiplier as well
 - MA contends with IF and sometimes with memory loads and sometimes with the multiplier

Contention	State	Stage	Instruction
None	1	3	Transfer between registers
			Operation between registers (except multiplication instruction)
			Logical operation between registers
			Shift instruction
			System control ALU instruction
	2	3	Unconditional branche
	3/1* ³	3	Conditional branche
	3	3	SLEEP instruction
	4	5	RTE instruction
	8	9	TRAP instruction
MA contends with IF	1	4	Memory store instruction and STS.L instruction (PR)
	2	4	STC.L instruction
	3	6	Memory logic operations
	4	6	TAS instruction
MA contends with IF and sometimes with memory loads as	1	5	Memory load instructions and LDS.L instruction (PR)
well	3	5	LDC.L instruction
MA contends with IF and sometimes with the multiplier as well	1	4	Register to MAC transfer instruction, memory to MAC transfer instruction and MAC to memory transfer instruction
	1 to 3 *2	6/7*1	Multiplication instruction
	3/(2)*2	7/8* ¹	Multiply/accumulate instruction
	3/(2 to 4)* ²	9	Double-length multiply/accumulate instruction (SH-2 only)
	2 to 4* ²	9	Double-length multiplication instruction (SH-2 only)
MA contends with IF and sometimes with memory loads and sometimes with the multiplier	1	5	MAC to register transfer instruction

Table B.1 Instructions and Their Contention Patterns

Notes: 1. With the SH-2 CPU, multiply/accumulate instructions are 7 stages and multiplication instructions are 6 stages, while with the SH-1 CPU, multiply/accumulate instructions are 8 stages and multiplication instructions are 7 stages.

2. The normal minimum number of execution states (The number in parentheses is the number in contention with preceding/following instructions).

3. One stage when it does not branch.

SH-1/SH-2 Programming Manual

Publication Date:	1st Edition, September 1994					
	3rd Edition, September 1996					
Published by:	Semiconductor and IC Div.					
	Hitachi, Ltd.					
Edited by:	Technical Documentation Center.					
	Hitachi Microcomputer System Ltd.					
Copyright © Hitachi, I	td. 1994 All rights reserved. Printed in Japan					

HITACHI, LTD. SEMICONDUCTOR AND INTEGRATED CIRCUITS DIVISION SALES OFFICE

HEAD QUARTERS

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

USA

Headquarters

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 Tel: 415-589-8300 Fax: 415-583-4207

Northwest Regional Office

1740 Technology Drive, Suite 500 San Jose, CA 95110 Tel: 408-451-9570 Fax: 408-451-9859

Southwest Regional Office

2030 Main St., Suite 450 Irvine, CA. 92714 Tel: 714-553-8500 Fax: 714-553-8561

South Central Regional Office

2 Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX. 75240 Tel: 214-991-4510 Fax: 214-991-6151

Mid-Atlantic Regional Office

325 Columbia Turnpike, #203 Florham Park, NJ. 07932 Tel: 201-514-2100 Fax: 201-514-2020

North Central Regional Office

500 Park Boulevard, Suite 415 Itasca, IL. 60143 Tel: 312-773-4864 Fax: 312-773-9006

Northeast Regional Office

77 South Bedford St. Burlington, MA. 01803 Tel: 617-229-2150 Fax: 617-229-6554

Automotive Regional Office

330 Town Centre Drive, Suite 311 Dearborn, Ml. 48126 Tel: 313-271-4410 Fax: 313-271-5707

Pacific Mountain Region

4600 South Ulster St., Suite 700 Denver, CO 80237 Tel: 303-740-6644 Fax: 303-740-6609

Southeast Region

5511 Capital Center Dr., Suite 204 Raleigh, NC 27608 Tel: 919-233-0800 Fax: 919-233-0508

CANADA

Hitachi (Canadian) Ltd. 320 March Road, Suite 602 Kanata, Ontario K2K 1E3 CANADA Tel: 613-591-1990 Fax: 613-591-1994

EUROPE (CE)

Headquarters

Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00

Sales Office

Hitachi Europe GmbH Electronic Components Div. North Germany/Benelux Am Seestem 18; D-40547 Düsseldorf Postfach 11 05 36; D-40505 Düsseldorf Tel: 0211-52 83-0 Fax: 0211-52 83-779

Hitachi Europe GmbH Electronic Components Div. Central Germany Friedrich-List-Straße 42 D-70771 Leinfelden-Echterdingen Tel: 0711-99085-5 Fax: 0711-99085-75 Hitachi Europe GmbH Electronic Components Div. South Germany/Austria/Switzerland/East Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00

Hitachi Europe GmbH Electronic Components Div. Italy Via Tommaso Gulli 39; I-20147 Milano Tel: 02-48 78 61 Fax: 02-48 78 63 91

Via F. D'Ovidio 97; I-00135 Roma Tel: 06-82 00 18 24 Fax: 06-82 00 18 25

Hitachi Europe GmbH Electronic Components Div. Spain c/Buganvilla, 5; E-28036 Madrid Tel: 0034-1-7 67 27 82, -92 Fax: 0034-1-3 83 85 11

Hitachi Europe (France) S.A. Electronic Components Div. France 18 rue Grange Dame Rose; B.P. 134 F-78148 Velizy Cedex Tel: 01-34 63 05 00 Fax: 01-34 65 34 31

EUROPE (NE) Headquarters

Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: 0628-585000 Fax: 0628-778322

Branch Office

Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Haukadalsgatan 10 Box 1062, S-164 21 Kista, Sweden Tel: 08-751-0035 Fax: 08-751-5073

ASIA

Headquarters

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 0104 Tel: 535-2100 Fax: 535-1533

Branch Office

Hitachi Asia Pte. Ltd. Taipei Branch Office 9 th Fl. –1 No.64, Tun–Hwa N. Road Taipei Financial Center Taipei, Taiwan Tel: 02-741-4021 to 6 Fax: 02-752-1567

ASIA(HK)

Headquarters

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City Canton Road, Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071

Branch Office

Hitachi Asia (Hong Kong) Ltd. Seoul Branch Office 18 Floor Kukje Center Building 191, 2-Ka, Hanggang–Ro Yongsan-Ku, Seoul, Korea Tel: 796-3115, 3647 to 8 Fax: 796-2145

Hitachi Asia (Hong Kong) Ltd. Beijing Office Room 1412, Beijing Fortune Building, 5 Dong San Huan, Bei-lu, Chaoyang District Beijing People's Republic of China Tel: 501-4351-4 Fax: 501-4350

HITACHI

A

1