Microcomputer Data Book





A World Leader in Technology

INDEX

		RMATION 7
	 Quick Reference 	e Guide
•	 Packaging Instru 	uctions
		ce
		Data
		re and Support Tools for 8-bit Single-chip Microcomputer
	 8-bit Microcomp 	puters for Industrial Application
	DATA SHEETS	
		outer HMCS6800 Single-chip Series
	HD6801S0	Microcomputer Unit (NMOS)
	HD6801S5	Microcomputer Unit (NMOS)
	HD6801V0	Microcomputer Unit (NMOS) 73
	HD6801V5	Microcomputer Unit (NMOS)
	HD6803	Microcomputer Unit (NMOS)
	HD6803-1	Microcomputer Unit (NMOS)
	HD6805S1	Microcomputer Unit (NMOS)
	HD6805U1	Microcomputer Unit (NMOS)
	HD6805V1	Microcomputer Unit (NMOS)
	HD6805W0	Microcomputer Unit (NMOS)
	HD6805X0	Microcomputer Unit (NMOS)
	HD6301V1	Microcomputer Unit (CMOS)
	HD63A01V1	Microcomputer Unit (CMOS)
	HD63B01V1	Microcomputer Unit (CMOS)
	HD6301X0	Microcomputer Unit (CMOS)
	HD63A01X0	Microcomputer Unit (CMOS)
	HD63B01X0	Microcomputer Unit (CMOS)
	HD6303R	Microcomputer Unit (CMOS)
	HD63A03R	Microcomputer Unit (CMOS)
	HD63B03R	Microcomputer Unit (CMOS)
	HD6305X0	Microcomputer Unit (CMOS)
	HD63A05X0	Microcomputer Unit (CMOS)
	HD63B05X0	Microcomputer Unit (CMOS)
	HD63L05F1	Microcomputer Unit (CMOS)
	HD68P01S0	Microcomputer Unit (NMOS)
	HD68P01V05	Microcomputer Unit (NMOS)
	HD68P01V07	Microcomputer Unit (NMOS)
	HD68P01M0	Microcomputer Unit (NMOS)
	HD68P05V05	Microcomputer Unit (NMOS)
	HD68P05V07	Microcomputer Unit (NMOS)
	HD63P01M1	Microcomputer Unit (CMOS)
	HD63PA01M1	Microcomputer Unit (CMOS)
	HD63PB01M1	Microcomputer Unit (CMOS)
•	8-bit Microcomp	outer HMCS6800 Multi-chip Series
	HD6800	Micro Processing Unit (NMOS)
	HD68A00	Micro Processing Unit (NMOS)
	HD68B00	Micro Processing Unit (NMOS)
	HD6802	Microprocessor with Clock and RAM (NMOS)
	HD6802W	Microprocessor with Clock and RAM (NMOS)
	HD6809	Micro Processing Unit (NMOS)
	HD68A09	Micro Processing Unit (NMOS)
	HD68B09	Micro Processing Unit (NMOS)
	HD6809E	Micro Processing Unit (NMOS)



	HD68A09E	Micro Processing Unit (NMOS)
	HD68B09E	Micro Processing Unit (NMOS)
	HD6821	Peripheral Interface Adapter (NMOS)
	HD68A21	Peripheral Interface Adapter (NMOS)
	HD68B21	Peripheral Interface Adapter (NMOS)
	HD6321	Peripheral Interface Adapter (CMOS)
	HD63A21	Peripheral Interface Adapter (CMOS)
	HD63B21	Peripheral Interface Adapter (CMOS)
	HD6840	Programmable Timer Module (NMOS)
	HD68A40	Programmable Timer Module (NMOS)
	HD68B40	Programmable Timer Module (NMOS)
	HD6340	Programmable Timer Module (CMOS)
	HD63A40	Programmable Timer Module (CMOS)
	HD63B40	Programmable Timer Module (CMOS)
	HD6843	Floppy Disk Controller (NMOS)
	HD68A43	Floppy Disk Controller (NMOS)
	HD6844	Direct Memory Access Controller (NMOS)
	HD68A44	Direct Memory Access Controller (NMOS)
	HD68B44	Direct Memory Access Controller (NMOS)
	HD6845S	CRT Controller (NMOS)
	HD68A45S	CRT Controller (NMOS)
	HD68B45S	CRT Controller (NMOS)
	HD6846	Combination ROM I/O Timer (NMOS)
	HD6850	Asynchronous Communications Interface Adapter (NMOS)
	HD68A50	Asynchronous Communications Interface Adapter (NMOS)
	HD6350	Asynchronous Communications Interface Adapter (CMOS)
	HD63A50	Asynchronous Communications Interface Adapter (CMOS)
	HD63B50	Asynchronous Communications Interface Adapter (CMOS)
	HD6852	Synchronous Serial Data Adapter (NMOS)
	HD68A52	Synchronous Serial Data Adapter (NMOS)
	HD46508	Analog Data Acquisition Unit (NMOS)
	HD46508-1	Analog Data Acquisition Unit (NMOS)
	HD46508A	Analog Data Acquisition Unit (NMOS)
	HD46508A-1	Analog Data Acquisition Unit (NMOS)
	HD146818	Real Time Clock Plus RAM (CMOS)
•		puter HMCS68000 Series
	HD68000-4	Micro Processing Unit (NMOS)
	HD68000-6	Micro Processing Unit (NMOS)
	HD68000-8	Micro Processing Unit (NMOS)
	HD68000-10	Micro Processing Unit (NMOS)
	HD68000-12	Micro Processing Unit (NMOS)
	HD68000Y4	Micro Processing Unit (NMOS)
	HD68000Y6	Micro Processing Unit (NMOS)
	HD68000Y8	Micro Processing Unit (NMOS)
	HD68000Y10	Micro Processing Unit (NMOS)
	HD68000Y12	Micro Processing Unit (NMOS)
	HD68450-4	Direct Memory Access Controller (NMOS)
	HD68450-6	Direct Memory Access Controller (NMOS)
	HD68450-8	Direct Memory Access Controller (NMOS)
	HD68450-10	Direct Memory Access Controller (NMOS)940
1 10	ITPODUCTION A	OF THE RELATED DEVICES
١,		
		Microcomputer HMCS40 Series
_		s
_	•	950
	•	4S/HD74LS Series
•		ower Schottky TTL HD74ALS Series
-	ALL VALLEGE LOW F	OTTO DOMOTICE THE THE TALE BUILDS



• CMOS Logic HD14000B/UB Series	 	 		 	٠.	 	 . 9	29
• Linear ICs	 	 	٠.		٠.	 	 . 9	60
• Interface Circuits	 	 		 		 	 . 9	61
LSI for Speech Synthesizer System	 	 		 		 	 . 9	62
LCD Driver Series								
CODEC/Filter Combo LSI	 	 		 		 	 . 9	66
LITACLI CAI EC OFFICE I OCATIONS				 		 	 9	16

NOTICE

The example of an applied circuit or combination with other equipment shown herein indicates characteristics and performance of a semiconductor-applied products. The Company shall assume no responsibility for any problem involving a patent caused when applying the descriptions in the example.



GENERAL INFORMATION

- Quick Reference Guide
- Packaging Information
- Quality Assurance
- Reliability Test Data
- Design Procedure and Support Tools for 8-bit Single-chip Microcomputer
- 8-bit Microcomputers for Industrial Application

QUICK REFERENCE GUIDE

- 8-BIT MICROCOMPUTER HMCS6800 SINGLE-CHIP SERIES
- NMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6801 SERIES

	Type No.		HD6801S0	HD6801S5	HD6801V0	HD6801V5	HD6803	HD6803-1
	Bus Timing	(MHz)	1.0	1.25	1.0	1.25	1.0	1.25
LSI	Supply Vol	tage (V)	5.0	5.0	5.0	5.0	5.0	5.0
Characteristics	Operating	Femperature (°C)	0 ~ +70	0 ~ +70	0 ~ +70	0 ~ +70	0 ~ +70	0 ~ +70
	Package*		DC-40 DP-40	DP-40	DP-40	DP-40	DC-40 DP-40	DP-40
	14	ROM (k byte)	2	2	4	4	_	-
	Memory	RAM (byte)	128	128	128	128	128	128
	I/O Port		29	29	29	29	13	13
		External	2	2	2	2	2	2
	Interrupt	Soft	1	1	1	1	1	1
		Timer	3	3	3	3	3	3
		Serial	3	3	3	3	3	3
Functions	Timer			(ree running coun Output compare re nput capture			
	SCI			F	ull double step-st	op type		
	External M	emory Expansion	Addr	e-chip mode ess/data non-mul ess/data multiple	(Nil) tiple mode (256- mode (64k-		Address/data (64k-byte)	multiple mode
	Built-in Ge	nerator		P	resent (Externally	/ drivable)		
	Built-in RA	M Holding		P	ossible (64-byte)			
EPROM on the F	ackage Type	**	HD68P01S0	_	HD68P01V05 HD68P01V07	_	_	_
Compatibility			MC6801	MC6801-1	_		MC6803	MC6803-1
Reference Page			39	39	73	73	107	107

^{*} DC; Side-brazed Ceramic DIP, DP; Plastic DIP. ** HD68P01M0 is useable.

• NMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6805 SERIES

	Type N	0.	HD68	305S1	HD68	305U1	HD68	05V1	HD68	05W0	HD68	05X0*
	Clock Frequ	ency (MHz)	1.	.0	1	.0	1	.0	. 1	.0	1	.0
LSI	Supply Volt	age (V)	5.0		5.0		5.0		5.0		5	.0
Characteristics	Operating To	emperature (°C)	0 ~ +70		0 ~ +70		0 ~ +70		0 ~ +70		0 ~ +70	
	Package**		DP	-28	DP-40		DP-40		DP-40		DP-64S	
		ROM (k byte)	1	.1		2		1	4		-	4
	Memory	RAM (byte)	6	4	9	6	9	6	96		9	6
		I/O Port		20		24		24		23		32
	I/O Port	Input Port	20	0	32	8	32	8	29	6	56	8
		Output Port	1	0	1	0		0	1	0	1	16
		Nesting	•	3	1	6		3	1	2		3
		External	1	1		1		1		?	:	2
	Interrupt	Soft	1		1		1]	1	
		Timer	1		1		1		4	1		2
		Serial	-	-	ļ .				_			1
F	Timer	8-bit (with 7-bit prescaler)	Pres	sent	Pre	sent	Pre	sent	Pres	ent	Pres	sent
Functions		Event Counter	Pres	sent	Pre	sent	Present		Present		Present	
		8-bit Comparator	_			_		_		Present		_
		16-bit Divider	-		1	_	1 -	-	-	-	Pres	sent
	A/D Convert	ter	-	-			1 -	-	Pres	ent	-	_
	Standby Me	mory	_	-		-	٠		Pres	ent	-	_
	SCI		_	-		_		-	-	_	Pres	sent
		Resistor	Pos	sible	Pos	sible	Pos	sible	_	_		-
	Generator	Quartz Crystal	Pos	sible	Pos	sible	Pos	sible	Pos	ible	Pos	sible
		Ceramic Resonator	Post	sible	Pos	sible	Pos	sible	Pos	ible	Pos	sible
	Low-voltage	Automatic Reset (LVI)	Pres	sent	Pre	sent	Pre	sent	Pres	ent	Present	
	Self-check M	lode	Pres	sent	Pre	sent	Pre	sent	Pres	ent	Pres	sent
EPROM on the P	ackage Type		-	-		205V05 205V07		05V05 05V07	-	-	-	_
Compatibility			MC68	305P2		_		_	_	-		
Reference Page			13	34	19	54	1	75	19	96	22	24

^{*} Under development
** DP; Plastic DIP

• CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6301 SERIES

	Type N	o.	HD63	301V1	HD63	A01V1	HD63	B01V1	HD63	01X0*	HD63/	01X0*	HD638	01X0*	HD6	303R	HD63	A03R	HD60	3B03R
	Bus Timin	g (MHz)	1	.0	1	.5	2	.0	1	.0	1	.5	2	.0	1	.0	1	.5	2	2.0
LSI	Supply Vo	itage (V)	5	5.0		5.0		5.0		5.0		5.0		.0	5.0		5.0		5.0	
Charac- teristics	Operating Temperature (0 ~	+70	0 ~	+70	0 ~	0 ~ +70		+70	0 ~ +70		0 ~ +70		0 ~ +70		0 ~	+70	0 ~	+70
teristics	Package**		DP-40 FP-54		DP-40 FP-54		DP-40 FP-54		DP-64S FP-80		DP-64S FP-80		DP-64S FP-80		DP-40 FP-54		DP-40 FP-54		OP-40 FP-54	
	Memory ROM (k byte)		-	4	4		4		4			4	4		_		_		_	
	WEITIOTY	RAM (byte)	13	28	1:	28	1:	28	19	92	1:	92	19	92	12	28	1:	28	1:	28
		I/O Port		29		29		29		24		24		24		13		13		13
	I/O Port	Input Port	29	-	29	-	29	-	53	8	53	8	53	8	13	-	13	-	13	-
		Output Port		_				_		21	l	21	<u> </u>	21		_		_		_
		External	- 3	2		2		2	;	3	:	3	3	3	2	2		2		2
	Interrupt	Soft	:	2	:	2		2	:	2		2	2	2	2	2		2		2
	Interrupt	Timer	:	3	3		3			5		5		j		3	3			3
		Serial		3	;	3		3		3		3	3	3		3		3		3
Functions	Timer			16-bit x 1 (with output comparator and input capture)						h two captu	output (re)	oit x 1 compara it x 1	tors and	in-	16-bit x 1 (with output comparator capture)			and ir	iput	
	SCI			Prese	nt (Asy	nchro	nous)		Pr	esent ((Asynchronous/synchronous) Present			nt (Asy	nchror	ous)				
	External M	temory Expansion		Po	ssible (65k by	te)			F	ossible	(65k by	te)			Po	ssible (65k by	te)	
	Other Characteristics		• L	Error detection Low power consumption modes (Sleep and standby)					Error detection Low power consumption modes (Sleep and standby) Slow memory interface				5	Error detection Low power consumption modes (Sleep and standby)						
Reference	Page		2	26	2:	26	22	26	26	1	26	31	26	1	29	9	29	99	29	9

^{*} Under development
** DP; Plastic DIP, FP; Plastic Flat Package

• CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6305 SERIES

	Type No.		HD63	05X0*	HD63A	\05X0*	HD638	05X0*	HD63L05F1**					
	Clock Freque	ency (MHz)	1	.0	1	.5	2.	.0	0	.1				
LSI Character-	Supply Volta	Supply Voltage (V) Operating Temperature (°C)				ly Voltage (V)		.0	5	.0	5.	.0	3	.0
istics	Operating Te					+70	0~	+70	0~	+70	-20	~ +75		
	Package***	DP-64S		DP-	DP-64S		B4S	FP-80						
			4		4	- 4	1	1	4					
	Memory	RAM (byte)	1	28	1:	28	12	28	9	6				
		I/O Port		32		32		32		20				
	I/O Port	Input Port	55	7	55	7	55	7	20	-				
		Output Port	1	16	1	16]	16		(19)				
	External		2			2	2	2		1				
	1-4	Soft		1 2		1	1	1		1				
	Interrupt	Timer				2		2	1	2		1		
Functions		Serial	1			1	1		_					
Functions	Timer		8-bit x 1 (with 7-bit prescaler) 15-bit x 1 (combined with SCI)						t x 1 t prescaler)					
	SCI				Present (S	ynchronous)		N	lit				
	Other Charac	• Lo	w power co	8-bit A/D converter LCD driver (6 x 7 segment) Low power consumption modes (Standby and halt)										
Reference Pa	ge		32	7	3	27	3	27	353					

^{*} Under development

• 8-BIT SINGLE-CHIP MICROCOMPUTER EPROM ON THE PACKAGE SERIES

	Type Na.	HD68P01S0	HD68P01V05	HD68P01V07	HD68P01M0	HD68P05V05	HD68P05V07	HD63P01M1*	HD63PA01M1*	HD63PB01M1*	
	Process		NN	IOS.		NA	AOS		CMOS		
LSI Character	Supply Voltage (V)		5	.0		5	5.0	5.0 0 ~ +70			
istics	Operating Temperature (°C)		0 ~	+70		0~	+70				
	Package**		DC	40P		DC	-40P	DC-40P			
Equivalent	Device	HD6801S0	HD68	01V0	-		805U1 805V1	HD6301V1	HD63A01V1	HD63B01V1	
Mountable EPROM		HN462716	HN462532	HN462732	HN482764	HN462532	HN462732	HN462732 HN482764-4 HN27C64*	HN462732-2 HN482764-3 HN27C64*	HN482732A-25 HN482764 HN27C64*	
Reference I	Page	384	384	384	384	422	422	444	444	444	

^{**} Preliminary
***DP; Plastic DIP, FP; Plastic Flat Package

Under development
 DC; Side-brazed Ceramic DIP (EPROM on the package type)

■ 8-BIT MICROCOMPUTER HMCS6800 MULTI-CHIP SERIES

	Туре	No.			Characteris				Compati-	Referen
Division		Old Type No.	Process	Clock Frequency (MHz)	Supply Voitage (V)	Operating Tempera- ture (°C)	Package	Function	bility	Page
	HD6800	HD46800D		1.0					MC6800	449
	HD68A00	HD468A00	NMOS	1.5	5.0	-20~+75	DC-40 DP-40	Micro Processing Unit	MC68A00	449
	HD68B00	HD468B00		2.0	1		5, 40		MC68B00	449
	HD6802	HD46802	NMOS	1.0	5.0	-20~+75	DC-40 DP-40	Microprocessor with Clock and RAM	мс6802	480
	HD6802W		NMOS	1.0	5.0	-20~+75	DP-40	Microprocessor with Clock and RAM		492
MPU	HD6809			1.0					MC6809	504
	HD68A09		NMOS	1.5	5.0	-20~+75	DC-40 DP-40	High-end Micro Processing Unit	MC68A09	504
	HD68B09			2.0					MC68B09	504
	HD6809E			1.0					MC6809E	535
	HD68A09E		NMOS	1.5	5.0	-20~+75	DC-40 DP-40	High-end Micro Processing Unit	MC68A09E	535
	HD68809E			2.0					MC68B09E	535
	HD6821	HD46821		1.0					MC6821	568
	HD68A21	HD468A21	NMOS	1.5	5.0	-20~+75	DC-40 DP-40	Peripheral Interface Adapter	MC68A21	568
PIA	HD68B21	HD468B21		2.0					MC68B21	568
FIA	HD6321*			1.0			DP-40			585
	HD63A21*		CMOS	1.5	5.0	-20~+75	FP-54	Peripheral Interface Adapter		585
	HD63B21*			2.0						585
	HD6840			1.0			2000		MC6840	606
-	HD68A40		NMOS	1.5	5.0	-20~+75	DC-28 DP-28	Programmable Timer Module	MC68A40	606
PTM	HD68B40			2.0					MC68B40	606
FIW	HD6340**		1.0		620					
	HD63A40**		CMOS	1.5	5.0	-20~+75	DP-28	Programmable Timer Module		620
	HD63B40**			2.0						620
FDC	HD6843	HD46503S	NMOS	1.0	5.0	-20~+75	DC-40	Floppy Disk Controller	MC6843	62
	HD68A43	HD46503S-1		1.5			DP-40			62
	HD6844	HD46504		1.0			DC-40		MC6844	648
DMAC	HD68A44	HD46504-1	NMOS	1.5	5.0	-20~+75	DP-40	Direct Memory Access Controller	MC68A44	648
	HD68B44	HD46504-2		2.0					MC68B44	648
	HD6845S	HD46505S		1.0			DC-40			68
CRTC	HD68A45S	HD46505S-1	NMOS	1.5	5.0	-20~+75	DP-40	CRT Controller		68
	HD68B45S	HD46505S-2		2.0						68
сомво	HD6846	HD46846	NMOS	1.0	5.0	-20~+75	DC-40 DP-40	Combination ROM I/O Timer	MC6846	718
	HD6850	HD46850	NMOS	1.0	5.0	-20~+75	DC-24	Asynchronous Communications	MC6850	739
	HD68A50	HD468A50		1.5			DP-24	Interface Adapter	MC68A50	739
ACIA	HD6350*			1.0				Asynchronous Communications		75
1	HD63A50*		CMOS	1.5	5.0	-20~+75	DP-24	Interface Adapter		75
	HD63B50*			2.0						75
SSDA	HD6852	HD46852	NMOS	1.0	5.0	-20~+75	DC-24	Synchronous Serial Data Adapter	MC6852	763
	HD68A52	HD468A52		1.5			DP-24	.,	MC68A52	763
	HD46508			1.0						777
ADU	HD46508-1		· NMOS	1.5	5.0	-20~+75	DP-40	DP-40 Analog Data Acquisition Unit		777
	HD46508A			1.0		/-	3			777
	HD46508A-1			1.5						777
RTC	HD146818		CMOS	1.0	5.0	0~+70	DP-24	Real Time Clock Plus RAM	MC146818	797

Preliminary
 Under development
 ***DP; Plastic DIP, DC; Side-brazed Ceramic DIP, FP; Plastic Flat Package

• 16-BIT MICROCOMPUTER HMCS68000 SERIES

		LS	Characteris	tics				
Type No.	Process	Clock Frequency (MHz)	Supply Voltage (V)	Operating Tempera- ture (°C)	Package	Function	Compatibility	Reference Page
HD68000-4 HD68000Y4*		4					MC68000L4	819
HD68000-6 HD68000Y6*		6					MC68000L6	819
HD68000-8 HD68000Y8*	NMOS	8	5.0 0 ~ +70	0 ~ +70	DC-64 PGA-68	Micro Processing Unit	MC68000L8	819
HD68000-10* HD68000Y10*		10					MC68000L10	819
HD68000-12* HD68000Y12*		12.5					MC68000L12	819
HD68450-4*		4					MC68450L4	898
HD68450-6*	NMOS	6 50 0 70 0		DC-64	Direct Marrows Access Constroller	MC68450L6	898	
HD68450-8*		8	5.0	0 ~ +70	DC-04	Direct Memory Access Controller	MC68450L8	898
HD68450-10**	l	10		L			MC68450L10	940

^{*} Preliminary

^{**} Under development
***DC; Side-brazed Ceramic DIP, PGA; Pin Grid Array

PACKAGING INFORMATION

The Hitachi Microcomputer LSIs are classified into 4 package types; plastic DIP, side-brazed ceramic DIP, plastic flat package and PGA (Pin Grid Array) package, according to the type of material and outline used for the package. Therefore, after taking the operating environment and other conditions into consideration, please choose the optimum package type. In regard to the types which have two package materials, please define clearly when ordering the package material code (C or P).

Classification of Package Material

Types which have side-brazed ceramic DIP and plastic DIP package.


Side-b	Plastic DIP	
Single-chip LSI	но68ххс	
Multi-chip LSI	HD68XX TNo indication	HD68XXP

Types which have plastic DIP and plastic flat package.


Plastic DIP	Plastic Flat Package
HD63XXP	HD63XX <u>F</u>

■ PACKAGING INFORMATION (Dimensions in mm)


SIDE-BRAZED CERAMIC DIP




PLASTIC DIP



• PLASTIC FLAT PACKAGE



• PGA(PIN GRID ARRAY)PACKAGE




MARKING

Marks of 8-bit multi-chip microcomputer LSIs are changed from HD468XX (old type number) to HD68XX (standard number). But as for original products of Hitachi, the type numbers are not changed.

There are two kinds of marking. One has a new ordering No. (Case I) and the other has both new and old ordering No. (Case II). Case I is applied to the LSI which has only new ordering No. and Case II is applied to the LSI which has both Ordering No.

Case I (Indicated an ordering No.)



Case III (Example of marking on Single-chip)










Case II (Indicated a New & Old ordering No.)



Mea	Meaning of each mark		
(a)	Hitachi mark		
(b)	Lot Code		
(c)	New type No.		
(d)	Japan mark		
(e)	Old type No.		
(f)	ROM Code		

QUALITY ASSURANCE

1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality at Hitachi are to meet the individual uers' required quality level and maintain a general quality level equal to or above that of the general market. The quality required by the user may be specified by contract, or may be indefinite. In either case, efforts are made to assure reliable performance in actual operating circumstances. Quality control during the manufacturing process, and quality awareness from design through production lead to product quality and customer satisfaction. Our quality assurance technique consists basically of the following steps:

- Build in reliability at the design stage of new product development.
- (2) Build in quality at all steps in the manufacturing process.
- (3) Execute stringent inspection and reliability confirmation of final products.
- (4) Enhance quality levels through field data feed back
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made to meet users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Targets

The reliability target is an important factor in sales, manufacturing, performance, and price. It is not adequate to set a reliability target based on a single set of common test conditions. The reliability target is set based on many factors:

- (1) End use of semiconductor device.
- (2) End use of equipment in which device is used.
- (3) Device manufacturing process.
- (4) End user manufacturing techniques.
- (5) Quality control and screening test methods.
- (6) Reliability target of system.

2.2 Reliability Design

The following steps are taken to meet the reliability targets:

(1) Design Standardization

As for design rules, critical items pertaining to quality and reliability are always studied at circuit

design, device design, layout design, etc. Therefore, as long as standardized processing and materials are used the reliability risk is extremely small even in the case of new development devices, with the exception of special requirements imposed by functional needs.

(2) Device Design

It is important for the device design to consider total balance of process, structure, circuit, and layout design, especially in the case where new processes and/or new materials are employed. Rigorous technical studies are conducted prior to device development.

(3) Reliability Evaluation by Functional Test Functional Testing is a useful method for design and process reliability evaluation of IC's and LSI devices which have complicated functions.

The objectives of Functional Test are:

- Determining the fundamental failure mode.
- Analysis of relation between failure mode and manufacturing process.
- Analysis of failure mechanism.
- Establishment of QC points in manufacturing process.

2.3 Design Review

Design Review is an organized method to confirm that a design satisfies the performance required and meets design specifications. In addition, design review helps to insure quality and reliability of the finished products. At Hitachi, design review is performed from the planning stage to production for new products, and also for design changes on existing products. Items discussed and considered at design review are:

- Description of the products based on design documents.
- (2) From the standpoint of each participant, design documents are studied, and for points needing clarification, further investigation will be carried out.
- (3) Specify quality control and test methods based on design documents and drawings.
- (4) Check process and ability of manufacturing line to achieve design goal.
- (5) Preparation for production.
- (6) Planning and execution of sub-programs for design changes proposed by individual specialists,

for test, experiments, and calculations to confirm the design changes.

(7) Analysis of past failures with similar devices, discussion of methods to prevent them, and planning and execution of test programs to confirm success.

3. QUALITY ASSURANCE SYSTEM

3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows:

- (1) Problems in each individual process should be solved in the process. Therefore, at the finished product stage the potential failure factors have been removed.
- (2) Feedback of information is used to insure a satisfactory level of ability process.


3.2 Quality Approval


To insure quality and reliability, quality approval is carried out at the preproduction stage of device design, as described in section 2. Our views on quality approval are:

- (1) A third party executes approval objectively from the standpoint of the customer.
- (2) Full consideration is given to past failures and information from the field.
- (3) No design change or process change without QA approval.
- (4) Parts, materials, and processes are closely monitored.
- (5) Control points are established in mass production after studying the process abilities and variables.

3.3 Quality and Reliability Control at Mass Production

Quality control is accomplished through division of functions in manufacturing, quality assurance, and other related departments. The total function flow is shown in Fig. 2. The main points are described below.





22

3.3.1 Quality Control of Parts and Materials

As semiconductor devices tend towards higher performance and higher reliability, the importance of quality control of parts and materials becomes paramount. Items such as crystals, lead frames, fine wire for wire bonding, packages, and materials needed in manufacturing processes such as masks and chemicals, are all subject to rigorous inspection and control. Incoming inspection is performed based on the purchase specification and drawing. The sampling is executed based mainly on MIL-STD-105D.

The other activities of quality assurance are as follows:

- (1) Outside vendor technical information meeting.
- (2) Approval and guidance of outside vendors.
- (3) Chemical analysis and test.

The typical check points of parts and materials are shown in Table 1.

Table 1 Quality Control Check Points of Material and Parts (Example)

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance Dimension Sheet Resistance Defect Density Crystal Axis	Damage and Contamina- tion on Surface Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance Dimension Purity Elongation Ratio	Contamination, Scratch, Bend, Twist Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance
Plastic	Composition Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material Molding Performance Mounting Characteristics

3.3.2 Inner Process Quality Control

Inner Process Quality Control performs very important functions in quality assurance of semiconductor devices. The manufacturing Inner Process Quality Control is shown in Fig. 3.

(1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor devices are removed in the manufacturing process. To achieve this, check points are set-up in each process and products which have potential failure factors are not moved to the next process step. Manufacturing lines are rigidly selected and tight inner process quality controls are executed—rigid checks in each process and each lot, 100% inspection to remove failure factors caused by manufacturing variables and high temperature aging and temperature cycling. Elements of inner process quality control are as follows:

- Condition control of equipment and workers environment and random sampling of semifinal products.
- Suggestion system for improvement of work.
- Education of workers.
- Maintenance and improvement of yield.
- Determining quality problems, and implementing countermeasures.
- Transfer of quality information.
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing equipment is improving as higher performance devices are needed. At Hitachi, the automation of manufacturing equipment is encouraged. Maintenance Systems maintain operation of high performance equipment. There are daily inspections which are performed based on related specifications. Inspection points are listed in the specification and are checked one by one to prevent any omission. As for adjustment and maintenance of measuring equipment, specifications are checked one by one to maintain and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-Materials

The quality and reliability of semiconductor devices are highly affected by the manufacturing process. Therefore, controls of manufacturing circum-

stances such as temperature, humidity and dust, and the control of submaterials, like gas, and pure water used in a manufacturing process, are intensively executed.

Dust control is essential to realize higher integration and higher reliability of devices. At Hitachi, maintenance and improvement of cleanliness at manufacturing sites is accomplished through attention to buildings, facilities, air conditioning systems, delivered materials, clothes, work environment, and periodic inspection of floating dust concentration.

3.3.3 Final Product Inspection and Reliability Assurance

(1) Final Product Inspection

Lot inspection is done by the quality assurance


-Wafer	Purchase of Material Surface Oxidation Inspection on Surface Oxidation Photo Resist OPQC Level Check Diffusion Inspection on Diffusion OPQC Level Check	Wafer Oxidation Photo Resist Diffusion	Characteristics, Appearance Appearance, Thickness of Oxide Film Dimension, Appearance Diffusion Depth, Sheet Resistance	Scratch, Removal of Crystal Defect Wafer Assurance of Resistance Pinhole, Scratch Dimension Level Check of Photo Resist Diffusion Status
0-0-0-0	Inspection on Surface Oxidation Photo Resist Inspection on Photo Resist ◇PQC Level Check Diffusion Inspection on Diffusion	Oxidation Photo Resist	Appearance, Thickness of Oxide Film Dimension, Appearance Diffusion Depth, Sheet	Defect Wafer Assurance of Resistance Pinhole, Scratch Dimension Level Check of Photo Resist
0 0	Inspection on Surface Oxidation Photo Resist Inspection on Photo Resist ◇PQC Level Check Diffusion Inspection on Diffusion	Photo Resist	Oxide Film Dimension, Appearance Diffusion Depth, Sheet	Pinhole, Scratch Dimension Level Check of Photo Resist
0	Oxidation Photo Resist Inspection on Photo Resist ◇PQC Level Check Diffusion Inspection on Diffusion	Resist	Oxide Film Dimension, Appearance Diffusion Depth, Sheet	Dimension Level Check of Photo Resist
	Inspection on Photo Resist ◇PQC Level Check Diffusion Inspection on Diffusion	Resist	Diffusion Depth, Sheet	Check of Photo Resist
	◇PQC Level Check Diffusion Inspection on Diffusion		Diffusion Depth, Sheet	Check of Photo Resist
į	Inspection on Diffusion	Diffusion		Diffusion Status
 				1
	◇PQC Level Check		Gate Width	Control of Basic Parameters
:			Characteristics of Oxide Film Breakdown Voltage	(Vтн, etc) Cleaness of surface Prior Check of VIH Breakdown Voltage Check
	Evaporation	Evapo- ration	Thickness of Vapor Film, Scratch, Contamination	Assurance of Standard Thickness
	Inspection on Evaporation ◇ PQC Level Check			
ľ	Wafer Inspection	Wafer	Thickness, VTH Characteris- tics	Prevention of Crack, Quality Assurance of Scribe
	Inspection on Chip Electrical Characteristics	Chip	Electrical Characteristics	
	Chip Scribe Inspection on Chip		Appearance of Chip	
	Appearance Or PQC Lot Judgement			
Frame-				
	Assembling	Assembling	Appearance after Chip Bonding Appearance after Wire	Quality Check of Chip Bonding Quality Check of Wire
	♦PQC Level Check		Bonding Pull Strength, Compression Width, Shear Strength	Bonding Prevention of Open and Short
	Inspection after Assembling		Appearance after Assembling	
Package	♦ PQC Lot Judgement	'		
Package-		Sealing	Appearance after Sealing Outline, Dimension	Guarantee of Appearance and Dimension
Ţ	♦ PQC Level Check	Marking	Marking Strength	1
Ï	Final Electrical Inspection ◇Failure Analysis		Analysis of Failures, Failure Mode, Mechanism	Feedback of Analysis Infor-
ļ	Appearance Inspection			
人	Sampling Inspection on Products			
þ:	Receiving			
ļ	Shipment			

department for products which were judged good in 100% test... the final process in manufacturing. Though 100% yield is expected, sampling inspection is executed to prevent mixture of bad product by mistake. The inspection is executed not only to confirm that the products have met the users' requirements but also to consider potential

quality factors. Lot inspection is executed based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure the reliability of semiconductor devices, reliability tests and tests on individual manufacturing lots that are required by the user, are periodically performed.



RELIABILITY TEST DATA OF MICROCOMPUTERS

1. INTRODUCTION

Microcomputers provide high reliability and quality to meet the demands of increased function, enlarging scale, and widening application. Hitachi has improved the quality level of microcomputer products by evaluating reliability, building quality into the manufacturing process, strengthening inspection techniques, and analyzing field data.

The following reliability and quality assurance data for Hitachi 8-bit and 16-bit microcomputers indicates results from test and failure analysis.

2. PACKAGE AND CHIP STRUCTURE

2.1 Packaging

Packages are classified into two general types—hermetically sealed metal or glass, and plastic molded. Hitachi 8-bit microcomputers are produced in plastic or side-brazed ceramic packages.

Selection of packaging should be based on such system related

factors as application, environment, reliability requirements, and cost. In commercial field applications, analysis indicates that failure rates are relatively equal between plastic and hermetically sealed package types. In tests for leakage, however, hermetically sealed packaging guarantees 100% reliability, while plastic packaging may exhibit moisture absorption or permeation, due to poor screening technology.

Hitachi recommends the use of hermetically sealed packaging for systems which require high reliability and high durability in severe conditions.

Production output and application of plastic packaging continues to increase, expanding to automobile measuring and control systems, and computer terminal equipment operating under severe conditions. To meet this demand, Hitachi has significantly improved moisture resistance and operational stability in the plastic manufacturing process.

Plastic and side-brazed ceramic package structures are shown in Figure 1 and Table 1.




Figure 1 Package Structure

Table 1 Package Material and Properties

Item	Side-brazed Ceramic	Plastic DIP	Plastic Flat Package
Package	Alumina	Ероху	Ероху
Lead	Tin plating Brazed Alloy 42	Solder dipping Alloy 42	Solder plating Alloy 42
Seal	Au-Sn Alloy	N.A	N.A
Die bond	Au-Si	Au-Si or Ag paste	Au-Si or Ag paste
Wire bond	Ultrasonic	Thermo compression	Thermo compression
Wire	Al	Au	Au

2.2 Chip Structure

The HMCS6800 family is produced in both NMOS and low power CMOS technologies, with Si-gate process applied in both

to achieve high reliability and density. Chip structure and basic circuitry are shown in Figure 2.




Figure 2 Chip Structure and Basic Circuit

3. QUALITY ASSURANCE AND EVALUATION

3.1 Reliability Test Methods

Reliability test methods indicated in Table 2 qualify and evaluate both new products and new processes.

Table 2 Reliability Test Methods

Test Items	Test Condition	MIL-STD-883B Method No.
Operating Life Test	125°C, 1000hr	1005,2
High Temp, Storage Low Temp, Storage Steady State Humidity Steady State Humidity Biased	Tstg max, 1000hr Tstg min, 1000hr 65°C 95%RH, 1000hr 85°C 85%RH, 1000hr	1008,1
Temperature Cycling Temperature Cycling Thermal Shock	-55°C ~ 150°C, 10 cycles -20°C ~ 125°C, 200 cycles 0°C ~ 100°C, 100 cycles	1010,4
Soldering Heat Mechanical Shock Vibration Fatigue	260°C, 10 sec 1500G 0.5 msec, 3 times/X, Y, Z 60Hz 20G, 32hrs/X, Y, Z	1011,3 2002,2 2005,1
Variable Frequency Constant Acceleration Lead Integrity	20~2000Hz 20G, 4 min/X, Y, Z 20000G, 1 min/X, Y, Z 225gr, 90° 3 times	2007,1 2001,2 2004,3

3.2 Reliability Test Results

3.2.1 Dynamic Life Tests

Reliability is evaluated by dynamic life test, and results for the HMCS6800 microcomputer family are shown in Table 3. Based

on this data, the 70° C failure rate is determined at 0.007%/1000 hrs. (confidence level 60%, activation energy 0.7eV).

Table 3 Dynamic Life Test Result

Device	Sample Size	Component Hour	Failure
HD6301	92	92000	0
HD63L05	40	40000	Ó
HD68P01	22	22000	Ō
HD68P05	22	22000	0
HD6800	248	248000	. 0
HD6802	452	153712	1
HD6809	85	85000	0
HD6801	146	146000	0
HD6803	45	45000	0
HD6805	114	114000	0
MPU Total	1266	967712	1
HD6821	399	266368	1
HD6850	158	158000	0
HD6852	170	125816	0
HD6846	69	69000	0
HD6843	66	55000	0
HD6844	80	69000	0
HD6845S	88	55000	0
HD6840	64	64000	0
HD46508	140	140000	0
HD146818	44	44000	0
Peripheral Total	1278	1046184	1
Total	2544	2013896	2

3.2.2 Temperature-Humidity Bias Test

Results of moisture resistance testing of plastic packaging is given in Table 4.

Table 4 85°C/85%RH Bias Test Result

Device	Sample Size	Component Hour	Failure
MPU Peripheral	242 226	242000 204000	0
Total	468	446000	0

3.2.3 Storage Life Test

Table 5 and 6 indicate effects of storage at high temperature, low temperature, or high humidity without bias.

(1) Plastic Package

Table 5 Storage Life Test on Plastic Package

Test Items	Condition	Sample Size	Failure
High Temp, High Humidity	65°C/95%RH, 1000hrs	1032	0
High Temp, High Humidity	80°C/90%RH, 1000hrs	88	Ö
High Temp, High Humidity	85°C/95%RH, 1000hrs	394	2
Presser Cooker	2atm 121°C, 100hrs	266	ō
High Temp, Storage	$Ta = 150^{\circ}C.1000hrs$	85	Ŏ
Low Temp, Storage	$Ta = -55^{\circ}C$, 1000hrs	34	ŏ

(2) Side-brazed Ceramic Package

Table 6 Storage Life Test on Side-brazed Ceramic Package

Test Items	Condition	Sample Size	Failure
High Temp, High Humidity	65°C/95%RH, 1000hrs	90	0
High Temp, Storage	$Ta = 150^{\circ}C, 1000hrs$	313	0
Low Temp, Storage	$Ta = -55^{\circ}C$, 1000hrs	86	0

3.2.4 Mechanical & Environmental Testing

Table 7 Mechanical & Environmental Test Results

Test Item	Condition	Plastic		Side-brazed Ceramic	
r est item	Condition	Sample Size	Failure	Sample Size	Failure
Temperature Cycling	-55°C ~ 150°C 10 cycles	4159	0	4920	1
	-55°C ~ 150°C 200 cycles	826	1	359	0
Thermal Shock	0°C ~ 100°C 10 cycles	110	0	175	Ö
Soldering Heat	260°C, 10sec	180	О	177	0
Mechanical Shock	1500G 0.5 msec 3 times/X, Y, Z	110	0	189	0
Vibration Fatigue	60Hz, 20G 32hrs/X, Y, Z	110	0	167	0
Vibration Variable Freq.	20 ~ 2000Hz 20G 4 min/X, Y, Z	110	0	167	0
Lead Integrity	Bending Tention Fatigue	65 pins	0	102 pins	0

3.3 Reliability Test Results on 16-bit MPU

Table 8 Reliability Test Results on 16-bit MPU HD68000 (Side-brazed Ceramic)

Test Items	Condition	Sample Size	Failures	
Operation Life Test (1)	Ta = 125° C, $V_{CC} = 5.5 V 1000 hrs$	30	0	
Operation Life Test (2)	$Ta = 150^{\circ}C$, $V_{CC} = 5.5V$ 1000hrs	20	0	
High Temperature Storage	Ta = 295°C, 1000hrs	20	0	
Temperature Cycling (1)	-55°C ~ 150°C, 10 cycles	105	0	
Temperature Cycling (2)	-20°C ~ 125°C, 500 cycles	45	0	
Thermal Shock	-55°C ~ 125°C, 15 cycles	22	0	
Soldering Heat	260°C, 10 sec	22	0	
Mechanical Shock	1500G, 5 msec 3 times/X, Y, Z	22	0	
Vibration Variable Freq.	20G, 100 ~ 2000Hz 3 times/X, Y, Z	22	0	
Constant Acceleration	20000G, 1 min/X, Y, Z	22	0	
Solderability	230°C, 5 sec	22	0	

4. FIELD DATA REGARDING QUALITY

Field failure rates are estimated in advance through production process evaluation and reliability testing. Actual field failure data is carefully analyzed by Hitachi, and results are expedited to design and production divisions to improve product quality.

Failure analysis of field data on 8-bit microcomputers is shown in Figure 3.




Figure 3 Failure Analysis Result

5. PRECAUTIONS

5.1 Storage

To prevent deterioration of electrical characteristics, solderability, appearance or structure, Hitachi recommends semiconductor devices be stored as follows:

- Store in ambient temperatures of 5 to 30° C, with a relative humidity of 40 to 60%.
- (2) Store in a clean, dust- and active gas-free environment.
- (3) Store in conductive containers to prevent static electricity.
- (4) Store without any physical load.
- (5) When storing devices for an extended period, store in an unfabricated form, to minimize corrosion of pre-formed lead wires.
- (6) Unsealed chips should be stored in a cool, dry, dark and dust-free environment. Assembly should be performed within 5 days of unpacking. Devices can be stored for up to 20 days in dry nitrogen gas with a dew point at -30° C or less.

5.2 Transportation

General precautions for electronic components are applicable in transporting semiconductors, units incorporating semiconductors, and other similar systems. In addition, Hitachi recommends the following:

- (1) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock. Use containers or jigs which will not induce static electricity as a result of vibration. Use of an electrically conductive container or aluminum foil is recommended.
- (2) To prevent device deterioration from clothing-induced static electricity, workers should be properly grounded while handling devices. Use of a 1M ohm resistor is recommended to prevent electric shock.

(3) When transporting printed circuit boards containing semiconductor devices, suitable preventive measures against static electricity must be taken. Voltage build-up can be avoided by shorting the card-edge terminals. When a belt conveyor is used, apply some surface treatment to prevent build-up of electrical charge.

5.3 Handling During Measurement

Avoid static electricity, noise and voltage surge when measuring or mounting devices. Precaution should be taken against current leakage through terminals and housings of curve tracers, synchroscopes, pulse generators, and DC power sources.

When testing devices, prevent voltage surges from the tester, attached clamping circuit, and any excessive voltage possible through accidental contact.

In inspecting a printed circuit board, power should not be applied if any solder bridges or foreign matter is present.

5.4 Soldering

Semiconductor devices should not be exposed to high temperatures for excessive periods. Soldering must be performed consistent with temperature conditions of 260°C for 10 seconds, 350°C for 3 seconds, and at a distance of 1 to 1.5mm from the end of the device package.

A soldering iron with secondary voltage supplied through a grounded transformer is recommended to protect against leakage current. Use of alkali or acid flux, which may corrode the leads, is not recommended.

5.5 Removing Residual Flux

Detergent or ultrasonic removal of residual flux from circuit boards is necessary to ensure system reliability. Selection of detergent type and cleaning conditions are important factors.

When chloric detergent is used for plastic packaged devices, care must be taken against package corrosion. Extended cleaning periods and excessive temperature conditions can cause the chip coating to swell due to solvent permeation. Hitachi recommends use of Lotus and Dyfron solvents. Trichloroethylene solvent is not suitable.

The following conditions are advisable for ultrasonic cleaning:

- Frequency: 28 to 29 k Hz (to avoid device resonation)
- Ultrasonic output: 15W/1
- Keep devices from making direct contact with power generator
- Cleaning time: Less than 30 seconds.




DESIGN PROCEDURE AND SUPPORT TOOLS FOR 8-BIT SINGLE-CHIP MICROCOMPUTER

The cross assembler and the hardware simulator using various types of computer are prepared by the company as supporting systems to develop user's programs.

User's programs are mask programed into the ROM and

delivered as the LSI by the company.

Fig. 1 shows the typical program design procedure and Table 1 shows the system development support tools for 8-bit single-chip microcomputer family which are used in these processes.



the assembling are also detected.

The completed program is sent to the company in the form of EPROM or the object tape.

The company provides three kinds of hardware, H68SD5, the evaluation kit and the evaluation board. The consumers are able to choose the best suitable tool.

cross system, to generate the object program. In this case, errors during

(5) Hardware simulation is performed to confirm the program.

Options such as ROM is masked by the company, LSI is testatively produced and the sample is handed in to the user. After the user has evaluated the sample and confirmed that the program is correct, mass production is started.

Figure 1 Program Design Procedure



Table 1 System Development Support Tools

Type No.			Cross System				
	Evaluation Kit	Evaluation Board	EPROM on the Package	H68SD5 + Emulator Set (Hardware + Software)	IBM370	intel MDS220/230	PDP-11/ VAX-11
HD6801S0	H61EVT2 (Hardware) + S61MIX2-R (Software)	H61EV01	HD68P01S0	H68SD5 + H61MIX1	0	0	0
HD6801V0	H61EVT2 (Hardware) + S61MIX2-R (Software)	H61EV01	HD68P01V05 HD68P01V07	H68SD5 + H61MIX1	0	0	0
HD6805S1	H65EVT2 (Hardware) + S65MIX1-R (Software)	-	-	H68SD5 + H65MIX1	_	0	_
HD6805U1 HD6805V1	H65EVT2 (Hardware) + S65MIX1-R (Software)	-	HD68P05V05 HD68P05V07	H68SD5 + H65MIX1	_	0	_
HD6805W0	H65EVT3* (Hardware) + S65MIX1-R (Software)	_	-	H68SD5 + H65MIX2*	_	0	_
HD6805X0	*	*	-	H68SD5 + *	_	_	_
HD6301V1	H31EVT1 (Hardware) + S31MIX1-R (Software)	H31EV00	HD63P01M1*	H68SD5 + H31MIX1	0	_	0
HD6301X0	*	*	_	H68SD5 + *	0	_	0
HD6305X0	*	*	_	H68SD5 + *	-	0	_
HD63L05F1	H3L5EVT1* (Hardware) + *	H3L5EV00*	_	H68SD5 + H3L5MIX1*	_	0	

Under development

■ SINGLE-CHIP MICROCOMPUTER DEVELOPMENT SYSTEM

The H68SD5 is a development system for Hitachi 4-bit and 8-bit single-chip microcomputers.

It is an all-in-one type compact HD6800 based CRT/Key board microcomputer terminal with two Floppy disk drivers and has standard interface for the TTY (RS-232C or TTL level) and printer (Centronics parallel interface). The EPROM Writer is optionally available.


Features


 Supports the system development for 8-bit and 4-bit single chip microcomputers

- Disk based low cost system
- Provides the CRT Editor, Assembler, Emulator and EPROM Writer controlled by FDOS-III
- 56k-byte RAM
- Allows linking between the H68SD5 and the I/O devices (TTY and Printer)
- Easy to debug user's prototype system using the Emulator Module




H68SD5





EPROM Writer



Emulator Module

8-bit single-chip microcomputer family HMCS40 series

8-BIT MICROCOMPUTERS FOR INDUSTRIAL APPLICATION

For industrial application which needs wider operating temperature range (from -40°C to +85°C), Hitachi has the following devices for both the 8-bit single-chip microcomputers

and the 8-bit multi-chip microcomputers.

"J" indicates industrial grade devices (Example HD6801S0PJ).

■ 8-BIT SINGLE-CHIP MICROCOMPUTER CHARACTERISTICS

Type No.		HD6801S0PJ	HD6801V0PJ	HD6803PJ	HD6805S1PJ	HD6805U1PJ	HD6805V1PJ	HD6805W0PJ*	HD6301V1PJ* HD63A01V1PJ* HD63B01V1PJ*
Process		NMOS	NMOS	NMOS	NMOS	NMOS	NMOS	NMOS	CMOS
Package		DP-40 DC-40	DP-40	DP-40 DC-40	DP-28	DP-40	DP-40	DP-40	DP-40
	Vcc	5V ± 0.25V	5V ± 0,25V	5V ± 0,25V	5,25V ± 0.5V	5.25V ± 0.5V	5.25V ± 0.5V	5.25V ± 0.5V	5V ± 0.5V
	Topr	-40~+85°C	-40~+85°C	-40∼+85°C	-40~+85°C	-40~+85°C	-40~+85°C	-40~+85°C	-40~+85°C
Electrical * *	PD				800mW	800mW	800mW		
Characteristics	VIH (EXTAL)	2.2V	2.2V	2.2V					
	Ilin! (EXTAL)	1.2mA	1.2mA	1.2mA					
	ISBB	10mA	10mA	10mA					
Memory	ROM (k Byte)	2	4	-	1.1	2	4	4	4
Weinory	RAM (Byte)	128	128	128	64	96	96	96	128
1/0		29	29	13	20	32	32	29	29
Timer (bit)		16	16	16	8	8	8	8****x2	16
		Yes	Yes	Yes	No	No	No	No	Yes
Other Featu	res	Data Retention Capability	Data Retention Capability	Multiplexed Address and Data	Vectored Interrupts Self-check Mode Master Reset	Voltage Comparator Vectored Interrupts Self-check Mode Master Reset	Voltage Comparator Vectored Interrupts Self-check Mode Master Reset	8-bit A/D Converter Data Retention Capability Vectored Interrupts Self-check Mode Master Reset	Sleep Operation Low power Consumption

^{*} Preliminaly

■ 8-BIT MULTI-CHIP MICROCOMPUTER CHARACTERISTICS

Type No.	Function	Electr	0			
Type No.	Function	Vcc	Topr	PD	Package	
HD6802PJ	Micro Processor with Clock and RAM (128 byte)	5V ± 0.25V	-40 ~ +85°C		DP-40	
HD6802WPJ	Micro Processor with Clock and RAM (256 byte)	5V ± 0.25V	-40 ~ +85°C		DP-40	
HD6809PJ* HD68A09PJ*	Advanced Micro Processing Unit	5V ± 0.25V	-40 ~ +85° C		DP-40	
HD6809EPJ* HD68A09EPJ*	Advanced Micro Processing Unit	5V ± 0.25V	-40 ~ +85°C		DP-40	
HD6821PJ	Peripheral Interface Adapter	5V ± 0.25V	-40 ~ +85°C		DP-40	
HD6321PJ* HD63A21PJ* HD63B21PJ*	CMOS Peripheral Interface Adapter	5V ± 0.5V	-40 ∼ +85°C		DP-40	
HD6840PJ HD68A40PJ HD68B40PJ	Programmable Timer Module	5V ± 0.25V	-40 ~ +85°C		DP-28	
HD6846PJ	Combination ROM I/O Timer	5V ± 0.25V	-40 ~ +85°C	1000mW	DP-40	
HD6350PJ* HD63A50PJ* HD63B50PJ*	CMOS Asynchronous Communications Interface Adapter	5V ± 0.5V	-40 ~ +85°C		DP-24	
HD46508PJ HD46508PJ-1	Analog Data Acquisition Unit	5V ± 0.25V (Analog Input) 0 ~ 5.0V	-40 ~ +85°C		DP-40	
HD46508PAJ HD46508PAJ-1	Analog Data Acquisition Unit	5V ± 0.25V (Analog Input) 0 ~ 5.0V	-40 ~ +85°C		DP-40	

Under development

^{**} Electrical Characteristics shown here is for the industrial grade which is different from standard specification.



^{**} Electrical Characteristics shown here is for the industrial grade which is different from standard specification. So refer to each data sheet for details.

^{***} Timer; 8-bit programmable timer with 7-bit pre-scaler.

^{****}Timer 1; 8-bit programmable timer with 7-bit pre-scaler.

Timer 2; 8-bit programmable timer with input capture register and output compare register.

DATA SHEETS

8-BIT MICROCOMPUTER HMCS6800 SINGLE-CHIP SERIES

Preliminary data sheets herein contain information on new products. Specifications and information are subject to change without notice.

Advance Information data sheets herein contain information on a product under development. Hitachi reserves the right to change or discontinue these products without notice.


HD6801S0, HD6801S5 MCU (Microcomputer Unit)


The HD6801S MCU is an 8-bit microcomputer system which is compatible with the HMCS6800 family of parts. The HD6801S MCU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8×8 unsigned multiply with 16-bit result. The HD6801S MCU can operate as a single - chip microcomputer or be expanded to 65k words. The HD6801S MCU is TTL compatible and requires one +5.0 volt power supply. The HD6801S MCU has 2k bytes of ROM and 128 bytes of RAM on chip. Serial Communications interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6801S include the following:

FEATURES


- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Single Chip Or Expandable To 65k Words
- 2k Bytes Of ROM
- 128 Bytes Of RAM (64 Bytes Retainable On Power Down)
- 29 Parallel I/O Lines And 2 Handshake Control Lines
- Internal Clock/Divided-By-Four Circuitry
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6801 and MC6801-1

BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

■ TYPE OF PRODUCTS

MCU	Bus Timing
HD6801S0	1 MHz
HD6801S5	1.25 MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	0 ~+70	°c
Storage Temperature	T _{stg}	- 55 ~·+150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Iter	n	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES	V		4.0	-	V _{cc}	v	
input riigii voitage	Other Inputs*	VIH		2.0	-	V _{cc}	•	
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	٧	
	P ₄₀ ~ P ₄₇		Vin = 0 ~ 2.4V	-	-	0.5		
Input Load Current	SC ₁	l _{in}	Vin = U~ 2.4V		_	0.8	mA	
	EXTAL		V _{in} = 0 ~ V _{CC}	-	-	0.8		
Input Leakage Current	NMI, IRQ, , RES	I _{in}	V _{in} = 0 ~ 5.25V	-	_	2.5	μΑ	
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$	11 1	V = 05 ~: 24V	-	_	10		
Leakage Current	P ₂₀ ~ P ₂₄	ITSI	$V_{in} = 0.5 \sim 2.4V$	_	_	100	μΑ	
	P ₃₀ ~ P ₃₇		I _{LOAD} = -205 μA	2.4	_	-		
Output "High" Voltage	P ₄₀ ~ P ₄₇ , E, SC ₁ , SC ₂	VoH	I _{LOAD} = -145 μA	2.4	_	_	V	
	Other Outputs		I _{LOAD} = -100 μA	2.4	_	-		
Output "Low" Voltage	All Outputs	Vol	I _{LOAD} = 1.6 mA	_		0.5	٧	
Darlington Drive Current	P ₁₀ ~ P ₁₇	-1он	V _{out} = 1.5V	1.0	_	10.0	mA	
Power Dissipation	<u> </u>	Po		_		1200	mW	
L Ci	P ₃₀ ~ P ₃₇ , P ₄₀ ~ P ₄₇ , SC ₁		V _{in} = 0V, Ta = 25°C,	_	_	12.5		
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz		_	10.0	pF	
V _{CC} Standby	Powerdown	V _{SBB}		4.0	_	5.25	V	
ACC arquinny	Operating	V _{SB}		4.75	-	5.25	5 V	
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	_	_	8.0	mA	

^{*}Except Mode Programming Levels.

[[]NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS BUS TIMING (V_{CC} = 5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	Н	D6801	S0	Н	D6801	S5	Unit
	Tem	Symbol	Test Condition	min	typ	max	min	typ	max	Onit
Cycle Time	Cycle Time			1	_	10	0.8	-	10	μς
Address Strobe Pul	se Width "High"	PWASH		200	-		150	-	_	ns
Address Strobe Ris	e Time	tASr		5	_	50	5		50	ns
Address Strobe Fal	l Time	tASf]	5	_	50	5	_	50	ns
Address Strobe De	ay Time	t _{ASD}		60	-	-	30	-	_	ns
Enable Rise Time		ter]	5	-	50	5		50	ns
Enable Fall Time		tef]	5		50	5	-	50	ns
Enable Pulse Width "High" Time		PWEH		450		_	340		_	ns
Enable Pulse Width "Low" Time		PWEL		450	-	-	350	_	-	ns
Address Strobe to Enable Delay Time		tASED		60	_	_	30	-	_	ns
Address Delay Tim	е	t _{AD}	Fig. 1	-	-	260	-	-	260	ns
Address Delay Tim	e for Latch (f = 1.0MHz)	tADL	Fig. 2	-	_	270	_	_	260	ns
Data Set-up Write	Time	t _{DSW}]	225			115	_	-	ns
Data Set-up Read	Time	t _{DSR}		80	_	_	70	_	_	ns
Data Hold Time	Read	t _{HR}		10	_		10		_	ns
Data Hold Time	Write	t _{HW}		20	-		20			113
Address Set-up Tin	ne for Latch	tASL		60	_		50			ns
Address Hold Time	for Latch	t _{AHL}		20	-	_	20		_	ns
Address Hold Time		t _{AH}		20	_	_	20	<u></u>		ns
Peripheral Read Non-Multiplexed Bus		(taccn)		_		(610)	_		(410)	
Access Time Multiplexed Bus		(t _{ACCM})		-	_	(600)	_	_	(400)	ns
Oscillator stabilizat	ion Time	t _{RC}	Fig. 10	100	_	-	100			ms
Processor Control S	Set-up Time	t _{PCS}	Fig. 11	200	-	_	200	-	-	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 $\sim +70^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	-	-	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	_		ns
Delay Time, Enable Positive T to OS3 Negative Transition	ransition	t _{OSD1}	Fig. 5	_	_	350	ns
Delay Time, Enable Positive T to OS3 Positive Transition	ransition	t _{OSD2}	Fig. 5	_	_	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid		t _{PWD}	Fig. 4	-	-	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	^t cmos	Fig. 4	_	_	2.0	μs
Input Strobe Pulse Width		t _{PWIS}	Fig. 6	200	_		ns
Input Data Hold Time	port 3	t _{iH}	Fig. 6	50	-	_	ns
Input Data Set-up Time	Port 3	t _{IS}	Fig. 6	20	-	_	ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2



TIMER, SCI TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 $^{\sim}$ +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		tcyc +200	_	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	-	_	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4		0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage		V _{MPL}		_	_	1.7	٧
Mode Programming Input "High" Voltage		V _{MPH}		4.0	-	-	V
RES "Low" Pulse Width		PWRSTL	Fig. 8	3.0	-		t _{cyc}
Mode Programming Set	-up Time	t _{MPS}		2.0	_	-	t _{cyc}
Mode Programming	RES Rise Time ≥ 1μs		1	0	<u> </u>	_	
Hold Time RES Rise Time		[₹] МРН		100	_	-	ns




Figure 1 Expanded Multiplexed Bus Timing






Figure 2 Expanded Non-Multiplexed Bus Timing






Figure 3 Data Set-up and Hold Times (MPU Read)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



(NOTE)

- 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC}
- Not applicable to P₂₁
 Port 4 cannot be pulled above V_{CC}

Figure 4 Port Data Delay Timing (MPU Write)





Figure 6 Port 3 Latch Timing (Single Chip Mode)











Figure 8 Mode Programming Timing



(a) CMOS Load




Figure 9 Bus Timing Test Loads




Figure 10 Interrupt Sequence




Figure 11 Reset Timing



SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts $\pm 5\%$.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Divide by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external clock source at a 4 MHz rate to run at 1 MHz with a 40/60% duty cycle. It is not restricted to 4 MHz, as it will divide by 4 any frequency less than or equal to 4 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter

Crystal Item	4 MHz	5 MHz
Со	7 pF max.	4.7 pF max.
Rs	60Ω max.	30Ω typ.




Figure 12 Crystal Interface

Vcc Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 13 Battery Backup for V_{CC} Standby

Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low", must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MPU does the following:

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set, must be cleared before the MPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 $k\Omega$ external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{IRQ_1}$ and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line $(\overline{IRQ_2})$. This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vec	tor	Interrupt
MSB	LSB	Miterrapt
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĪRQ, (or ĪS3)
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SC, (RDRF + ORFE + TDRE)

Lowest Priority

The following pins are available in the Single Chip Mode, and are associated with Port 3 only.

Input Strobe (IS3) (SC₁)

This sets an interrupt for the processor when the $\overline{1S3}$ Enable bit is set. As shown in Figure 6 Input Strobe Timing, $\overline{IS3}$ will fall t_{IS} minimum after data is valid on Port 3. If $\overline{IS3}$ Enable is set in the I/O Port 3 Control/Status Register, an interrupt will occur. If the latch enable bit in the I/O Port 3 Control/Status Register is set, this strobe will latch the input data from another device when that device has indicated that it has valid data.

Output Strobe (OS3) (SC₂)

This signal is used by the processor to strobe an external device, indicating valid data is on the I/O pins. The timing for the Output Strobe is shown in Figure 5 I/O Port 3 Control/Status Register is discussed in the following section.

The following pins are available in the Expanded Modes.

Read/Write (R/W) (SC₂)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

• I/O Strobe (IOS) (SC₁)

In the expanded non-multiplexed mode of operation, \overline{IOS} internally decodes A_9 through A_{15} as zero's and A_8 as a one. This allows external access of the 256 locations from \$0100 to \$01FF. The timing diagrams are shown as figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 19. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this signal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are four I/O ports on the HD6801S MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

 The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs. In all three modes, Port 1 is always parallel I/O.

• 1/0 Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pins 10, 9, and 8 of the chip) are used to program the mode of operation during reset. The values of these pins at reset are latched into the three MSB's (bits 7, 6, and 5) of Port 2 which are read only. This is explained in the Mode Selection Section.

In all three modes, Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port that can be configured as I/O, a data bus, or an address bus multiplexed with the data bus — depending on the mode of operation hardware programmed by the user at reset. As a data bus, Port 3 is bi-directional. As an input for peripherals, it must be supplied regular TTL levels, that is, greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".



Its TTL compatible three-state output buffers are capable of driving one TTL load and 90 pF. In the Expanded Modes, after reset, the data direction register is inhibited and data flow depends on the state of the R/W line. The input strobe ($\overline{IS3}$) and the output strobe ($\overline{OS3}$) used for handshaking are explained later.

In the three modes, Port 3 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register. There are two control lines associated with this port in this mode, an input strobe and an output strobe, that can be used for handshaking. They are controlled by the 1/O Port 3 Control/Status Register explained at the end of this section. Three options of Port 3 operations are sumarized as follows: (1) Port 3 input data can be latched using $\overline{1S3}$ (SC₁) as a control signal, (2) $\overline{OS3}$ can be generated by either an MPU read or write to Port 3's Data Register, and (3) and $\overline{1RQ_1}$ interrept can be enabled by an IS3 nagative edge. Port 3 latch and strobe timing is shown in Fig. 5 and Fig. 6.

Expanded Non-Multiplexed Mode: In this mode, Port 3 becomes the data bus $(D_0 \sim D_7)$.

Expanded Multiplexed Mode: In this mode, Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O PORT 3 CONTROL/STATUS REGISTER

	7	6	5	4	3	2	1	0	
	IS3	IS3 IRQ1	х	oss	LATCH	×	×	×	
\$000F	FLAG	ENABLE			ENABLE			1	İ

- Bit 0; Not used.
- Bit 1; Not used.
- Bit 2; Not used.
- Bit 3; LATCH ENABLE. This controls the input latch for I/O Port 3. If this bit is set "High" the input data will be latched with the falling edge of the Input Strobe, IS3. This bit is cleared by reset, and the latch is "re-opened" with MCU read Port 3.
- Bit 4; OSS. (Output Strobe Select) This bit will select if the Output Strobe should be generated at $\overline{OS3}$ (SC₂) by a write to I/O Port 3 or a read of I/O Port 3. When this bit is cleared the strobe is generated by a read Port 3. When this bit is set the strobe is generated by a write Port 3.
- Bit 5; Not used.
- Bit 6; IS3 IRQ₁ ENABLE. When set, interrupt will be enabled whenever IS3 FLAG is set; when clear, interrupt is inhibited. This bit is cleared by RES.
- Bit 7; $\overline{1S3}$ FLAG. This is a read only status bit that is set by the falling edge of the input strobe, $\overline{1S3}$ (SC₁). It is cleared by a read of the Control/Status Register followed by a read or write of I/O Port 3. Reset will clear this bit.

I/O Port 4

This is an 8-bit port that can be configured as I/O or as address lines depending on the mode of operation. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".

As outputs, each line is TTL compatible and can drive 1 TTL

load and 90 pF. After reset, the lines are configured as inputs. To use the pins as addresses, therefore, they should be programmed as outputs. In the three modes, Port 4 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register.

Expanded Non-Multiplexed Mode: In this mode, Port 4 is configured as the lower order address lines $(A_0 \sim A_7)$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

Expanded Multiplexed Mode: In this mode, Port 4 is configured as the higher order address lines $(A_8 \sim A_{15})$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

■ OPERATION MODES

The mode of operation that HD6801S will operate in after Reset is determined by hardware that the user must wire on pins 10, 9, and 8 of the chip. These pins are the three LSB's (I/O 2, I/O 1, and I/O 0 respectively) of Port 2. They are latched into programmed control bits PC2, PC1, and PC0 when reset goes high. I/O Port 2 Register is shown below.

PORT 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PC0	1/0 4	1/0 3	1/0 2	1/0 1	1/0 0
					İ			

An example of external hardware that could be used for Mode Selection is shown in Fig.14. The HD14053B provides the isolation between the peripheral device and MCU during Reset, which is necessary if data conflict can occur between peripheral device and Mode generation circuit.

As bits 5, 6 and 7 of Port 2 are read only, the mode cannot be changed through software. The mode selections are shown in Table 3.

The HD6801S is capable of operating in three basic modes; (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with HMCS6800 peripheral family) (3) Expanded Non-Multiplexed Mode.

Single Chip Mode

In the Single Chip Mode the Ports are configured for I/O.

This is shown in Figure 16 the single Chip Mode. In this mode, Port 3 will have two associated control lines, an input strobe and an output strobe for handshaking data.

Expanded Non-Multiplexed Mode

In this mode the HD6801S will directly address HMCS6800 peripherals with no external logic. In this mode Port 3 becomes the data bus. Port 4 becomes the $A_0 \sim A_7$ address bus or partial address and I/O (inputs only). Port 2 can be parallel I/O, serial I/O, Timer, or any combination of them. Port 1 is parallel I/O only. In this mode the HD6801S is expandable to 256 locations. The eight address lines associated with Port 4 may be substituted for I/O (inputs only) if a fewer number of address lines will satisfy the application (See Figure 17).




Figure 14 Recommended Circuit for Mode Selection




Figure 15 HD14053B Multiplexers/Demultiplexers




Figure 16 HD6801S MCU Single-Chip Mode

Figure 17 HD6801S MCU Expanded Non-Multiplexed Mode

Expanded Multiplexed Mode

In this mode Port 4 becomes higher order address lines with an alternative of substituting some of the address lines for I/O (inputs only). Port 3 is the data bus multiplexed with the lower order address lines differentiated by an output called Address Strobe. Port 2 is 5 lines of Parallel I/O, SCI, Timer, or any combination of them. Port 1 is 8 Parallel I/O lines. In this mode it is expandable to 65k words. (See Figure 18).

Lower order Address Bus Latches

Since the data bus is multiplexed with the lower order address bus in Port 3, latches are required to latch those address bits. The 74LS373 Transparent octal D-type latch can be used with the HD6801S to latch the least significant address byte. Figure 19 shows how to connect the latch to the HD6801S. The output control to the 74LS373 may be connected to ground.




Figure 18 HD6801S MCU Expanded Multiplexed Mode




Figure 19 Latch Connection

Mode and Port Summary MCU Signal Description

This section gives a description of the MCU signals for the various modes. SC1 and SC2 are signals which vary with the mode that the chip is in.

MODE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC ₂
SINGLE CHIP	1/0	1/0	1/0	I/O	ĪS3 (I)	OS3 (O)
EXPANDED MUX	1/0	1/0	ADDRESS BUS $(A_0 \sim A_7)$ DATA BUS $(D_0 \sim D_7)$	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/W(O)
EXPANDED NON-MUX	1/0	I/O	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	IOS(O)	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) starting with the most significant address line. IS3 = Input Strobe OS3 = Output Strobe I = Input SC = Strobe Control

O = Output R/W = Read/Write

IOS = I/O Select

AS = Address Strobe

Table 3 Mode Selection Summary

Mode	P _{2 2} (PC2)	P21 (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	l "	ı	1	1	Single Chip
6	Н	Н	L	ı	1	ı	MUX(6)	Multiplexed/Partial Decode
5	Н	L	н	ı	ı	ı	NMUX(6)	Non-Multiplexed/Partial Decode
4	н	L	L	J(2)	J(1)	ı	1.	Single Chip Test
3	L	Н	н	E	E	E	MUX	Multiplexed/No RAM & ROM
2	L	Н	L	E	1	E	MUX	Multiplexed/RAM
1	L	L	н	ı	1	E	MUX	Multiplexed/RAM & ROM
0	L	L	L	ı	ı	J(3)	MUX	Multiplexed Test

LEGEND:

I - Internal

E — External

MUX -- Multiplexed NMUX -- Non-Multiplexed

L - Logic "0"

H - Logic "1"

[NOTES]

- 1) Internal RAM is addressed at \$XX80
- 2) Internal ROM is disabled
- 3) RES vector is external for 2 cycles after RES goes "High"
- 4) Addresses associated with Ports 3 and 4 are considered external in Modes 0,
 - 1, 2, and 3
- 5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- 6) Port 4 default is user data input; address output is optional by writing to Port 4 Data Direction Register

MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 20. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 4. With exceptions as indicated.

Table 4 Internal Register Area

Table 4 Internal Negister Area	
Register	Address
Port 1 Data Direction Register ***	00
Port 2 Data Direction Register***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register ***	04*
Port 4 Data Direction Register * * *	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	OB
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No. IOS)

*** 1=Output, 0=Input

■ INTERRUPT FLOWCHART

The Interrupt flow chart is depicted in Figure 24 and is common to every interrupt excluding reset.



^{**} External addresses in Modes 0, 1, 2, 3




Figure 20 HD6801S Memory Maps




Figure 20 HD6801S Memory Maps (Continued)




Figure 20 HD6801S Memory Maps (Continued)




Figure 20 HD6801S Memory Maps (Continued)



■ PROGRAMMABLE TIMER

The HD6801S contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- · an 8-bit control and status register.
- · a 16-bit free running counter,
- · a 16-bit output compare register, and
- a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 21.

Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the MPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any MPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output),

the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

• Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

• Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and
- · when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6801 internal bus $(\overline{IRQ_2})$ with an individual Enable bit in the TCSR. If the




Figure 21 Block Diagram of Programable Timer

Timer Control and Status Register

7	6	5	4	3	2_	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

I-bit in the HD6801S'Condition Code register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

- Bit 0 OLVL Output Level This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG Input Edge This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High" to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge ("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOCI Enable Output Compare Interrupt When set, this bit enables IRQ2 to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI Enable input Capture Interrupt When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter contains \$0000. It is cleared by a read of the TCSR (with TOF set) followed by an MPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an MPU write to the output compare register (\$0B or \$0C).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an MPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6801S contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the

MPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") the for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6801S serial I/O section are programmable:

- · format standard mark/space (NRZ)
- · Clock external or internal
- baud rate one of 4 per given MPU φ₂ clock frequency or external clock ×8 input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:


- · an 8-bit control and status register
- · a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- · an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0\sim4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:

Transmit/Receive Control and Status Register








Figure 22 Serial I/O Registers

Bit 0 WU "Wake-up" on Next Message — set by HD6801S software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of MPU set of WU flag.

Bit 1 TE Transmit Enable — set by HD6801S to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this

bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE Transmit Interrupt Enable — when set, will permit an \overline{IRQ}_2 interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.

Bit 3 RE

Receiver Enable — when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.

Bit 4 RIE Receiver Interrupt Enable — when set, will permit an $\overline{IRQ_2}$ interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Bit 5 TDRE Transmit Data Register Empty — set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then

writing a new byte into the transmit data register, TDRE is initialized to 1 by \overline{RES} .

Bit 6 ORFE Over-Run-Framing Error — set by hardware when an overrun or framing error occurs (receive only). An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by

Bit 7 RDRF Receiver Data Register Full — Set by hardware when a transfer from the input shift register to the receiver data register is made. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.


Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

- Baud rate
- format
- clocking source, and
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on \overline{RES} . The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Rate and Mode Control Register



Bit 0 SSO Speed Select — These bits select the Baud rate for the internal clock. The four rates which may be selected are a function of the MPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CC0 Clock Control and Format Select – this 2-bit field
Bit 3 CC1 controls the format and clock select logic. Table 6
defines the bit field.

Table 5 SCI Bit Times and Rates

004	000	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
551	SS0	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800 Baud
0	1	E ÷ 128	208 μ s/4,800 Baud	128 µs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD6801S5 Only

Table 6 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	-	_	_	**	**
0 1	NRZ	Internal	Not Used	**	**
1 0	NRZ	Internal	Output*	**	**
1 1	NRZ	External	Input	**	**

^{*} Clock output is available regardless of values for bits RE and TE.

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be $E \div 16$.
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The serial I/O hardware should be initialized by the HD6801S software prior to operation. This sequence will normally consist of;

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6801S fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

^{**} Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2 Bit 3. The receiver section operation is conditioned by the contents of the Transmit/ Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the HD6801S responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

RAM Control Register STBY RAME \$0014 х х х х х PWR

Bit 0 Not used.

Not used. Bit 1

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero uner program control. When the RAM is disabled, data is read from external memory.

Big 7 STBY The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6801S is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- MCU Programming Model (Figure 23)
- · Addressing modes
- Accumulator and memory instructions Table 7
- · New instructions
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9

- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- Op codes Map Table 13

MCU Programming Model

The programming model for the HD6801S is shown in Figure 23. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 23 MCU Programming Model

MCU Addressing Modes

The HD6801S eight-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MCU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.



Table 7 Accumulator & Memory Instructions

							Add	ressi	ng i	Mod	es							°			on (iste		8
Operations	Mnemonic	IMI	ME	D.	DIF	REC	т	IN	DE		EX	ΓEN	ĮD.	IMP	LIE	D	Boolean/	5	4	3	_	1	0
		OP	~	#	ОР	~	#	OP	~	#	OP	~	#	ОР	~	#	Arithmetic Operation	н	ī	N	z	v	c
Add	ADDA	88	2	2	9В	3	2	АВ	4	2	вв	4	3				A + B → A	\$	•	\$	\$	\$	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	\$	•	\$	\$	\$	1
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3				A:B+M:M+1→A:B	•	•	\$	\$	\$	1
Add Accumulators	ABA	 	t^{-}	1	 	\vdash				_	-		Г	18	2	1	A+B→A	1	•	\$	\$	\$	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C → A	\$	•	\$	\$	\$	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	\$	•	\$	1	\$	T
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3				A·M → A	•	•	\$	\$	R	1
	ANDB	C4	2	2	D4	3	2 ·	E4	4	2	F4	4	3				B·M → B	•	•	\$	\$	R	١.
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	В5	4	3			<u> </u>	A·M	•	•	\$	\$	R	t
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3	-		H	в∙м	•	•	\$	\$	R	t
Clear	CLR	+	╀	┢	-	 -	┢	6F	6	2	7F	6	3		\vdash	-	00 → M	•	•	R	s	R	1
0.00.	CLRA	†	╁╌	-	 -		 	-	Ť	F	 	Ť	Ė	4F	2	1	00 → A	•	•	R	s	R	t
,	CLRB	1	T	T	\vdash		T			\vdash	\vdash	\vdash	<u> </u>	5F	2	1	00 → B	•	•	R	s	R	t
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	-	t⁻	Ė	A - M	•	•	‡	1	\$	1
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3		 	-	B - M	•	•	\$	‡	1	t
Compare Accumulators	CBA		-	Ē	-	_	Ī		·	-		·		11	2	1	A – B	•	•	\$	‡	\$:
Complement, 1's	сом	t	T	T	-	 	1	63	6	2	73	6	3	-	\vdash		M→M	•	•	\$	‡	R	t
	COMA	 	+	\vdash	├	-	+	-	Ť	Ε-	1	Ť	Ť	43	2	1	$\overline{A} \rightarrow A$	•	•	\$	#	R	†:
	СОМВ	T	t	\vdash	t^-		T		†				┢	53	2	1	B → B	•	•	‡	1	R	1
Complement, 2's	NEG	$\dagger -$	+	\vdash	 	 	+-	60	6	2	70	6	3	 	╁	-	00 - M → M	•	•	1	1	1	t
(Negate)	NEGA	 	+	 	 	\vdash	 	-	Ť	Ť	1	Ť	Ť	40	2	1	00 - A → A	•	•	1	1	1	4
	NEGB	+	✝	t	 	t^-	T		+-	 	 	 	1	50	2	1	00 - B → B	•	•	1	1	1	-
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	\$	‡	\$	C
Decrement	DEC	T		T	†			6A	6	2	7A	6	3	† —	T	Г	M – 1 → M	•	•	\$	1	4	Ť,
	DECA		†	T	1	t	T		1	t	<u> </u>	1	T	4A	2	1	A - 1 → A	•	•	1	1	4	†
	DECB	1	1	t^-	†	 	1		 	1		┢	┢	5A	2	1	B - 1 → B	•	•	\$	1	<u>@</u>	-
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	<u> </u>	<u> </u>	H	$A \oplus M \rightarrow A$	•	•	\$	1	R	t
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	┼─	\vdash	-	B ⊕ M→ B	١.		1	1	R	t
Increment	INC	+	╀	╀	1	+	۲	6C	6	2	7C	6	3	 	\vdash	H	M + 1 → M	•	•	1	1	(5)	+
THE GITTETT	INCA	+	+	+	+-	╁╌	╁	-	+	+	1.0	<u> </u>	۲	4C	2	1	A + 1 → A		•	1	1	5	-
	INCB	+	╁	+	 	╁┈	\vdash	-	-	╁╌	┼──	-	╁╌	5C	-	li.	B + 1 → B	•	•	1	1	6	_
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	100	-	i ·	M → A	•	 	\$	1	R	+
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	 	+		M → B	•	•	1	1	R	t
Load Double Accumulator	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	\$	\$	R	Ť,
Multiply Unsigned	MUL	T	T	T	t^{-}	T	T	 	T	T	T	1	T	3D	10	1	A x B → A : B	•	•	•	•	•	t
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3		Ť	H	A + M → A	•	•	1	1	R	4
,	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	-	1	┢	B + M → B	•		1	1	R	+
Push Data	PSHA	+	╀	F	1	Ť	Ť		Ė	†¯	Η.	†	Ť	36	3	1	$A \rightarrow Msp, SP - 1 \rightarrow SP$	+	•	•	•	•	t
	PSHB	+-	t	t	\vdash	T	+	-	╁╴	t^-	 	 	\vdash	37	3	1	B → Msp, SP – 1 → SP	•	•	•	•	•	t
Pull Data	PULA	+	T	$^{+}$	\vdash	T	t	-	 	t^{-}	 	\vdash	-	32	4	1	SP + 1 → SP, Msp → A	•	•	•	•	•	t
	PULB	†	†	1	_	\vdash	t		\vdash	+	 	T	\vdash	33	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow B$	+-	•	•	•	•	t
Rotate Left	ROL	+	\dagger	†	 	\vdash	+	69	6	2	79	6	3	155	Ť	Ė		•	•	1	 -	(6)	+
	ROLA	+-	+-	╁	 	╁	+	05	۳	+	1,3	۲	۲	49	2	1	"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\	•	-	1	1	(6	4
	ROLB	+	+	╂		+-	+-		╁	┼	├	⊢	+	59	2	1	B C 67 60	-	•	1	1	6	┸
Rotate Right	ROR	+-	+-	+	├	\vdash	+	66	6	2	76	6	3	39	1	┼	-	-	•	‡		(6)	4
notate mignt	RORA	+-	+	+	+-	+	+	00	+ •	12	76	0	13	46	2	1	M)	-	-	1	+-	(6:	+
																	C b7 b0					1.55	1

The Condition Code Register notes are listed after Table 10.



Condition Code Addressing Modes Register Boolean/ Operations Mnemonic IMMED. DIRECT INDEX EXTEND IMPLIED 4 3 2 1 0 Arithmetic Operation OP OP OP н 1 N z v С OP # OP # # Shift Left ASL 68 6 2 78 6 3 ‡ ‡ 6 Arithmetic (6) ‡ ASLA • # # 48 2 1 ٠ 58 6 ‡ ASLB 2 • • ‡ \$ Double Shift ‡ ‡ 3 ASLD 05 Left, Arithmetic 6 2 77 \$ **\$** Shift Right ASR • • Î Arithmetic • • t t 6 t **ASRA** 47 2 ASRB 57 2 1 • • t t 6 t Shift Right LSR 64 6 2 74 6 3 • • 1 1 6 1 Logical • t t 6 t LSRA 44 2 1 • LSRB 54 2 • • ‡ ‡ **6** ‡ **Double Shift** ACC A/ ACC B 3 1 0. • R **‡** 6 LSRD 04 Right Logical A0 B7 $A \rightarrow M$ • ‡ ‡ R Store STAA 2 A7 4 2 B7 4 3 • Accumulator 4 2 F7 4 3 • ‡ ‡ R 2 E7 $B \rightarrow M$ ٠ ٠ STAB Store Double $A \rightarrow M$ 2 FD • | ‡ | R STD DD 4 2 FD 5 5 3 $B \rightarrow M + 1$ Accumulator Subtract SUBA 2 2 90 3 2 A0 4 2 ВО 4 3 $A - M \rightarrow A$ • | ‡ | ‡ | ‡ 2 2 DO 3 2 E0 4 2 FO 4 3 $B - M \rightarrow B$ • • ‡ ‡ ‡ ‡ SUBB CO 2 B3 A : B - M : M + 1 → A : B • | 1 | 1 4 3 93 5 2 А3 6 6 3 Double Subtract SUBD • Subtract 2 10 $A - B \rightarrow A$ • **‡** ‡ 1 SBA Accumulators 2 2 92 Subtract SBCA 3 2 A2 4 2 B2 4 3 $A - M - C \rightarrow A$ ٠ • | t | t | With Carry C2 2 D2 3 2 E2 4 2 F2 4 3 $B - M - C \rightarrow B$ SBCB • • | ‡ | ‡ | ‡ 16 2 1 A - B • ‡ ‡ R Transfer TAB Accumulators ТВА 17 2 |1 |B → A • | ‡ | ‡ | R TST 6D 6 2 7D 6 3 M - 00• | ‡ | ‡ | R Test Zero or Minus A - 00 • ‡ ‡ R R **TSTA** 4D 2 1 • 5D 2 1 B - 00 • • ‡ ‡ R R **TSTB**

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions. Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MCU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.



New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6801S Microcomputer.

- ABX Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LOD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- **PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- StD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- **SUBD** Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- **BRN** Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

Table 8 Index Register and Stack Manipulation Instructions

							Ad	dress	ing	Мо	des						Boolean/	(on (ie
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	ст	IN	DE	×	EX	TNI	5	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	V	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X-M: M + 1	•	•	1	‡	\$	\$
Decrement Index Reg	DEX	1		T				T						09	3	1	X – 1 → X	•	•	•	\$	•	•
Decrement Stack Pntr	DES			Γ										34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX		T											08	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS						1		1		1			31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H, (M+1) \rightarrow X_L$	•	•	0	‡	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	7	\$	R	•
Store Index Reg	STX	Τ			DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	0	\$	R	•
Store Stack Pntr	STS			Π	9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	0	‡	R	•
Index Reg → Stack Pntr	TXS		Γ	Г										35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	1				T			Γ					30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	1				Г	Г		Π				1	3A	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX			1		1			Π					зс	4	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
							Ì		ŀ						ŀ		$X_H \rightarrow M_{sp}$, SP – 1 \rightarrow SP						
Pull Data	PULX		Ī											38	5	1	$SP + 1 \rightarrow SP, M_{SP} \rightarrow X_{H}$	•	•	•	•	•	•
				1	1			1						l		ļ	SP + 1 → SP, M _{sp} → X _L			1			

The Condition Code Register notes are listed after Table 10.



^{*}ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 9 Jump and Branch Instructions

							Ad	dres	sing	Мо	des							(diti Reg		Cod	ie
Operations	Mnemonic	REL	ATI	VΕ	DII	REC	T	IN	DE:	x	EX	TNE)	IMF	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	z	v	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2								П					C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													N + V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2													C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2								Г	<u> </u>		_		N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2	\vdash	_	 			\vdash	-	1			_		N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2													N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2													1	•	•	•	•	•	•
Jump	JMP							6E	3	2	7E	3	3		_		See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI													3B	10	1	h	Ι-	_	- (8	-	_
Return From Subroutine	RTS													39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI													3F	12	1		•	s	•	•	•	•
Wait for Interrupt	WAI									Γ			Г	3E	9	1	Į	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingN	Nodes		C	ondit	ion C	ode	Regis	ter
Operations 5 controls	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		н	ī	N	z	v	C
Clear Carry	CLC	ОС	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → I	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	s
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	s	•	•	•	•
Set Overflow	SEV	OB	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			_ (<u>0</u> –		_
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	T

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

- Test: Result = 10000000?
- ① (Bit V)
 ② (Bit C)
 ③ (Bit C)
 ④ (Bit V)
 ⑤ (Bit V)
 ⑥ (Bit V)
 ⑦ (Bit N) Test: Result * 00000000?
- Test: Result * 00000000?
 Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)
 Test: Operand = 10000000 prior to execution?
 Test: Operand = 01111111 prior to execution?
 Test: Set equal to result of N %C after shift has occurred.
 Test: Result less than zero? (Bit 15 = 1)
 Load Condition Code Register from Stack. (See Special Operations)
 Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
 Set according to the contents of Accumulator A.
 Set equal to result of Bit 7 (AccR)

- 9 (Bit !)
- 10 (AII)
- (Bit C) Set equal to result of Bit 7 (AccB)



Table 11 Instruction Execution Times in Machine Cycles

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	.3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	,3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	• ,	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	. •
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
вмі	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								



• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA			1		
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1 1	Op Code
ADD LDA	3	2	Op Code Address + 1		Address of Operand
AND ORA		3	Address of Operand	1 1	Operand Data
BIT SBC			, tadress or operand		Operation Data
CMP SUB				ŀ	
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	.1 .	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
		5	Stack Pointer + 1	0	Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus					
NDEXED										
JMP	3	1	Op Code Address	1	Op Code					
		2	Op Code Address + 1	1	Offset					
		3	Address Bus FFFF	1	Low Byte of Restart Vector					
ADC EOR	4	1	Op Code Address	1	Op Code					
ADD LDA	1	2	Op Code Address + 1	1	Offset					
AND ORA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector					
BIT SBC		4	Index Register Plus Offset	1	Operand Data					
CMP SUB	}	[1					
STA	4	1	Op Code Address	1	Op Code					
	Ì	2	Op Code Address + 1	1	Offset					
	-	3	Address Bus FFFF	1	Low Byte of Restart Vector					
	1	4	Index Register Plus Offset	0	Operand Data					
LDS	5	1	Op Code Address	1	Op Code					
LDX	1	2	Op Code Address + 1	1	Offset					
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector					
	1	4	Index Register Plus Offset	1	Operand Data (High Order Byte)					
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)					
STS	5	1	Op Code Address	1	Op Code					
STX	1	2	Op Code Address + 1	1	Offset					
STD	-	3	Address Bus FFFF	1	Low Byte of Restart Vector					
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)					
	,	5	Index Register Plus Offset + 1	Õ	Operand Data (Low Order Byte)					
ASL LSR	6	1	Op Code Address	1	Op Code					
ASR NEG	1	2	Op Code Address + 1	1	Offset					
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector					
COM ROR		4	Index Register Plus Offset	1	Current Operand Data					
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector					
INC		6	Index Register Plus Offset	0	New Operand Data					
CPX	6	1	Op Code Address	1	Op Code					
SUBD	.]	2	Op Code Address + 1	1	Offset					
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector					
		4	Index Register + Offset	1	Operand Data (High Order Byte)					
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)					
		6	Address Bus FFFF	1	Low Byte of Restart Vector					
JSR	6	1	Op Code Address	1	Op Code					
	1	2	Op Code Address + 1	1	Offset					
		3	Address Bus FFFF	1	Low Byte of Restart Vector					
	1	4	Index Register + Offset	1	First Subroutine Op Code					
		5	Stack Pointer	0	Return Address (Low Order Byte)					
	1	6	Stack Pointer - 1	0	Return Address (High Order Byte)					

^{*}In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		À	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	j l	6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*}In the TST instruction, R/W line of the sixth cycle is "1" level, and AB=FFFF, DB=Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Cycles Cycle #			Address Bus	R/W Line	Data Bus
MPLIED		<u> </u>			
ABA DAA SEC	2	1	Op Code Address	1	Op Code
ASL DEC SET ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST		2	Op Code Address + 1	1	Op Code of Next Instruction
COM SBA				1	
ABX	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ASLD	3	1	Op Code Address	1	Op Code
LSRD	-	2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
DES	3	1	Op Code Address	1	Op Code
INS		2	Op Code Address + 1	1	Op Code of Next Instruction
1411/	+	3	Previous Register Contents	1	Irrelevant Data
INX DEX	3	1 2	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
DEX		3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA	3	1	Op Code Address	1	Op Code
PSHB		2	Op Code Address + 1	i	Op Code of Next Instruction
	1	3	Stack Pointer	0	Accumulator Data
TSX	3	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	11	Irrelevant Data
TXS	3	1	Op Code Address	1	Op Code
		. 2	Op Code Address + 1	1	Op Code of Next Instruction
	-	3	Address Bus FFFF	11	Low Byte of Restart Vector
PULA PULB	4	1 2	Op Code Address	1	Op Code
FULB		3	Op Code Address + 1 Stack Pointer	1	Op Code of Next Instruction Irrelevant Data
		4	Stack Pointer + 1	William Bata	
PSHX	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Index Register (Low Order Byte)
		4	Stack Pointer - 1	0	Index Register (High Order Byte)
PULX	5	1 1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer Stack Pointer + 1	1 1	Irrelevant Data Index Register (High Order Byte)
		5	Stack Pointer +2	1	Index Register (Low Order Byte)
RTS	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Address of Next Instruction
		5	Stack Pointer + 2	1	(High Order Byte) Address of Next Instruction (Low Order Byte)
WAI**	9	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	i	Op Code of Next Instruction
	1	3	Stack Pointer	o	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address
		!			(High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Instructions # Address Bus		R/W Line	Data Bus	
WAI**		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
	ŀ	6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer - 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
	ı	4	Address Bus FFFF	1	Low Byte of Restart Vector
	i	5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
	Ì	7	Address Bus FFFF	1	Low Byte of Restart Vector
	ļ	8	Address Bus FFFF	1	Low Byte of Restart Vector
	1	9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
		1			from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B
		}			from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A
					from Stack
	-	7	Stack Pointer + 4	1	Index Register from Stack
		l			(High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack
	F	i	1		(Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from
		i			Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from
					Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte
	1	4	Stack Pointer - 1	0	Return Address
					(High Order Byte)
	1	5	Stack Pointer - 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer - 3	0	Index Register (High Order Byte)
	1	7	Stack Pointer - 4	0	Contents of Accumulator A
	1	8	Stack Pointer - 5	Ō	Contents of Accumulator B
	1	9	Stack Pointer - 6	Ö	Contents of Cond, Code Register
		10	Stack Pointer – 7	1	Irrelevant Data
	1	11	Vector Address FFFA (Hex)	1	Address of Subroutine
	1	''	1223. / 122. 322 / / / / / / / / / / / / / / / / /	•	(High Order Byte)
	1	12	Vector Address FFFB (Hex)	1	Address of Subroutine
	1	'-	100.00 7.444.000 7.7.0 (116.4)	'	(Low Order Byte)

^{**}While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	LVCIPS Addrose Rue		R/W Line	Data Bus				
RELATIVE								
BCC BHT BNE	3	1	Op Code Address	1	Op Code			
BCS BLE BPL	ļ.	2	Op Code Address + 1	1	Branch Offset			
BEQ BLS BRA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector			
BGE BLT BVC	Ì				1			
BGT BMT BVS		ĺ	1		1			
BRN		J						
BSR	6	1	Op Code Address	1	Op Code			
	}	2	Op Code Address + 1	1	Branch Offset			
	İ	3	Address Bus FFFF	1	Low Byte of Restart Vector			
		4	Subroutine Starting Address	1	Op Code of Next Instruction			
		5	Stack Pointer	0	Return Address (Low Order Byte)			
		6	Stack Pointer - 1	0	Return Address (High Order Byte			

Summary of Undefined Instruction Operations

The HD6801S has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

				HD6	801S MIC	CROC	OMPU	TER	INSTI	RUCT	ONS							
	OP.						ACC ACC IND EVE		ACCA or SP				ACCB or X				1	
	DE					ACC	B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111]
ro >		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	L
0000	0		SBA	BRA	TSX	NEG			SUB								C	
0001	1	NOP	CBA	BRN	INS							CI	MP				1	
0010	2			BHI	PULA (+1)				SBC						2			
0011	3			BLS	PULB (+1)	COM			•	• SUBD (+2)				• ADDD (+2)				
0100	4	LSRD (+1)		BCC	DES		LS	R		AND						4		
0101	5	ASLD (+1)		BCS	TXS				BIT							5		
0110	6	TAP	TAB	BNE	PSHA		RC	P		LDA						6		
0111	7	TPA	TBA	BEQ	PSHB		ASR		STA			STA			7			
1000	8	INX (+1)		BVC	PULX (+2)	ASL		EOR						8				
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R	DL		ADC						9		
1010	Α	CLV		BPL	ABX		Dŧ	EC		ORA							Α	
1011	В	SEV	ABA	BMI	RTI (+7)					ADD						В		
1100	С	CLC		BGE	PSHX (+1)	INC				•	CPX (+2)		•	+ LDD (+1)			С	
1101	D	SEC	/	BLT	MUL (+7)	TST		TST BSR (+4) JSR (+2) * (+1) STD (TD (+	1)	D		
1110	E	CLI		BGT	WAI (+6)		** JMP (-3)		(-3)	* LDS (+1)		* LDX (+1)			E			
1111	F	SEI		BLE	SWI (+9)		CLR (+1) STS (+1) (+1)		* (+1) STS (+1)		* (+1)	+1) STX (+1)		1)	F			
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".






Figure 24 Interrupt Flowchart




Figure 25 HD6801 S MCU Single-Chip Dual Processor Configuration




Figure 26 HD6801S MCU Expanded Non-Multiplexed Mode




Figure 27 HD6801S MCU Expanded Multiplexed Mode


HD6801V0, HD6801V5 MCU (Microcomputer Unit)


The HD6801V MCU is an 8-bit microcomputer system which is compatible with the HD6801S except the ROM size. The HD6801V MCU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8×8 unsigned multiply with 16-bit result. The HD6801V MCU can operate as a single chip microcomputer or be expanded to 65k words. The HD6801V MCU is TTL compatible and requires one +5.0 volt power supply. The HD6801V MCU has 4k bytes of ROM and 128 bytes of RAM on chip. Serial Communications interface (SCI), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6801V include the following:

FEATURES


- Expanded HMCS6800 Instruction Set
- 8 × 8 Multiply
- On-Chip Serial Communications Interface (SCI)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Single Chip Or Expandable To 65k Words
- 4k Bytes Of ROM
- 128 Bytes Of RAM (64 Bytes Retainable On Power Down)
- 29 Parallel I/O Lines And 2 Handshake Control Lines
- Internal Clock/Divided-By-Four Circuitry
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6801 (except ROM size)

BLOCK DIAGRAM





PIN ARRANGEMENT



■ TYPE OF PRODUCTS

MCU	Bus Timing
HD6801V0	1 MHz
HD6801V5	1.25 MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	0 ~+70	°c
Storage Temperature	T _{stp}	- 55 ~ +150	°c

^{*} With respect to V_{SS} (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, T_{a} = 0 \sim +70°C, unless otherwise noted.)

Iter	n	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES	V		4.0	_	V _{cc}	v	
input might voltage	Other Inputs*	ViH		2.0	-	V _{cc}	V	
	EXTAL			-0.3	_	0.6		
Input "Low" Voltage	Other Inputs*	VIL		-0.3	_	0.8	V	
	P ₄₀ ~ P ₄₇			-	_	0.5		
Input Load Current	SC ₁	l _{in}	Vin = 0 ~ 2.4V		-	0.8	mΑ	
	EXTAL		V _{in} = 0 ~ V _{CC}	-	-	1.2		
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	$V_{in} = 0 \sim 5.25V$	_	_	2.5	μΑ	
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$	11	$V_{in} = 0.5 \sim 2.4 V$		_	10	μА	
Leakage Current	$P_{20} \sim P_{24}$	I _{TSI}	V _{in} = 0.5 ** 2.4 V	_		100		
	$P_{30} \sim P_{37}$	V _{OH}	$I_{LOAD} = -205 \mu A$	2.4				
Output "High" Voltage	P ₄₀ ~ P ₄₇ , E, SC ₁ , SC ₂		$I_{LOAD} = -145 \mu A$	2.4		_	٧	
	Other Outputs		$I_{LOAD} = -100 \mu\text{A}$	2.4	_			
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	_	_	0.5	٧	
Darlington Drive Current	$P_{10} \sim P_{17}$	-1он	V _{out} = 1.5V	1.0	_	10.0	mA	
Power Dissipation		PD		-	_	1200	mW	
	P ₃₀ ~ P ₃₇ , P ₄₀ ~ P ₄₇ , SC ₁		$V_{in} = 0V$, $Ta = 25$ °C,	_	_	12.5		
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz	_		10.0	pF	
Vez Standhy	Powerdown	V _{SBB}		4.0	-	5.25	٧	
CC Standby	Operating	V _{SB}		4.75	_	5.25		
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0 V		-	8.0	mΑ	

^{*}Except Mode Programming Levels.

• AC CHARACTERISTICS BUS TIMING (V_{CC} = 5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

	Item	Symbol	Test Condition	Н	D6801	V0	HD6801V5			Unit
	(tern	Symbol	rest condition	min	typ	max	min	typ	max	Oiii
Cycle Time		t _{cyc}		1		10	0.8	_	10	μs
Address Strobe Pu	lse Width "High"	PWASH		200	_	_	150	-	_	ns
Address Strobe Ris	se Time	t _{ASr}		5	_	50	5	_	50	ns
Address Strobe Fal	II Time	tasf		5	-	50	5		50	ns
Address Strobe De	lay Time	tASD		60	-	-	30	_	-	ns
Enable Rise Time		ter		5	_	50	5		50	ns
Enable Fall Time		tef		5	_	50	5	_	50	ns
Enable Pulse Width "High" Time		PWEH		450			340	_	_	nş
Enable Pulse Width "Low" Time		PWEL	Fig. 1 Fig. 2	450	_		350	_	_	ns
Address Strobe to Enable Delay Time		tASED		60	_	-	30	-	_	ns
Address Delay Time		t _{AD}			_	260	-		260	ns
Address Delay Tim	Address Delay Time for Latch			-	-	270	-	_	260	ns
Data Set-up Write	Time	t _{DSW}		225	-	_	115	_	_	ns
Data Set-up Read	Time	t _{DSR}		80	-		70	-	_	ns
Data Hold Time	Read	t _{HR}		10			10			ns
Data Hold Time	Write	t _{HW}		20			20			
Address Set-up Tin	ne for Latch	tASL		60	_	_	50	_		ns
Address Hold Time	for Latch	tAHL		20	-		20			nş
Address Hold Time	Address Hold Time			20	_	-	20			ns
Peripheral Read Non-Multiplexed Bus		(taccn)		-	_	(610)			(410)	ns
Access Time Multiplexed Bus		(t _{ACCM})		_	-	(600)		-	(400)	115
Oscillator stabilizat	tion Time	t _{RC}	Fig. 10	100	_	_	100		-	ms
Processor Control S	Set-up Time	t _{PCS}	Fig. 11	200	-	_	200	-	-	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	-	_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	<u> </u>	_	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition		t _{OSD1}	Fig. 5	_	_	350	ns
Delay Time, Enable Positive T to OS3 Positive Transition	ransition	t _{OSD2}	Fig. 5	_	_	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	_	-	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	t _{CMOS}	Fig. 4	_	-	2.0	μs
Input Strobe Pulse Width		tpwis	Fig. 6	200	-	_	ns
Input Data Hold Time	port 3	t _{IH}	Fig. 6	50	_	_	ns
Input Data Set-up Time	Port 3	t _{IS}	Fig. 6	20	T	_	ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2



TIMER, SCI TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	tpwT		2t _{cyc} +200	_	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_	-	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	_	0.6	tscyc

MODE PROGRAMMING (V_{CC} = 5.0V ±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item)	Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage		V _{MPL}		-	_	1.7	٧
Mode Programming Input "High" Voltage		V _{MPH}		4.0	_	-	٧
RES "Low" Pulse Width		PWRSTL	Fig. 8	3.0	_		t _{cyc}
Mode Programming Set-up Time		t _{MPS}		2.0	_	_	t _{cyc}
Mode Programming RES Rise Time $\geq 1\mu$ s		1	1	0	_		ns
Hold Time	RES Rise Time < 1µs	ТМРН	ĺ	100	_	-] '''




Figure 1 Expanded Multiplexed Bus Timing




Figure 2 Expanded Non-Multiplexed Bus Timing






Figure 3 Data Set-up and Hold Times (MPU Read)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



(Note)

- 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC} 2. Not applicable to P₁, 3. Port 4 cannot be pulled above V_{CC}

Figure 4 Port Data Delay Timing (MPU Write)





Figure 6 Port 3 Latch Timing (Single Chip Mode)










Figure 8 Mode Programming Timing



(a) CMOS Load



(b) TTL Load

Figure 9 Bus Timing Test Loads




Figure 10 Interrupt Sequence




Figure 11 Reset Timing



SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts $\pm 5\%$.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Divide by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external TTL compatible clock source with a 50% (±10%) duty cycle. It will divide by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter

Crystal Item	4 MHz	5 MHz
Со	7 pF max.	4.7 pF max.
Rs	60Ω max.	30Ω typ.




Figure 12 Crystal Interface

Vcc Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 13 Battery Backup for V_{CC} Standby

• Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low" must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MPU does the following:

- 1) All the higher order address lines will be forced "High".
- I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- The interrupt mask bit is set, must be cleared before the MPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMi)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the Condition Code Register has no effect on $\overline{\text{NMI}}$.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 k Ω external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{IRQ_1}$ and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

● Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line $(\overline{IRQ_2})$. This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vec	tor	Interrupt	
MSB	LSB	interrupt	
FFFE	FFFF	RES	
FFFC	FFFD	NMI	
FFFA	FFFB	Software Interrupt (SWI)	
FFF8	FFF9	IRQ, (or IS3)	
FFF6	FFF7	ICF (Input Capture)	
FFF4	FFF5	OCF (Output Compare)	
FFF2	FFF3	TOF (Timer Overflow)	
FFF0	FFF1	SC, (RDRF + ORFE + TDRE)	

Lowest Priority

The following pins are available in the Single Chip Mode, and are associated with Port 3 only.

● Input Strobe (IS3) (SC₁)

The function of the $\overline{IS3}$ signal depends on the I/O Port 3 Control/Status Register. If $\overline{IS3}$ Enable bit is set, an interrupt will occur by the fall of the $\overline{IS3}$ signal. If the latch enable bit is set, the data in the I/O Port 3 will be latched at the I/O Port 3 Data Register. The timing condition of the $\overline{IS3}$ signal that is necessary to be latched the input data normally is shown in Figure 6.

Output Strobe (OS3) (SC₂)

This signal is used by the processor to strobe an external device, indicating valid data is on the I/O pins. The timing for the Output Strobe is shown in Figure 5 I/O Port 3 Control/Status Register is discussed in the following section.

The following pins are available in the Expanded Modes.

Read/Write (R/W) (SC₂)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

I/O Strobe (IOS) (SC₁)

In the expanded non-multiplexed mode of operation, \overline{IOS} internally decodes A_9 through A_{15} as zero's and A_8 as a one. This allows external access of the 256 locations from \$0100 to \$01FF. The timing diagrams are shown as figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 19. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are four I/O ports on the HD6801V MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address		
I/O Port 1	\$0002	\$0000		
I/O Port 2	\$0003	\$0001		
I/O Port 3	\$0006	\$0004		
I/O Port 4	\$0007	\$0005		

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs. In all three modes, Port 1 is always parallel I/O.

• I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pins 10, 9, and 8 of the chip) are used to program the mode of operation during reset. The values of these pins at reset are latched into the three MSB's (bits 7, 6, and 5) of Port 2 which are read only. This is explained in the Mode Selection Section.

In all three modes, Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port that can be configured as I/O, a data bus, or an address bus multiplexed with the data bus — depending on the mode of operation hardware programmed by the user at reset. As a data bus, Port 3 is bi-directional. As an input for peripherals, it must be supplied regular TTL levels, that is, greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0"



Its TTL compatible three-state output buffers are capable of driving one TTL load and 90 pF. In the Expanded Modes, after reset, the data direction register is inhibited and data flow depends on the state of the R/\overline{W} line. The input strobe ($\overline{IS3}$) and the output strobe ($\overline{OS3}$) used for handshaking are explained later.

In the three modes, Port 3 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register. There are two control lines associated with this port in this mode, an input strobe and an output strobe, that can be used for handshaking. They are controlled by the 1/O Port 3 Control/Status Register explained at the end of this section. Three options of Port 3 operations are sumarized as follows: (1) Port 3 input data can be latched using $\overline{1S3}$ (SC₁) as a control signal, (2) $\overline{OS3}$ can be generated by either an MPU read or write to Port 3's Data Register, and (3) and $\overline{1RQ_1}$ interrupt can be enabled by an $\overline{1S3}$ negative edge. Port 3 latch and strobe timing is shown in Fig. 5 and Fig. 6.

Expanded Non-Multiplexed Mode: In this mode, Port 3 becomes the data bus $(D_0 \sim D_7)$.

Expanded Multiplexed Mode: In this mode, Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O PORT 3 CONTROL/STATUS REGISTER

	7	6	5	4	3	2	1	0	
	ī S 3	IS3 IRQ₁	х	oss	LATCH	х	×	×	
0F	FLAG	ENABLE			ENABLE				

Bit 0; Not used.

\$000

Bit 1: Not used.

Bit 2; Not used.

Bit 3; LATCH ENABLE. This controls the input latch for I/O Port 3. If this bit is set "High" the input data will be latched with the falling edge of the Input Strobe, IS3. This bit is cleared by reset, and the latch is "re-opened" with MCU read Port 3.

Bit 4; OSS. (Output Strobe Select) This bit will select if the Output Strobe should be generated at $\overline{OS3}$ (SC₂) by a write to I/O Port 3 or a read of I/O Port 3. When this bit is cleared the strobe is generated by a read Port 3. When this bit is set the strobe is generated by a write Port 3.

Bit 5; Not used.

Bit 6; IS3 IRQ1 ENABLE. When set, interrupt will be enabled whenever IS3 FLAG is set; when clear, interrupt is inhibited. This bit is cleared by RES.

Bit 7; IS3 FLAG. This is a read only status bit that is set by the falling edge of the input strobe, IS3 (SC₁). It is cleared by a read of the Control/Status Register followed by a read or write of I/O Port 3. Reset will clear this bit.

I/O Port 4

This is an 8-bit port that can be configured as I/O or as address lines depending on the mode of operation. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".

As outputs, each line is TTL compatible and can drive 1 TTL

load and 90 pF. After reset, the lines are configured as inputs. To use the pins as addresses, therefore, they should be programmed as outputs. In the three modes, Port 4 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register.

Expanded Non-Multiplexed Mode: In this mode, Port 4 is configured as the lower order address lines $(A_0 \sim A_7)$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

Expanded Multiplexed Mode: In this mode, Port 4 is configured as the higher order address lines $(A_8 \sim A_{15})$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

OPERATION MODES

The mode of operation that HD6801V will operate in after Reset is determined by hardware that the user must wire on pins 10, 9, and 8 of the chip. These pins are the three LSB's (I/O 2, I/O 1, and I/O 0 respectively) of Port 2. They are latched into programmed control bits PC2, PC1, and PC0 when reset goes high. I/O Port 2 Register is shown below.

PORT 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PC0	1/0 4	1/0 3	1/0 2	1/0 1	1/0 0

An example of external hardware that could be used for Mode Selection is shown in Fig 14. The HD14053B provides the isolation between the peripheral device and MCU during Reset, which is necessary if data conflict can occur between peripheral device and Mode generation circuit.

As bits 5, 6 and 7 of Port 2 are read only, the mode cannot be changed through software. The mode selections are shown in Table 3.

The HD6801V is capable of operating in three basic modes; (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with HMCS6800 peripheral family) (3) Expanded Non-Multiplexed Mode.

Single Chip Mode

In the Single Chip Mode the Ports are configured for I/O. This is shown in Figure 16 the single Chip Mode. In this mode, Port 3 will have two associated control lines, an input strobe and an output strobe for handshaking data.

Expanded Non-Multiplexed Mode

In this mode the HD6801V will directly address HMCS6800 peripherals with no external logic. In this mode Port 3 becomes the data bus. Port 4 becomes the $A_0 \sim A_7$ address bus or partial address and I/O (inputs only). Port 2 can be parallel I/O, serial I/O, Timer, or any combination of them. Port 1 is parallel I/O only. In this mode the HD6801V is expandable to 256 locations. The eight address lines associated with Port 4 may be substituted for I/O (inputs only) if a fewer number of address lines will satisfy the application (See Figure 17).




Figure 14 Recommended Circuit for Mode Selection




Figure 15 HD14053B Multiplexers/Demultiplexers




Figure 16 HD6801V MCU Single-Chip Mode

Figure 17 HD6801V MCU Expanded Non-Multiplexed Mode

Expanded Multiplexed Mode

In this mode Port 4 becomes higher order address lines with an alternative of substituting some of the address lines for I/O (inputs only). Port 3 is the data bus multiplexed with the lower order address lines differentiated by an output called Address Strobe. Port 2 is 5 lines of Parallel I/O, SCI, Timer, or any combination of them. Port 1 is 8 Parallel I/O lines. In this mode it is expandable to 65k words. (See Figure 18).

Lower order Address Bus Latches

Since the data bus is multiplexed with the lower order address bus in Port 3, latches are required to latch those address bits. The 74LS373 Transparent octal D-type latch can be used with the HD6801V to latch the least significant address byte. Figure 19 shows how to connect the latch to the HD6801V. The output control to the 74LS373 may be connected to ground.




Figure 18 HD6801V MCU Expanded Multiplexed Mode




Figure 19 Latch Connection

Mode and Port Summary MCU Signal Description

This section gives a description of the MCU signals for the various modes. SC1 and SC2 are signals which vary with the mode that the chip is in.

MODE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC₂
SINGLE CHIP	1/0	1/0	I/O	1/0	is3 (I)	ŌS3 (O)
EXPANDED MUX	1/0	1/0	ADDRESS BUS $(A_0 \sim A_7)$ DATA BUS $(D_0 \sim D_7)$	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/W(O)
EXPANDED NON-MUX	1/0	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	ios(o)	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) starting with the most significant address line.

1 = Input

0 = Output

0 = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

O = Output

R/W = Read/Write

IOS = I/O Select

⁽C) HITACHI

Table 3 Mode Selection Summary

Mode	P ₂₂ (PC2)	P ₂₁ (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	н	1	1	ı	1	Single Chip
6	Н	Н	L	ı	ı	1	MUX(6)	Multiplexed/Partial Decode
5	Н	L	Н	ı	ı	1	NMUX(6)	Non-Multiplexed/Partial Decode
4	Н	L	L	J(2)	J(1)	1	ı	Single Chip Test
3	L	Н	Н	E	E	Ε	MUX	Multiplexed/No RAM & ROM
2	L	Н	L	E	1	E	MUX	Multiplexed/RAM
1	L	L	Н	1	ı	E	MUX	Multiplexed/RAM & ROM
0	L	L	L	ı	ı	Į(3)	MUX	Multiplexed Test

LEGEND:

I — Internal

E - External

MUX - Multiplexed

NMUX - Non-Multiplexed

L - Logic "0"

H - Logic "1"

[NOTES]

- 1) Internal RAM is addressed at \$XX80
- 2) Internal ROM is disabled
- 3) RES vector is external for 2 cycles after RES goes "High"
- 4) Addresses associated with Ports 3 and 4 are considered external in Modes 0, 1, 2, and 3
- 5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- 6) Port 4 default is user data input; address output is optional by writing to Port 4
 Data Direction Register

MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 20. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 4. With exceptions as indicated.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register***	04*
Port 4 Data Direction Register ***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	oc
Input Capture Register (High Byte)	OD.
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes $\underline{0}$, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No. $\overline{\text{IOS}}$)

*** 1=Output, 0=Input

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 24 and is common to every interrupt excluding reset.



^{**} External addresses in Modes 0, 1, 2, 3




Figure 20 HD6801V Memory Maps




Figure 20 HD6801V Memory Maps (Continued)




Figure 20 HD6801V Memory Maps (Continued)




Figure 20 HD6801V Memory Maps (Continued)

PROGRAMMABLE TIMER

The HD6801V contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- an 8-bit control and status register,
- · a 16-bit free running counter,
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 21.

• Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the MPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any MPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output),

the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and
- when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6801V internal bus $(\overline{IRQ_2})$ with an individual Enable bit in the TCSR. If the




Figure 21 Block Diagram of Programmable Timer



Timer Control and Status Register

7	6	5	4	3	2	11	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

I-bit in the HD6801V Condition Code register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

Bit 0 OLVL Output Level — This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.

Bit 1 IEDG Input Edge — This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High"-to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge ("Low"-to-"High" transition).

Bit 2 ETOI Enable Timer Overflow Interrupt — When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.

Bit 3 **EOCI** Enable Output Compare Interrupt — When set, this bit enables $\overline{IRQ_2}$ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.

Bit 4 EICI Enable input Capture Interrupt — When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag — This read-only bit is set when the counter contains \$0000. It is cleared by a read of the TCSR (with TOF set) followed by an MPU read of the Counter (\$09).

Bit 6 OCF Output Compare Flag — This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an MPU write to the output compare register (\$0B or \$0C).

Bit 7 ICF Input Capture Flag — This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an MPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6801V contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the

MPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6801V serial I/O section are programmable:

- · format standard mark/space (NRZ)
- Clock external or internal
- baud rate one of 4 per given MPU φ₂ clock frequency or external clock ×8 input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:


- · an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- an 8-bit read only receive data register and
- · an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0\sim4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:

Transmit/Receive Control and Status Register






Figure 22 Serial I/O Registers

Bit 0 WU

"Wake-up" on Next Message - set by HD6801V software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of MPU set of WU flag.

Bit 1 TE

Transmit Enable - set by HD6801V to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 hit 4

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE

Transmit Interrupt Enable - when set, will permit an IRQ2 interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus

Bit 3 RE

Receiver Enable - when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.

Bit 4 RIE

Receiver Interrupt Enable - when set, will permit an IRQ2 interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Bit 5 TDRE Transmit Data Register Empty - set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then writing a new byte into the transmit data register, TDRE is initialized to 1 by RES.

Bit 6 ORFE Over-Run-Framing Error - set by hardware when an overrun or framing error occurs (receive only). An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. If WU flag is set, the ORFE bit will not be set. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Bit 7 RDRF Receiver Data Register Full - set by hardware when a transfer from the input shift register to the receiver data register is made. If WU flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

- · Baud rate
- format · clocking source, and
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on RES. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Rate and Mode Control Register 6 5 3 2 0 CC1 CCO SSO ADDR: \$0010 **◎** HITACHI

Bit 0 SS0 Speed Select — These bits select the Baud rate for the internal clock. The four rates which may be selected are a function of the MPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CC0 Clock Control and Format Select – this 2-bit field
Bit 3 CC1 controls the format and clock select logic. Table 6
defines the bit field.

Table 5 SCI Bit Times and Rates

CC1 .	SS0	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
331	. 330	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800 Baud
0	1	E ÷ 128	208 μs/4,800 Baud	128 μs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*}HD6801V5 Only

Table 6 SCI Format and Clock Source Control

CC1:	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	-	_	-	**	**
0	1	NRZ	Internal	Not Used	**	**
1	0	NRZ	Internal	Output*	**	**
1	1	NRZ	External	Input	**	**

^{*} Clock output is available regardless of values for bits RE and TE.

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be $E \div 16$.
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The serial I/O hardware should be initialized by the HD6801V software prior to operation. This sequence will normally consist of;

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6801V fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

^{**} Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2 Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the HD6801V responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

\$0014 STBY RAME X X X X X X

- Bit 0 Not used.
- Bit 1 Not used.
- Bit 2 Not used.
- Bit 3 Not used.
- Bit 4 Not used.
- Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

PWR PWR the Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6801V is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- MCU Programming Model (Figure 23)
- · Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9

- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table 11
- Summary of cycle by cycle operation Table 12
- · Summary of undefined instructions operation
- Op codes Map Table 13

MCU Programming Model

The programming model for the HD6801V is shown in Figure 23. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 23 MCU Programming Model

MCU Addressing Modes

The HD6801V eight-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MCU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

							Add	dressi	ng l	Mod	les							C			on (iiste		e
Operations	Mnemonic	IMI	MEI	D.	DIF	REC	т:	IN	DE	×	EX	ΓEΝ	ID	IMI	PLI	ED	Boolean/	5	4	3	,	1	0
		ОР	~	#	ОР	~	#	OP	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	н	ı	N	z	v	С
Add	ADDA	8B	2	2	9В	3	2	AB	4	2	вв	4	3				A+B→A	\$	•	\$	\$	\$	\$
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3			T	B + M → B	1	•	\$	1	1	\$
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3			1	A:B+M:M+1→A:B	•	•	\$	\$	1	‡
Add Accumulators	ABA	+	÷	⊢		Ť	╀	-	-	F	-	1	-	1B	2	1	A + B → A	1	•	\$	\$	1	\$
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	89	4	3		┝ <u></u>	Ė	A + M + C → A	\$	•	\$	1	1	1
Add With Carry	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3	 	-	╁╌	B + M + C → B	‡	•	\$	1	1	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3	<u> </u>	_	1	A·M → A	·	•	\$	\$	Ř	
AND	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	.3		\vdash		B·M → B	•	•	\$	1	R	1
Bit Test	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3		├	-	A·M	•	•	‡	1	R	١
Dit l'est	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3	├	-	-	B·M	•	•	\$	\$	R	
OI		Co	-	1	105	3	2	6F	6	2	7F	-	3		<u> </u>	├	00 → M	-	-	R	s	R	F
Clear	CLR	-	╁	-		-	+	or_	-	-	/-	6	3	AE	-	-			•	R	-	R	F
	CLRA	+	╁	-		-	\vdash	-	-	-	-	-	├-	4F	2	1	00 → A 00 → B		•	R	S	R	F
_	CLRB	 	Ł	<u> </u>	-	Ļ	Ļ.	<u> </u>	-	<u> </u>		 -	_	5F	2	1		 		_		_	1
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3		-	├	A - M	•	•	\$	‡	\$	+-
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3		<u> </u>	_	B - M	•	•	\$	‡	\$	1
Compare Accumulators	CBA						_							11	2	1	A - B	•	•	\$	‡	\$	1
Complement, 1's	сом				<u> </u>		L	63	6	2	73	6	3				M → M	•	•	\$	\$	R	Ŀ
	COMA		L			_							_	43	2	1	$\overline{A} \to A$	•	•	\$	‡	R	1
	сомв						1							53	2	1	B → B	•	•	\$	\$	R	!
Complement, 2's	NEG							60	6	2	70	6	3				00 - M → M	•	•	\$	\$	1	C
(Negate)	NEGA													40	2	1	00 - A → A	•	•	\$	\$	①	C
	NEGB													50	2	1	00 - B → B	•	•	‡	\$	①	(
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	‡	\$	\$	3
Decrement	DEC	T	T	\vdash			Τ	6A	6	2	7A	6	3				M – 1 → M	•	•	\$	\$	4	1
	DECA	1	T	\vdash			1			T			_	4A	2	1	A - 1 → A	•	•	\$	\$	4	Ī
;	DECB						T							5A	2	1	B - 1 → B	•	•	\$	\$	4	1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3			1	A ⊕ M → A	•	•	\$	\$	R	1
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		<u> </u>		B ⊕ M→ B	•	•	\$	‡	R	1
Increment	INC	+	T	┢	1	1	t	6C	6	2	7C	6	3	_	 	T	M + 1 → M	•	•	\$	1	(5)	1
	INCA	†	T	 	 		t		<u> </u>	1	 	T		4C	2	1	A + 1 → A	•	•	\$	\$	(5)	t
	INCB	†	1	\vdash	 	 	1		!				-	5C	2	1	B + 1 → B	•	•	1	1	(5)	1
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		† <u>-</u>	Ė	M → A	•	•	1	1	R	t
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	\vdash		1	M → B	•	•	\$	\$	R	1
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3			<u> </u>	M + 1 → B, M → A	•	•	‡	‡	R	
Multiply Unsigned	MUL	t^-	†	1	 	 	t	_	<u> </u>	\vdash	 	1	H	3D	10	1	A x B → A : B	•	•	•	•	•	10
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	 -	Ť	Ė	A + M → A	•	•	\$	1	R	1
C, Inclusive	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3		+	\vdash	B + M→ B	•	•	‡	\$	R	+
Push Data	PSHA	157	-	<u> -</u>	<u>بر</u>	۲	۴		ř	Ë		Ė	ř	36	3	1	$A \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	-	+,
· Gall Deta	PSHB	+	+	╁	\vdash	 	+	-	-	+-	-	-	 	37	3	1	$B \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	t
Pull Data	PULA	+	1	\vdash	+	-	\vdash	-	-	1	-	+	\vdash	32	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow A$	-	-	•	•	•	1
run Data	PULB	 	1	\vdash	 	-	+-		-	-		\vdash	\vdash	33	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow B$	•	•	•	•	•	ľ
Rotate Left	ROL	+	\vdash	 '	╁	_	t	69	6	2	79	6	3	55	ΙĖ	Ė		•	•	\$	‡	6	t
notate Lett		+-	╁	\vdash	 	-	╁	03	٦	ŕ	,5	۲	۴	49	2	1	M) [-	-	\$	‡	(6)	ł
	ROLA	┼	╁	├	├-	-	├	-	├	├		-	<u> </u>	59	2	1	(A) 4 C 67 11 11 160	-	•	\$	\$	6	╀
B B	ROLB	↓	⊢	 		⊢	+	00	-	_	70	<u>_</u>	_	59	-	∤'		-	-	1	1	-	L
Rotate Right	ROR	┼—	⊢	├-		⊢	├-	66	6	2	76	6	3	40	-	 	M) [-	•			6	1
	RORA	 	⊢	_	<u> </u>	<u> </u>	\vdash	-	<u> </u>	<u> </u>	L-	<u> </u>	_	46	2	1	R C by	•	Ļ-	\$	‡	(6)	+
	RORB	1	1	1	i	1	1	1	l	1	i	1	1	56	2	1		•	•	‡	‡ tinu	6	1

The Condition Code Register notes are listed after Table 10.



							Add	Iressi	ng N	Nod	es							C			on (iste		e
Operations	Mnemonic	iMi	ME	ο.	DIF	REC	T	IN	DE)	<	EX	EN	D	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	ОР	~	#	OP	~	#	OP	~	#	ОР	۲	#		н	1	N	z	٧	С
Shift Left	ASL							68	6	2	78	6	3				M) 4	•	•	\$	\$	6	\$
Arithmetic	ASLA													48	2	1	A D+[]	•	•	\$		6	
	ASLB						Γ							58	2	1	B C b7 b0	•	•	\$	\$	6	\$
Double Shift Left, Arithmetic	ASLD													05	3	1	—————————————————————————————————————	•	•	\$	\$	6	\$
Shift Right	ASR							67	6	2	77	6	3				M)	•	•	‡	‡	6	
Arithmetic	ASRA													47	2	1	^ \	•	•	\$	\$	6	
	ASRB													57	2	1	B) 5/ 50 C	•	•	\$	\$	6	\$
Shift Right	LSR						Г	64	6	2	74	6	3				M)	•	•	‡	\$	6	‡
Logical	LSRA												Γ	44	2	1	A 0→□□□□□□→□	•	•	‡	‡	6	
	LSRB													54	2	1	B) 67 60 C	•	•	\$	\$	6	\$
Double Shift Right Logical	LSRD													04	3	1	0→ ACC A/ ACC B A7 A0 B7 B0 C	•	•	R	ŧ	6	\$
Store	STAA				97	3	2	Α7	4	2	В7	4	3				A → M	•	•	‡	\$	R	•
Accumulator	STAB	· ·			D7	3	2	E7	4	2	F7	4	3				B → M	•	•	‡	‡	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	\$	\$	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3	<u> </u>			A - M → A	•	•	\$	\$	\$	‡
	SUBB	CO	2	2	D0	3	2	EO	4	2	F0	4	3				B - M → B	•	•	\$	\$	\$	\$
Double Subtract	SUBD	83	4	3	93	5	2	А3	6	2	В3	6	3				A:B-M:M+1→A:B	•	•	\$	\$	\$	\$
Subtract Accumulators	SBA													10	2	1	A - B → A	•	•	\$	‡	\$	ŧ
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	В2	4	3			_	A - M - C → A	•	•	‡	\$	\$	\$
Vith Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C → B	•	•	\$	\$	\$	\$
Transfer	TAB								L		L		L	16	2	1	A → B	•	•	\$	\$	R	•
Accumulators	TBA	<u> </u>	<u> </u>		<u> </u>	_				$ldsymbol{ldsymbol{ldsymbol{eta}}}$	<u> </u>		L	17	2	1	B → A	•	•	\$	\$	R	•
Test Zero or	TST	<u> </u>		L		L	L	6D	6	2	7D	6	3			L	M 00	•	•	‡	\$	R	R
Ainus	TSTA	L					L						L	4D	2	1	A - 00	•	•	\$	\$	R	R
	TSTB			i -								1		5D	2	1	B - 00	•	•	\$	\$	R	R

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions. Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MCU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.



New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6801V Microcomputer.

- ABX Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LOD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- **PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- SUBD Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

Table 8 Index Register and Stack Manipulation Instructions

							Add	dress	ing	Мо	des						Boolean/	•		ditio Reg			е
Pointer Operations	Mnemonic	IM	MEI	D.	DIF	REC	T	IN	DE:	x	EX	TNI)	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	Ν	z	٧	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M : M + 1	•	•	\$	\$	\$	\$
Decrement Index Reg	DEX					Γ			Г					09	3	1	X – 1 → X	•	•	•	\$	•	•
Decrement Stack Pntr	DES													34	3	1	SP — 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX			Γ		Τ			Π					08	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS													31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	7	\$	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	7	\$	R	•
Store Index Reg	STX	T			DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	7	\$	R	•
Store Stack Pntr	STS				9F	4	2	ΑF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	7	\$	R	•
Index Reg → Stack Pntr	TXS											Г		35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX				T									30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX		Π	,						Г	Π			3A	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX													3C	4	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
			1	ļ	ļ	1	ļ		ļ]]	ļ	1)	j	ļ	$X_H \rightarrow M_{sp}$, SP - 1 \rightarrow SP			İ		ļ	
Pull Data	PULX	1			1	Г		-	Γ	T		T		38	5	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
				ļ	ļ	j											SP + 1 → SP, M _{sp} → X _L	-				1	

The Condition Code Register notes are listed after Table 10.



^{*}ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 9 Jump and Branch Instructions

							Ad	dres	ing	Мо	des							(Con	diti Reg			8
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	IN	DE	x	EX.	ΓNE)	IMF	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	٧	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2									Γ				C=0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2									Г				C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2		Γ											N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2									Г				Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2													C + Z = 0	•	٠	•	•	•	•
Branch If < Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2													N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2											_		N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2					-								V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2													N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2													1	•	•	•	•	•	•
Jump	JMP		_		\vdash	T	Ι	6E	3	2	7E	3	3		\vdash	-	See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI			Г		Γ						Г		3B	10	1	1	Τ-	_	- (8		
Return From Subroutine	RTS													39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI		1			1		<u> </u>				Г	1	3F	12	1		•	s	•	•	•	•
Wait for Interrupt	WAI	\Box				Γ						$\overline{}$		3E	9	1	U	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssing	Nodes		С	ondit	ion C	ode l	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	V	С
Clear Carry	CLC	ос	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → ∨	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			<u> </u>	0 -		
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

- Test: Result = 10000000?
- Test: Result \ 00000000?
- Test: nesum 4 0000000007
 Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)
 Test: Operand = 10000000 prior to execution?
 Test: Operand = 01111111 prior to execution?
 Test: Set equal to result to N % C after shift has occurred.
 Test: Result less than zero? (Bit 15 = 1)
 Lead Condition Code Register (For Stept: (See Secrical Operations))

- ① (Bit V)
 ② (Bit C)
 ③ (Bit C)
 ④ (Bit V)
 ⑤ (Bit V)
 ⑥ (Bit V)
 ⑥ (All)
 ④ (All)
 ④ (All)
 ⑥ (Bit C) Load Condition Code Register from Stack. (See Special Operations)

 Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.

 Set according to the contents of Accumulator A.

 Set equal to result of Bit 7 (AccB)



Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	im- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•,
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
вмі	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	• '	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								



• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC				1	
CMP SUB	į				
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte
		5	Stack Pointer + 1	0	Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA	1	2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	.1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX	_	2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1•	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB=FFFF, DB=Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
XTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD	ı	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
	1	5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byt
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byt
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MPLIED		<u> </u>		<u> </u>	
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction
WAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	(Low Order Byte) Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
	}	6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
	1	8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer - 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
		9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
		5	Stack Pointer + 2	1	Contents of Accumulator B
		5	Stack Former + 2	1	from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
		8	Stack Pointer + 5	1	(High Order Byte) Index Register from Stack
		9	Stack Pointer + 6	1	(Low Order Byte) Next Instruction Address from
		}			Stack (High Order Byte)
	1	10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte
		4	Stack Pointer — 1	0	Return Address (High Order Byte)
		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	Ö	Index Register (High Order Byte)
		7	Stack Pointer – 4	Ö	Contents of Accumulator A
		8	Stack Pointer – 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Accumulator B
	1	10	Stack Pointer — 6	1	Irrelevant Data
		10		1	Address of Subroutine
			Vector Address FFFA (Hex)	'	(High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

^{**}While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instruction			Address Bus	R/W Line	Data Bus
RELATIVE					
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC					
BGT BMT BVS					
BRN					
BSR	6	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
	1	5	Stack Pointer	0	Return Address (Low Order Byte)
	}	6	Stack Pointer — 1	0	Return Address (High Order Byte)

Summary of Undefined Instruction Operations

The HD6801V has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

																4		
	OP					ACC	ACC	IND	EXT		CA or				CCB or			1
CC	DE			,		Α	В			IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
LO	HI	0000	0001	0010	0011	0100		0110	0111	1000	1001	1010	1011	1100	1101	1110		1
	\geq	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	ļ
0000	0		SBA	BRA	TSX		NE	G					S	JB				
0001	1	NOP	CBA	BRN	INS								CI	MP				I
0010	2			ВНІ	PULA (+1)		SBC							I				
0011	3			BLS	PULB (+1)	СОМ			*	SUB	D (+2)		*	ADD	D (+2)		ľ	
0100	4	LSRD (+1)		всс	DES	LSR			AND									
0101	5	ASLD (+1)		BCS	TXS				BIT					Γ				
0110	6	TAP	TAB	BNE	PSHA		RC	R		LDA					i			
0111	7	TPA	TBA	BEQ	PSHB		AS	R				STA				STA		T
1000	8	INX (+1)		BVC	PULX (+2)		AS	SL					E(OR				t
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		RC)L					Α	DC				T
1010	Α	CLV		BPL	ABX		DE	С					OI	RA.				T
1011	В	SEV	ABA	BMI	RTI (+7)								AI	OD				
1100	С	CLC		BGE	PSHX (+1)		IN	ic			CP)	(+2)		*	LDI	D (+1)		
1101	D	SEC		BLT	MUL (+7)	TST				BSR (+2) JSR (+2))	* (+1)	(+1) STD (+1))		
1110	E	CLI		BGT	WAI (+6)	*	•	JMP	(-3)	*	LDS	5 (+1)		*	LD:	X (+1)		Γ
1111	F	SEI		BLE	SWI (+9)		CL	R		* (+1)	s	TS (+1)	* (+1)	S	TX (+1)	
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	r

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*". Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".




Figure 24 Interrupt Flowchart




Figure 25 HD6801V MCU Single-Chip Dual Processor Configuration




Figure 26 HD6801V MCU Expanded Non-Multiplexed Mode




Figure 27 HD6801V MCU Expanded Multiplexed Mode

HD6803, HD6803-1


MCU (Microcomputer Unit)


The HD6803 MCU is an 8-bit microcomputer system which is compatible with the HMCS6800 family of parts. The HD6803 MCU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8 × 8 unsigned multiply with 16-bit result. The HD6803 MCU can be expanded to 65k words. The HD6803 MCU is TTL compatible and requires one +5.0 volt power supply. The HD6803 MCU has 128 bytes of RAM, Serial Communications interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6803 include the following:

FEATURES


- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Expandable to 65k Words
- Multiplexed Address and Data
- 128 Bytes Of RAM (64 Bytes Retainable On Power Down)
- 13 Parallel I/O Lines
- Internal Clock/Divided-By-Four
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6803 and MC6803-1

BLOCK DIAGRAM





■ PIN ARRANGEMENT



TYPE OF PRODUCTS

Type No.	Bus Timing
HD6803	1.0MHz
HD6803-1	1.25MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	0 ~+70	°C
Storage Temperature	T _{stp}	- 55 ~ +150	°c

With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

lte	m	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES	V		4.0	_	V _{cc}	V	
input might voltage	Other Inputs*	V _{IH}		2.0	_	V _{cc}	V	
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	>	
Input Load Current	EXTAL	I _{in}	V _{in} = 0 ~ V _{CC}	-	_	0.8	mA	
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	$V_{in} = 0 \sim 5.25V$	_		2.5	μΑ	
Three State (Offset)	$P_{10} \sim P_{17}$	l	V = 0.5 = 0.4V	-	-	10		
Leakage Current	$P_{20} \sim P_{24}$	I _{TSi}	$V_{in} = 0.5 \sim 2.4V$			100	μΑ	
	$D_0/A_0 \sim D_7/A_7$		I _{LOAD} = -205 μA	2.4	_	-	٧	
Output "High" Voltage	$A_8 \sim A_{15}$, E, R/ \overline{W} , AS	V _{OH}	$I_{LOAD} = -145 \mu\text{A}$	2.4	_	_		
	Other Outputs	1 1	I _{LOAD} = -100 μA	2.4	_	_		
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	-	_	0.5	٧	
Darlington Drive Current	$P_{10} \sim P_{17}$	-І _{он}	V _{out} = 1.5V	1.0	_	10.0	mA	
Power Dissipation		P□		_		1200	mW	
Input Capacitance		_	$V_{in} = 0V$, $Ta = 25$ °C,			10.0		
input Capacitance		C _{in}	f = 1.0 MHz	_	_	10.0	pF	
V _{CC} Standby	Powerdown	V _{SBB}		4.0	_	5.25	V	
ACC Staurnh	Operating	V _{SB}		4.75	_	5.25	V	
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	_	_	8.0	mA	

^{*}Except Mode Programming Levels.



[[]NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS BUS TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	Item	Comple at	Test Condi-		HD680	3	ŀ	1D6803	3-1	11!*
	item	Symbol	tion	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	0.8	-	10	μs
Address Strobe Puls	se Width "High"	PWASH		200	-	_	150	_	_	ns
Address Strobe Rise	Time	t _{ASr}		5	_	50	5	-	50	ns
Address Strobe Fall	Time	t _{ASf}		5	-	50	5	-	50	ns
Address Strobe Dela	ay Time	t _{ASD}		60	_	_	30	-	_	ns
Enable Rise Time		t _{Er}		5	_	50	5	_	50	ns
Enable Fall Time		t _{Ef}		5	_	50	5	_	50	ns
Enable Pulse Width "High" Time		PWEH		450	_	-	340	_	_	ns
Enable Pulse Width "Low" Time		PWEL		450	-	-	350	_	_	ns
Address Strobe to Enable Delay Time		tASED	Fig. 1	60	_	-	30	_	_	ns
Address Delay Time		t _{AD}		_	_	260	-	_	260	ns
Address Delay Time	for Latch	t _{ADL}	,	_	_	270	_	_	260	ns
Data Set-up Write T	ime	t _{DSW}		225	_	_	115	-	_	ns
Data Set-up Read T	ime	t _{DSR}		80	_	_	70	_		ns
Data Hold Time	Read	t _{HR}		10	_	-	10	_	_	
Data Hold Tille	Write	t _{HW}	Ì	20		-	20	-		ns
Address Set-up Tim	e for Latch	t _{ASL}		60	_	-	50	-	_	ns
Address Hold Time for Latch		t _{AHL}		20		-	20	_	-	ns
Address Hold Time		t _{AH}		20		_	20	_	_	ns
Peripheral Read Access Time (Multiplexed Bus)		(t _{ACCM})		_	_	(600)	_		(400)	ns
Oscillator stabilizati	on Time	t _{RC}	Fig. 7	100	_	_	100			ms
Processor Control S	et-up Time	t _{PCS}	Fig. 8	200	-	_	200	_	_	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2	t _{PDSU}	Fig. 2	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2	t _{PDH}	Fig. 2	200	-	_	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	t _{PWD}	Fig. 3	_	_	400	ns

^{*} Except P₂₁

TIMER, SCI TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2t _{cyc} +200	_	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 4	-		600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_	T -	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	_	0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage		V _{MPL}		-	_	1.7	V
Mode Programming Input "High" Voltage		V _{MPH}		4.0	T -	_	V
RES "Low" Pulse Width		PWRSTL	Fig. 8	3.0	-	-	t _{cyc}
Mode Programming Set-up Time		t _{MPS}		2.0	_	_	t _{cyc}
Mode Programming	RES Rise Time ≥ 1μs	t _{MPH}	1	0		-	
Hold Time	RES Rise Time < 1μs			100			ns




Figure 1 Expanded Multiplexed Bus Timing






Figure 2 Data Set-up and Hold Times (MPU Read)






Figure 3 Port Data Delay Timing (MPU Write)








Figure 5 Mode Programming Timing




Figure 6 Bus Timing Test Load




Figure 8 Reset Timing

■ SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts $\pm 5\%$.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Devided by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The devide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external TTL compatible source with a 50% (±10%) duty cycle. It will devided by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter




Figure 9 Crystal Interface

V_{CC} Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep VCC Standby greater than VSBB.




Figure 10 Battery Backup for V_{CC} Standby

Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low", must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MPU does the following:

- 1) All the higher order address lines will be forced "High".
- I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set, must be cleared before the MPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

• Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 $k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{IRQ_1}$ and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line $(\overline{IRQ_2})$. This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vec	tor	Interrupt
MSB	LSB	interrupt
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	IRQ ₁
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)

Lowest Priority

Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

Address Strobe (AS)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An shown in figure 11. Expanded Multiplexed Mode. Address Strobe, as shown in figure 11. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, tand before the data is enabled to the bus.

PORTS

There are two I/O ports on the HD6803 MCU; one 8-bit port and one 5-bit port. Each port has an associated write

only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are two ports: Port 1, Port 2. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address		
I/O Port 1	\$0002	\$0000		
I/O Port 2	\$0003	\$0001		

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs.

I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pin 8, 9 and 10 of the chip) are requested to set following values (Table 3) during reset. The values of above three pins during reset are latched into the three MSBs (Bit 5, 6 and 7) of Port 2 which are read only.

Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

Table 3 The Values of three pins

Pin Number	Value
8	L
9	Н
10	L


[NOTES] L; Logical "0" H: Logical "1"

Data/Address (Lower Order Address Bus Latches)

Since the data bus is multiplexed with the lower order address bus in Data/Address, latches are required to latch those address bits. The 74LS373 Transparent Octal D-type latch can be used with the HD6803 to latch the least significant address byte. Figure 11 shows how to connect the latch to the HD6803. The output control to the 74LS373 may be connected to ground.

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 16 and is common to every interrupt excluding reset.



Function Table

Output	Ena	Output	
Control	G	D	Q
L	н	Н	Н
L	н	L	L
L	L	X	Q ₀
н	×	×	z

Figure 11 Latch Connection




■ MEMORY MAP

The MCU can provide up to 65k byte address space. A memory map is shown in Figure 12. The first 32 locations are reserved for the MCU's internal register area, as shown in Table 4 with exceptions as indicated.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register **	00
Port 2 Data Direction Register **	01
Port 1 Data Register	02
Port 2 Data Register	03
Not Used	04*
Not Used	05*
Not Used	06*
Not Used	07*
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Not Used	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- External Address
- ** 1; Output, 0; Input



[NOTE]

Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07, and \$0F.

Figure 12 HD6803 Memory Map

PROGRAMMABLE TIMER

The HD6803 contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- · an 8-bit control and status register,
- · a 16-bit free running counter,
- a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 13.

• Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the MPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any MPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output Level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.




Figure 13 Block Diagram of Programmable Timer

Timer Control and Status Register

7_	6	5	4	3	2	1	_0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6803 internal bus $(\overline{IRQ_2})$ with an individual Enable bit in the TCSR. If the I-bit in the HD6803 Condition Code register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

- Bit 0 OLVL Output Level This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG Input Edge This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High":to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge

("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 **EOCI** Enable Output Compare Interrupt When set, this bit enables $\overline{IRQ_2}$ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 **EICI** Enable input Capture Interrupt When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 **TOF** Timer Overflow Flag This read-only bit is set when the counter contains \$0000. It is cleared by a read of the TCSR (with TOF set) followed by an MPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an MPU write to the output compare register (\$0B or \$0C).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an MPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6803 contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the MPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6803 serial I/O section are programmable:

- · format standard mark/space (NRZ)
- · Clock external or internal
- baud rate one of 4 per given MPU ϕ_2 clock frequency or external clock $\times 8$ input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port
 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 14. The registers include:

- an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- an 8-bit read only receive data register and
- · an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0\sim4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:




Figure 14 Serial I/O Registers

Bit 0 WU "Wake-up" on Next Message — set by HD6803 software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of MPU set of WU flag.

Bit 1 TE

Transmit Enable — set by HD6803 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.


Bit 2 TIE $\frac{1}{100}$ Transmit Interrupt Enable — when set, will permit an $\frac{1}{100}$ interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus

Bit 3 RE

Receiver Enable — when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.

Bit 4 RIE Receiver Interrupt Enable — when set, will permit an $\overline{IRQ_2}$ interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Transmit/Receive Control and Status Register



Bit 5 TDRE Transmit Data Register Empty - set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then

writing a new byte into the transmit data register, TDRE is initialized to 1 by RES.

Bit 6 ORFE Over-Run-Framing Error - set by hardware when an overrun or framing error occurs (receive only).

Rate and Mode Control Register

7	6	5	4_	3	2	1	0_
х	×	х	X	CC1	CC0	SS1	SSO

ADDR: \$0010

An overrun is defined as a new byte received with last byte still in Dat Register/Buffer. A framing error has occured when the byte boundaries in bit stream are not synchronized to bit counter. If WU-flag is set, the ORFE bit will not be set. The ORFE bit is cleard by reading the status register, then reading the Receive Data Register, or by RES.

Bit 7 RDRF Receiver Data Register Full-set by hardware when a transfer from the input shift register to the receiver data register is made. If WU-flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

· Baud rate

- format
- · clocking source, and
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on RES. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Bit 0 SSO Speed Select - These bits select the Baud rate for Bit 1 SS1 the internal clock. The four rates which may be selected are a function of the MPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CCO Clock Control and Format Select - this 2-bit field controls the format and clock select logic. Table 6 Bit 3 CC1

defines the bit field.

Table 5 SCI Bit Times and Rates

	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1 : SS0	E	614.4 kHz	1.0 MHz	1.2288 MHz
0 0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13.0 μs/76,800 Baud
0 1	E ÷ 128	208 μs/4,800 Baud	128 μs/7812.5 Baud	104.2 μs/9,600 Baud
1 0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1 1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD6803-1 Only

Table 6 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	_	_	_	**	**
0 1	NRZ	Internal	Not Used	**	**
1 0	NRZ	Internal	Output*	**	**
1 1	NRZ	External	Input	**	**

Clock output is available regardless of values for bits RE and TE.

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- · the values of RE and TE are immaterial.
- · CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- · the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (×8) the desired band rate and
- the maximum external clock frequency is 1.0 MHz.



Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Serial Operations

The serial I/O hardware should be initialized by the HD6803 software prior to operation. This sequence will normally consist of:

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line or
- if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6803 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2, Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an overrun has occurred. When the HD6803 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting

it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

RAM Control Register

\$0014	STBY PWR	RAME	×	х	×	×	×	x

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Bit 7 STBY PWR

The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6803 is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- MCU Programming Model (Figure 15)
- · Addressing modes
- · Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table 8
- Jump and branch instructions Table 9
- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- · Summary of undefined instructions Table 13

MCU Programming Model

The programming model for the HD6803 is shown in Figure 15. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.






Figure 15 MCU Programming Model

MCU Addressing Modes

The HD6803 8-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator ${\bf A}$ or accumulator ${\bf B}$ is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MCU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

							Add	dressi	ng l	Mod	les							C			on (giste		е
Operations	Mnemonic	IMI	MEI	D.	DIF	REC	т	IN	DE.	X	EX.	TEN	1D	IMI	PLII	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Antimetic Operation	Н	ı	N	1	v	c
Add	ADDA	8B	2	2	9В	3	2	ΑB	4	2	вв	4	3	\vdash			A + M → A	1	•	\$	1	\$	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3			T	$B + M \rightarrow B$	1	•	‡	‡	1	1
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3				A:B+M:M+1→A:B	•	•	1	1	1	1
Add Accumulators	ABA	<u> </u>	\vdash			 		<u> </u>		\vdash		-	t	1B	2	1	A + B → A	\$	•	1	1	1	ta
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3			Т	$A + M + C \rightarrow A$	‡	•	1	\$	1	T
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			1	$B + M + C \rightarrow B$	\$	•	ŧ	‡	‡	1
AND	ANDA	84		2	94	3	2	A4	4	2	84	4	3		†	1	A·M → A	•	•	‡	1	R	,
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			T	B•M → B	•	•	\$	1	R	Ť,
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3		†	†	A·M	•	•	\$	1	R	t
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3			T	В•М	•	•	1	1	R	1
Clear	CLR		1	+		-	Ε-	6F	6	2	7F	6	3	_	\vdash	\vdash	00 → M	•	•	R	S	R	F
	CLRA	 	 	\vdash	 	\vdash		-	<u> </u>				Ė	4F	2	1	00 → A	•	•	R	s	R	t
	CLRB	1	1	_		\vdash	H			1		-	1	5F	2	1	00 → B	•	•	R	s	R	F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	ļ .	Ť	۲÷	A - M	•	•	‡	1	‡	1
Compare	CMPB	C1	2	2	D1	3	+	E1	4	2	F1	4	3		-	-	B - M	•	•	1	\$	1	1
Compare Accumulators	СВА						T							11	2	1	A - B	•	•	t	1	1	1
Complement, 1's	COM	-	╁	-	-		-	63	6	2	73	6	3	 	-	-	$\widetilde{M} \to M$	•	•	‡	1	R	1
, , ,	COMA	 	 	-	-			-	Ť	-		Ē	Ť	43	2	1	$\overline{A} \rightarrow A$	•	•	‡	1	R	15
	СОМВ	ļ		_		_	†		\vdash	<u> </u>			t	53	2	1	B → B	•	•	1	1	R	1
Complement, 2's	NEG	<u> </u>	╁╌	 - - 	 	 	-	60	6	2	70	6	3		┝	+-	00 - M → M	•	•	‡	1	(1)	4
(Negate)	NEGA		1	╁		<u> </u>	┢	-	-	Ē		Ť	Ī	40	2	1	00 - A → A	•	•	1	1	(1)	+
(1113211)	NEGB	†	1-	 -	 	-	T	_	\vdash	\vdash		\vdash	\vdash	50	2	1	00 - B → B	•	•	‡	‡	(Î)	C
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	\$	1	‡	(3
Decrement	DEC		ļ	+-	 	-	-	6A	6	2	7A	6	3	-	H	H	M – 1 → M	•	•	‡	1	4	t
	DECA	 	1	 	 	H			-		_	<u> </u>	H	4A	2	1	A – 1 → A	•	•	\$	1	(<u>4</u>)	t.
	DECB	 	1	-					-	 		_		5A	2	1	B - 1 → B	•	•	‡	\$	4	١,
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3		Ε-	H	A ⊕ M → A			\$	1	R	t
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		┢	\vdash	B ⊕ M→ B	•	•	t	1	R	t
Increment	INC		 -	┢	 	Ť	-	6C	6	2	7C	6	3	 	 	\vdash	M + 1 → M	•	•	1	1	(5)	١,
	INCA	-	_	-	 	-			-	-	-	Ť	Ť	4C	2	1	A + 1 → A	•	•	1	1	(5)	1
	INCB		 	 - 	-	\vdash	\vdash			 		 	-	5C	2	1	B + 1 → B		•	‡	1	(5)	+
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	-	 -	۲	M → A	•	•	1	\$	R	t.
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3		<u> </u>	+	M → B		•	1	1	R	+
Load Double Accumulator	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3			H	$M+1 \rightarrow B, M \rightarrow A$	•	•	‡	‡	R	•
Multiply Unsigned	MUL	 		-	 	-		<u> </u>	-	-		-	+-	3D	10	1	A × B → A : B	•	•	•	•	•	6
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3			\vdash	A + M → A	•	•	1	\$	R	•
	ORAB	CA	2	2	DA	3	2	EΑ	4	2	FA	4	3			\vdash	B + M → B	•	•	\$	\$	R	•
Push Data	PSHA	1		\vdash		 	T			\vdash				36	3	1	$A \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	1
	PSHB	1							_	 	 			37	3	1	$B \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	1
Pull Data	PULA	†	T	T			<u> </u>						1	32	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow A$	•	•	•	•	•	t
	PULB			\vdash		<u> </u>				_		\vdash		33	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow B$	•	•	•	•	•	t
Rotate Left	ROL	T				\vdash		69	6	2	79	6	3		Ė	Ė	,	•	•	‡	\$	6	ł
	ROLA		\vdash	\vdash	 	 	-	-	Ť	┢	-	Ť	Ť	49	2	1	M) [[[]]	•	•	1	1	6	t
	ROLB	t	\vdash	-	<u> </u>	-	-	-	-	\vdash		-	+	59	2	1	B C 67 60	•	•	1	\$	6	
Rotate Right	ROR	 	-	+	-			66	6	2	76	6	3	-	Ė	Ė	M	•	•	1	1	(6	ł
	RORA	<u> </u>	H	 	 - -	-	\vdash		۲	1		Ť	Ť	46	2	1	~ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	•	•	1	\$	6	t
		i	1	1	I	l	1	1		1	1	1	1	, -0	. ~		C b7 b0	1 - 1	1	1 *	1 *	1	1

The Condition Code Register notes are listed after Table 10.



Condition Code Addressing Modes Register Operations Mnemonic Boolean/ IMMED. DIRECT INDEX EXTEND IMPLIED 3 2 1 0 4 Arithmetic Operation z v С ОP # OP # OΡ # OP # OP 1 N ASL 68 6 2 78 6 3 • \$ **‡** 6 ‡ Shift Left Arithmetic • t t 6 t ASLA • 48 2 ASLB 58 2 ٠ • | ‡ | ‡ ➅ Double Shift ŧ **6** ASLD 05 3 **‡** Left, Arithmetic 6 2 77 3 \$ Shift Right 67 6 ٠ ٠ **\$** ASR Arithmetic ASRA 47 2 • ‡ ‡ **6** ‡ 2 ASRB 57 • • **‡** ‡ 6 ‡ Shift Right LSR 64 6 2 74 6 3 • • t t 6 t Logical 44 2 • | ‡ | \$ | 6 | ‡ LSRA **‡ ‡ 6** LSRB 54 2 • • Double Shift ACC A/ ACC B R ‡ 6 \$ 04 3 1 ٠ • LSRD Right Logical A0 B7 2 • \$ ‡ R Store STAA 3 2 Α7 4 B7 3 Accumulator 3 2 E7 2 F7 B → M • ‡ \$ R STAB חז 4 3 Store Double $A \rightarrow M$ STD DD 2 ED 5 2 5 3 \$ **‡** R Accumulator $B \rightarrow M + 1$ $A - M \rightarrow A$ 2 4 3 • \$ **|** ‡ \$ SUBA 2 2 90 3 2 A0 4 BO ٠ Subtract 2 2 D0 3 2 E0 4 2 F0 4 3 B - M → B • • ‡ ‡ **‡ ‡** SUBB 4 3 93 5 2 2 A : B - M : M + 1 → A : B • ‡ \$ **Double Subtract** SUBD A3 6 В3 6 3 t Subtract 2 • | ‡ \$ ŧ \$ SBA 10 1 $A - B \rightarrow A$ Accumulators 2 92 3 2 A2 4 2 A - M - C → A • ‡ \$ \$ Subtract SBCA 2 B2 4 3 With Carry SBCB C2 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C → B • ‡ ‡ ‡ 1 • • ‡ ‡ R Transfer TAB 16 | 2 | 1 | A → B Accumulators • ‡ ‡ R • TBA 17 2 1 B → A

6D 6 2 70 6 3

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

TST

TSTA

TSTB

Direct Addressing

Test Zero or

Minus

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher 8-bits of the address of the operand. The third byte of the instruction is used as the lower 8-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest

8-bits in the MCU. The carry is then added to the higher order 8-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

|• | ‡ | ‡ | R | R

• | ‡ | R | R

• ‡ ‡ R R

•

M - 00

A - 00

1 5D 2 1 B - 00

Implied Addressing

4D 2

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest 8-bits plus two. The carry or borrow is then added to the high 8-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are twobyte instructions.



New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6803 Microcomputer.

- ABX Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- **ASLD** Shifts all bits of ACCD one place to the left, Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LOD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- **PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- SUBD Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

*ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 8 Index Register and Stack Manipulation Instructions

							Ad	dress	ing	Мо	des						Boolean/	(diti Reg			le
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	ст	IN	DE:	X	EX.	TNI	5	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	ΟP	~	#		Н	1	N	Z	٧	C
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X – M : M + 1	•	•	‡	\$	\$	1
Decrement Index Reg	DEX	1												09	3	1	X – 1 → X	•	•	•	\$	•	•
Decrement Stack Pntr	DES								Г					34	3	1	SP - 1 → SP	•	•	•	•	٠	•
Increment Index Reg	INX					Г								08	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS													31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H, (M+1) \rightarrow X_L$	•	•	7	\$	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	7	\$	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	7	‡	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	7	\$	R	•
Index Reg → Stack Pntr	TXS	T				1								35	3	1	X - 1 → SP	•	•	•	•	•	ŀ
Stack Pntr → Index Reg	TSX					Т	1		_					30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX					1	Г							ЗА	3	1	$B + X \rightarrow X$	•	•	•	•	•	•
Push Data	PSHX	1							Г					3C	4	1	$X_L \rightarrow M_{sp}$, $SP - 1 \rightarrow SP$	•	•	•	•	•	•
																l	$X_H \rightarrow M_{SP}$, SP – 1 \rightarrow SP						
Pull Data	PULX													38	5	1	$SP + 1 \rightarrow SP, M_{SP} \rightarrow X_{H}$	•	•	•	•	•	1
																	SP + 1 → SP, M _{SD} → X _L						

The Condition Code Register notes are listed after Table 10.

Table 9 Jump and Branch Instructions

							Ac	dres	sing	Мо	des							T			on (iste		0
Operations	Mnemonic	REL	ATI	VE	DII	REC	ст	IN	DE	X	EX.	TNC	,	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		H	1	N	Z	V	С
Branch Always	BRA	20	3	2			Π					Г	П				None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch if Carry Clear	BCC	24	3	2													C=0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2									Γ				C=1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If ➤ Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2													C+Z=0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2			T		Г	7							N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2		<u> </u>	T	<u> </u>				Г	Т				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2									Π				Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2		Π	Π	T					Г				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2			Г	T					Г)	•	•	•	•	•	•
Jump	JMP	†				Г	\vdash	6E	3	2	7E	3	3				See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	BD	6	3				J	•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI					Γ	Ī						1	3B	10	1)	-	_	- (8 -		_
Return From Subroutine	RTS													39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI					L								3F	12	1		•	s	•	•	•	•
Wait for Interrupt	WAI						Π	1					Ι	3E	9	1	J .	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingN	Nodes		С	ondit	ion C	odel	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	V	С
Clear Carry	CLC	ОС	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → ∨	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			(<u> </u>		_
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

- Condition Gode Register Notes. (St. 2000)

 (2) (Bit C) Test: Result = 10000000?

 (3) (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)

 (4) (Bit V) Test: Operand = 10000000 prior to execution?

 (5) (Bit V) Test: Operand = 01111111 prior to execution?

 (6) (Bit V) Test: Set equal to result of N ⊕ C after shift has occurred.

 (7) (Bit N) Test: Result less than zero? (Bit 15 = 1)

 (8) (All) Load Condition Code Register from Stack. (See Special Operations)

 (9) (Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.

 (10) (All) Set according to the contents of Accumulator A.

 Set equal to result of Bit 7 (AccB)



Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ		•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
вмі	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	. •	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								

• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE		-			
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC					
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1 .	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
		5	Stack Pointer + 1	0	Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA	ľ	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB			_		
STA	4	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	Ö	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
LDD		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
200		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
0.0		4	Index Register Plus Offset	Ö	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	Ö	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	Ö	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
	}	4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	i	Low Byte of Restart Vector
		4	Index Register + Offset	i	First Subroutine Op Code
		5	Stack Pointer	ò	Return Address (Low Order Byte)
	1			_	,

^{*} In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA	1	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB		ĺ			
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
	-	2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST	2	1 2	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
ABX	3	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Irrelevant Data
ASLD LSRD	3	1 2 3	Address Bus FFFF Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Low Byte of Restart Vector Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction
NAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	(Low Order Byte) Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**	1	5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer — 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
	1	8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer — 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1 1	Irrelevant Data
		3	Address Bus FFFF	1 1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	7	Address Bus FFFF	1	Low Byte of Restart Vector
]	8	Address Bus FFFF	1	Low Byte of Restart Vector
		9	Address Bus FFFF	1 1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg. from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A
		7	Stack Pointer + 4	1	from Stack Index Register from Stack
	1			Ì	(High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte
		4	Stack Pointer — 1	0	Return Address (High Order Byte)
		5	Stack Pointer — 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
	İ	7	Stack Pointer — 4	0	Contents of Accumulator A
	j	8	Stack Pointer – 5	ō	Contents of Accumulator B
		9	Stack Pointer — 6	ŏ	Contents of Cond. Code Register
		10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	i	Address of Subroutine
		12	Vector Address FFFB (Hex)	1	(High Order Byte) Address of Subroutine



^{**} While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

RELATIVE

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC BGT BMT BVS BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector
BSR	6	1	Op Code Address	1	Op Code
	ļ	2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer — 1	0	Return Address (High Order Byte)

• Summary of Undefined Instruction Operations

The HD6803 has 36 underfined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

				HD6	803 MICR	OCON	/PUTE	RIN	STRL	стю	NS							
)P					ACC	ACC			AC	CA or	SP		A	CCB or	×		1
ငဝ	DE					ACC	B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	ĺ
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
ro /		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0000	0		SBA	BRA	TSX		N	EG _					SI	JB				0
0001	1	NOP	CBA	BRN	INS								CI	MP				1
0010	2			вні	PULA (+1)								SI	вс				2
0011	3			BLS	PULB (+1)		CC	M		*	SUB	D (+2)			ADD	D (+2)		3
0100	4	LSRD (+1)		BCC	DES	LSR							Al	ND				4
0101	5	ASLD (+1)		BCS	TXS								В	IT				5
0110	6	TAP	TAB	BNE	PSHA		R)R					LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		AS	SR				STA				STA		7
1000	8	INX (+1)		BVC	PULX (+2)		A	SL					E	OR				8
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R	OL					A	ĎС				9
1010	Α	CLV		BPL	ABX		DI	EC					01	RA				Α
1011	В	SEV	ABA	BMI	RTI (+7)								Al	DD				В
1100	С	CLC		BGE	PSHX (+1)		IN	IC		*	CP	K (+2)			LDI	D (+1)		С
1101	D	SEC		BLT	MUL (+7)		TS	ST		BSR (+4)	J	SR (+2	?)	* (+1)	S	TD (+1)	D
1110	E	CLI		BGT	WAI (+6)	•		JMP	(-3)		LD	S (+1)		•	LD	X (+1)		Ε
1111	F	SEI		BLE	SWI (+9)		CI	R		* (+1)	S	TS (+1)	* (+1)	s	TX (+1	1)	F
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- The instructions shown below are all 3 bytes and are marked with "*". Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".




Figure 16 Interrupt Flowchart





Figure 17 HD6803 MCU Expanded Multiplexed Bus

HD6805S1 — Unit)


The HD6805S1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD 6800-based instruction set.

The following are some of the hardware and software highlights of the $M\,CU$.

- HARDWARE FEATURES
- 8-Bit Architecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 1100 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 20 TTL/CMOS Compatible I/O Lines; 8 Lines LED Compatible
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation kit
- 5 Vdc Single Supply
- Compatible with MC6805P2
- SOFTWARE FEATURES
- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2




PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	٧
Input Voltage (EXCEPT TIMER)	*	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.25V \pm 0.5V, V_{SS} =GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)


Ite	n	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	-	Vcc	٧
Input "High" Voltage	ĪNT			3.0	_	Vcc	٧
	All Other	ViH		2.0	_	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	_	Vcc	٧
mput Figit Voltage i mei	Self-Check Mode			9.0	-	11.0	٧
	RES			-0.3	_	0.8	٧
Input "Low" Voltage	ĪNT	W		-0.3	-	0.8	٧
input Low Voltage	XTAL(Crystal Mode)	VIL		-0.3	-	0.6	٧
	All Other			-0.3	_	0.8	٧
Power Dissipation		P _D		-	_	700	mW
Low Voltage Recover		LVR		-	_	4.75	٧
Low Voltage Inhibit		LVI		-	4.0	_	٧
	TIMER			-20	-	20	μΑ
Input Leak Current	INT	I_{FL}	V _{in} =0.4V~V _{CC}	-50	-	50	μΑ
	XTAL(Crystal Mode)			-1200	-,	0	μΑ


• AC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	ltem	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	-	10	μs
Oscillation Frequency (External Resister Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	2.7	-	4.0	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	_	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	Ī -	-	ns
TIMER Pulse Width		t _{TWL}	·	t _{cyc} + 250	-	-	ns
Oscillation Start-up Time	e (Crystal Mode)	tosc	$C_L=22pF\pm20\%$, $R_S=60\Omega$ max.	-	_	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	-	-	ms
Input Capacitance	EXTAL	— C _{in}	V _{in} =0V		_	30	pF
	All Other		V _{in} -UV	_	-	10	рF

PORT ELECTRICAL	CHARACTERISTICS	$(V_{CC} = 5.25V \pm 0.5V, V$	$'$ cc = GND. Ta = $0 \sim +70$	°C unless otherwise noted.)

İtem		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} = -10 μA	3.5		_	V
	POFT A		$I_{OH} = -100 \mu A$	2.4	_	_	V
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	-	-	V
	FOILB		I _{OH} = -1 mA	1.5	_	_	V
	Port C		I _{OH} = -100 μA	2.4	_	_	V
	Port A and C		1 _{OL} = 1.6 mA	-	_	0.4	V
Output "Low" Voltage	Port B	VOL	I _{OL} = 3.2 mA	_		0.4	V
	FOR B		I _{OL} = 10 mA	-		1.0	V
Input "High" Voltage	Down A. D. C.	VIH		2.0	-	Vcc	V
Input "Low" Voltage	Port A, B, C	VIL		-0.3	-	0.8	V
	Port A		V _{in} = 0.8V	-500	_	_	μΑ
Input Leak Current	FOIT A	IIL	V _{in} = 2V	-300		_	μΑ
	Port B, C		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ





(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.
2. All diodes are 1S2074 (A) or equivalent.

Figure 1 Bus Timing Test Loads

■ SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. VCC is +5.25 V ±0.5 V, VSS is the ground connection.

• INT

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCILLATOR OPTIONS for recommendations about these inputs.

TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_3$)

These 20 lines are arranged into tow 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to INPUTS/OUTPUTS for additional information.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high

order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.




Figure 2 MCU Memory Configuration




Figure 4 Programming Model

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000011. During a MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (i)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

■ TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The interrupt bit (1 bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The




Figure 5 Timer Block Diagram



source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

At power up or reset the prescaler and counter are initialized with all logical ones; the timer interrupt request bit (bit 7) is cleared and the timer interrupt request mask bit (bit 6) is set.

■ SELF CHECK


The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately three hertz.

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit, (mask option) see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input as shown in Figure 8 will provide sufficient delay.



* Refer to Figure 9 about crystal option

Figure 6 Self Check Connections




Figure 7 Power Up and RES Timing






Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart




■ INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain-the starting address of the appropriate interrupt routine.

A flowchart of the interrupt processing sequence is given in Figure 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$7FE and \$7FF
SWI	2	\$7FC and \$7FD
INT	3	\$7FA and \$7FB
TIMER	4	\$7F8 and \$7F9



Port A Programmed as output(s) driving CMOS and TTL Load directly.
(a)


INPUT/OUTPUT

There are 20 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Figure 13). When port B is programmed for outputs, it is capable of sinking 10 millamperes on each pin (VOL = 1V max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


■ BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 15 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.


This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The time could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.



Port B Programmed as output(s) driving Darlington base directly.



Port B Programmed as output(s) driving LED(s) directly.



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)

Figure 14 Typical Port Connections






Figure 15 Bit Manipulation Example

■ ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 16. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 17. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 18. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 19. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 20. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

• Indexed (8-bit Offset)

Refer to Figure 21. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 22. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 23. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 24. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 25. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution, Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 16 Immediate Addressing Example




Figure 17 Direct Addressing Example




Figure 18 Extended Addressing Example




Figure 19 Relative Addressing Example






Figure 20 Indexed (No Offset) Addressing Example




Figure 21 Indexed (8-Bit Offset) Addressing Example






Figure 22 Indexed (16-Bit Offset) Addressing Example




Figure 23 Bit Set/Clear Addressing Example






Figure 24 Bit Test and Branch Addressing Example




Figure 25 Implied Addressing Example



Table 2 Register/Memory Instructions

Í		1								Address	ing Mo	ies							
Function	Mnemonic	lı	mmedia	te		Direct			Extende	d		Indexed		Į.	Indexe	_		Indexe	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycle:
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	_	_	_	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	88	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	C9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	AO	2	2	во	2	4	CO	3	5	FO	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC .	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	- 5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	88	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	АЗ	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	_	-	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_		-	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing l	Modes						
Function	Mnemonic	lm	plied (/	A)	Im	plied (X)		Direct			Indexed No Offs		1	Indexed Bit Offs	
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Çode	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2 '	6	78	1	6	68	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	вні	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

				Address	ing Modes		
Function	Mnemonic	В	it Set/Clear		Bit T	est and Bra	nch
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	-	01+2•n	3	10
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_
Clear bit n	BCLR n (n=07)	11+2•n	2	7	_	_	

Table 6 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycle:
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

	T					Address	ing Modes	;			(Cond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		х	×	×		×	×	×			Λ	•	٨	Λ	Λ
AND		×	×	×		×	×	×			•	•	Λ	٨	•
ASL	×		×			×	×				•	•	Λ	Λ	Λ
ASR	×		×			x	x				•	•	Λ	Λ	Λ
BCC					×						•	•	•	•	•
BCLR			1						×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
вні			ļ		×						•	•	•	•	•
BHS					×						•	•	•	•	•
він					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
вмс					×						•	•	•	•	•
ВМІ					x						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×	_					•	•	•	•	•
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	Λ
BRSET										×	•	•	•	•	Λ
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	x		×			×	×				•	•	0	1	•
CMP		×	x	×		×	x	×			•	•	Λ	Λ	Λ
сом	×		×			×	×				•	•	Λ	Λ	1
CPX		×	×	×		×	×	×			•	•	Λ	Λ	Λ
DEC	x		×			×	×				•	•	Λ	Λ	•
EOR		×	×	×		×	х	×			•	•	Λ	Λ	•
INC	×		×			х	×				•	•	Λ	Λ	•
JMP			×	×		×	х	×			•	•	•	•	•
JSR			×	×		х	x	x			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	Λ	٨	•
LDX		×	×	×		×	×	×			•	•	Λ	٨	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)



Table 7 Instruction Set

			Α	ddressing	Modes						C	ond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
LSL	×		×			×	×				•	•	Λ	\land	Λ
LSR	×		×			×	×				•	•	0	^	Λ
NEG	×		×			×	×				•	•	٨	Λ	٨
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	\wedge	•
ROL	×		×			×	×				•	•	Λ	Λ	Λ
ROR	×		x			×	×				•	•	\wedge	\ \	\wedge
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	x			•	•	٨	_	Λ
SEC	×		<u> </u>								•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	x			•	•	Λ	\wedge	•
STX		:	×	×		×	×	×			•	•	Λ		•
SUB		×	×	×		×	×	×			•	•	٨	^	Λ
SWI	×										•	1	•	•	•
TAX	х										•	•	•	•	•
TST	х		×			×	×			-	•	•	^	$\overline{}$	•
TXA	×										•	•	•	•	•

Condition Code Symbols:
H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 Opcode Map

	Bit Manig	oulation	Branch		Read/	Modify∧	Vrite		Cor	ntrol			Reg	ister/Mer	nory		}	
	Test & Branch	Set/ Clear	Rei	DIR	А	×	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo]	
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*					SUB			0	
1	BRCLR0	BCLRO	BRN			_			RTS*	-				CMP			1	-
2	BRSET1	BSET1	вні			_			_	-				SBC			2	•
3	BRCLR1	BCLR1	BLS			сом			SWI*	-				CPX			3	Ĺ
4	BRSET2	BSET2	всс			LSR			-	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_					BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	_				LDA			6	•
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	_
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			-	CLI				ORA			A	
В	BRCLR5	BCLR5	вмі			_				SEI				ADD			В	_
c	BRSET6	BSET6	вмс			INC				RSP				JMP(-	1)		С	_
D	BRCLR6	BCLR6	BMS			TST			_	NOP	BSR*			JSR(-	3)		D	
E	BRSET7	BSET7	BIL			_			_					LDX			E	
F	BRCLR7	BCLR7	він			CLR			-	TXA	-			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4		

(NOTE)
1. Undefined opcodes are marked with "—".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI RTS SWI BSR 9 6 11 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805U1

MCU (Microcomputer Unit)

The HD6805U1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 2056 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 24 I/O Ports + 8 Input Port
 - (8 Lines LED Compatible; 7 Voltage Comparator Inputs)
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

■ SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O Compatible Instruction Set with MC6805P2

BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)		-0.3 ~ +7.0	٧
Input Voltage (TIMER)	V _{in} "	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

lter	m	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	Vcc	٧
Input "High" Voltage	INT			3.0	-	Vcc	٧
	All Other	V_{IH}		2.0	_	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	_	Vcc	٧
input High Voltage i imer	Self-Check Mode			9.0	_	11.0	٧
	RES			-0.3	_	0.8	٧
Innue III null Malesse	INT	VIL		-0.3	_	0.8	٧
Input "Low" Voltage	XTAL(Crystal Mode)			-0.3	_	0.6	٧
	All Other			-0.3	<u> </u>	0.8	٧
Power Dissipation		PD			_	700	mW
Low Voltage Recover		LVR			_	4.75	٧
Low Voltage Inhibit		LVI		-	4.0	_	٧
	TIMER			-20	_	20	μΑ
Input Leak Current	INT	l _{IL}	V _{in} =0.4V~V _{CC}	-50	_	50	μΑ
	XTAL (Crystal Mode)			-1200	_	0	μΑ


\bullet AC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	T-	10	μs
Oscillation Frequency (E:	kternal Resister Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	2.7	_	4.0	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	_	_	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	_	_	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	_	ns
Oscillation Start-up Time	Crystal Mode)	tosc	C_L =22pF± 20% , R_S =60 Ω max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	-	-	ms
Innut Considerate	EXTAL	6	V _{in} =0V		T-	35	pF
Input Capacitance	All Other	C _{in}	V _{in} -UV		T -	10	pF

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} =10 μA	3.5	-	-	>
	FOILA		$I_{OH} = -100 \mu A$	2.4	_	-	>
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	–	-	٧
	POR B		I _{OH} = -1 mA	1.5	_	_	٧
	Port C	1	I _{OH} = -100 μA	2.4	_	-	٧
	Port A and C		I _{OL} = 1.6 mA	_	_	0.4	٧
Output "Low" Voltage	Port B	VoL	I _{OL} = 3.2 mA	_		0.4	٧
	POR B		I _{OL} = 10 mA	-		1.0	٧
Input "High" Voltage	Port A, B, C,	ViH		2.0		Vcc	٧
Input "Low" Voltage	and D*	VIL		-0.3		0.8	·V
	D A	1	V _{in} = 0.8V	500	-	-	μΑ
Input Leak Current	Port A	I _I L	V _{in} = 2V	-300	-	-	μΑ
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ
Input "High" Voltage	Port D** $(D_0 \sim D_6)$	V _{IH}		_	V _{TH} +0.2	_	٧
Input "Low" Voltage	Port D** (D ₀ ~ D ₆)	VIL		-	V _{TH} -0.2	-	٧
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	٧

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V ±0.5V. V_{SS} is the ground connection.

• INT

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCIL-

LATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.

^{2.} All diodes are 1S2074 or equivalent.

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to IN-PUTS/OUTPUTS for additional information.

Input Lines (D₀ ~ D₁)

These are 8-bit input lines, which has two functions. Firstly, these become TTL compatible inputs, by reading \$003 address. The other function of them is 7 Voltage comparators, by reading \$007 address. Please refer to INPUT PORT for more detail.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.





Figure 2 MCU Memory Configuration



to subject the cans, only to the and to be are state

Figure 3 Interrupt Stacking Order




Figure 4 Programming Model

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

• Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 0000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to

indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

- TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the time control register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to




Figure 5 Timer Block Diagram



the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

The Timer Data Register is 8-bit Read/Write Register with address \$008 on Memory-Map. This Timer Data Register and the prescaler are initialize with all logical ones at Reset time.

The Timer Interrupt Request bit (bit 7 of Timer Control Register) is set to one by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of Timer Control Register is writable by program. Both of those bits can be read by MPU.

■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately three hertz.

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit, (mask option) see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input as shown in Figure 8 will provide sufficient delay.




Figure 7 Power Up and RES Timing






Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.





Figure 9 Internal Oscillator Options






Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart



INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.


A flowchart of the interrupt processing sequence is given in Fig. 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE and \$FFF
SWI	2	\$FFC and \$FFD
INT	3	\$FFA and \$FFB
TIMER	4	\$FF8 and \$FF9

INPUT/OUTPUT

There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Fig. 13). When port B is



Port A Programmed as output(s) driving CMOS and TTL Load directly.

programmed for outputs, it is capable of sinking 10 millamperes on each pin (V_{OL} = 1V max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


INPUT

Port D is 8-bit input port, which has two functions. One of them is usual digital signal input port and the other is voltage compare type input port. In the former case, the input data can be read by MPU at \$003 address. In the latter case, D₇ (pin 17) is the input pin of V_{TH} (reference level), and the other seven input pins (D₀ ~ D₆) are analog level inputs, which are compared with V_{TH} (see Figure 15(a), (b)).


"1" or "0" signals appear at internal data bus, if the input levels are higher or lower respectively when \$007 address is read. This function is effective in such case that unusual logic level inputs are used. A capacitive touch panel interface and a diode isolated keyboard interface are the examples. Figure 15(c) shows the application of Port D to A/D converter, and Figure 15(d) shows 3 levels inputs.

BIT MANIPULATION


The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 16 illustrates the usefulness of the bit manipulation and test



Port B Programmed as output(s) driving Darlington base directly.



Port B Programmed as output(s) driving LED(s) directly.



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)


Figure 14 Typical Port Connections




instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, pro-

vides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.





Input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

Figure 15 Configuration and Application of Port D






Figure 16 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 17. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 18. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 19. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 20. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 21. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 22. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 23. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 24. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 25. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 26. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 17 Immediate Addressing Example




Figure 18 Direct Addressing Example




Figure 19 Extended Addressing Example




Figure 20 Relative Addressing Example




Figure 21 Indexed (No Offset) Addressing Example




Figure 22 Indexed (8-Bit Offset) Addressing Example






Figure 23 Indexed (16-Bit Offset) Addressing Example




Figure 24 Bit Set/Clear Addressing Example






Figure 25 Bit Test and Branch Addressing Example




Figure 26 Implied Addressing Example

Table 2 Register/Memory Instructions

										Addressi	ing Mo	des							
Function	Mnemonic	lı	mmedia	te		Direct		1	Extende	d	J	Indexe	•	,	Indexe	-	ı	Indexe	-
	,	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	_	_	-	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	F0	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	CPX	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E 5	2	5	D5	3	6
Jump Unconditional	JMP	_	-	-	вс	2	3	cc	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing l	Modes						
Function	Mnemonic	Im	nplied (A)	Implied (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	. 1	4	5A	1	4	ЗА	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	СОМ	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing l	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

		Addressing Modes											
Function	Mnemonic	В	it Set/Clear		Bit Test and Branch								
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles						
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10						
Branch IF Bit n is clear	BRCLR n (n=07)	_		_	01+2•n	3	10						
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_						
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	_	_						

Table 6 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

	Г					Address	ing Modes					Cond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	×			٨	•	٨	٨	Λ
AND		×	×	×		×	х	×			•	•	٨	٨	•
ASL	×		×			×	x				•	•	٨	Λ	Λ
ASR	×		×			×	x				•	•	٨	٨	Λ
BCC					×						•	•	•	•	•
BCLR			1						×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
вні					×						•	•	•	•	•
BHS					×						•	•	•	•	•
він					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	٨	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
BMC					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL			1		×						•	•	•	•	•
BRA					×						•	•	•	•	•
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	1
BRSET										×	•	•	•	•	1
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	x		×	×	×			•	•	٨	Λ	Λ
COM	×		×			×	×				•	•	Λ	Λ	1
CPX		x	×	х		×	×	×			•	•	٨	٨	Λ
DEC	×		×			×	×				•	•	Λ	Λ	•
EOR		×	×	×		×	×	x			•	•	Λ	Λ	•
INC	×		×			×	×				•	•	Λ	٨	•
JMP			×	×		×	×	×			•	•	•	•	•
JSR			×	×		x	×	х			•	•	•	•	•
LDA		×	×	×		×	х	х			•	•	٨	Λ	•
LDX		×	×	×		×	×	×			•	•	٨	٨	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

C Carry Borrow

∧ Test and Set if True, Cleared Otherwise

Not Affected

(to be continued)



Table 7 Instruction Set

	į		Α	ddressing	Modes						C	Cond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Ι	ı	N	z	С
LSL	x		×			×	×				•	•	Λ	Λ	Λ
LSR	×		×			×	x				•	•	0	^	Λ
NEG	×		×			×	×				•	•	٨	Λ	٨
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	Λ	•
ROL	x		×			×	×				•	•	Λ	^	Λ
ROR	×		×			×	×				•	•	Λ	Λ	Λ
RSP	×										•	•	•.	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		х	×	×			•	•	Λ	٨	Λ
SEC	×							-			•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	х			•	•	Λ	^	•
STX			×	×		×	×	×			•	•	Λ	Λ	•
SUB		×	×	×		x	×	×			•	•	Λ	\wedge	Λ
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	x				•	•	Λ	Λ	•
TXA	×						1				•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 Opcode Map

	Bit Manie	oulation	Branch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Men	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*					SUB			0	
1	BRCLRO	BCLR0	BRN			_			RTS*	_				CMP			1	
2	BRSET1	BSET1	вні			_			_	_				SBC			2	•
3	BRCLR1	BCLR1	BLS			сом			SWI*	-				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			-	-				LDA	-		6	•
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	-			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	_
9	BRCLR4	BCLR4	внсѕ		-	ROL			_	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			-	CLI				ORA			Α	
В	BRCLR5	BCLR5	вмі			_			_	SEI				ADD			В	_
c	BRSET6	BSET6	вмс			INC				RSP				JMP(-	1)		С	_
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*			JSR(-	3)		D	_
E	BRSET7	BSET7	BIL						_	_				LDX			E	
F	BRCLR7	BCLR7	він			CLR			_	TXA	l –			STX(+	1)		F	_
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4		

(NOTE) 1. Undefined opcodes are marked with "-".

2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "•" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSB 8

BSR 8

) indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805V1

MCU (Microcomputer Unit)

The HD6805V1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 3848 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 24 I/O Ports + 8 Input Port
 - (8 Lines LED Compatible; 7 Voltage Comparator Inputs)
- On-Chip Clock Circuit
- Self-Check Mode -
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with MC6805P2

BLOCK DIAGRAM





PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	., *	-0.3 ~ +7.0	٧
Input Voltage (TIMER)	V _{in} *	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES	V _{IH}		4.0	_	Vcc	٧
	INT			3.0	-	Vcc	٧
	All Other			2.0	_	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	-	Vcc	٧
	Self-Check Mode			9.0	_	11.0	٧
Input "Low" Voltage	RES	V _{IL}		-0.3	_	0.8	V
	ĪNT			-0.3	-	0.8	٧
	XTAL(Crystal Mode)			-0.3	-	0.6	٧
	All Other			-0.3	_	0.8	٧
Power Dissipation		PD		_	_	700	mW
Low Voltage Recover		LVR			_	4.75	٧
Low Voltage Inhibit		LVI		_	4.0	_	V
Input Leak Current	TIMER	I _{IL}	V _{in} =0.4V~V _{CC}	-20	_	20	μΑ
	INT			-50	_	50	μΑ
	XTAL(Crystal Mode)			-1200	-	0	μΑ

\bullet AC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 \sim +70°C, unless otherwise noted.)


ltem		Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	T -	4.0	MHz
Cycle Time		t _{cyc}		1.0	-	10	μs
Oscillation Frequency (External Resister Mode)		fext	R_{CP} =15.0k Ω ±1%	2.7		4.0	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	_	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	_	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time (Crystal Mode)		tosc	C_L =22pF±20%, R_S =60 Ω max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	_	_	ms
Input Capacitance	EXTAL	Cin	V _{in} =0V		-	35	pF
	All Other			_	_	10	pF

⁽NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

ltem		Symbol	Test Condition	min typ		max	Unit
Output "High" Voltage	Port A	V _{ОН}	I _{OH} = -10 μA	3.5	_	_	٧
			$I_{OH} = -100 \mu A$	2.4	-	_	V
	Port B		I _{OH} = -200 μA	2.4	_	-	V
			I _{OH} = -1 mA	1.5	_	-	٧
	Port C		$I_{OH} = -100 \mu A$	2.4	_	-	٧
Output "Low" Voltage	Port A and C		1 _{OL} = 1.6 mA	-		0.4	V
	Port B	V _{OL}	I _{OL} = 3.2 mA	-		0.4	V
			I _{OL} = 10 mA	_	_	1.0	V
Input "High" Voltage	Port A, B, C,	VIH		2.0	_	Vcc	V
Input "Low" Voltage	and D*	VIL		-0.3	_	0.8	٧
Input Leak Current	Port A	lıL	V _{in} = 0.8V	-500	_	-	μΑ
			V _{in} = 2V	-300	_	_	μΑ
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ
Input "High" Voltage	Port D** $(D_0 \sim D_6)$	V _{IH}		_	V _{TH} +0.2	_	V
Input "Low" Voltage	Port D** $(D_0 \sim D_6)$	VIL		_	V _{TH} -0.2	_	٧
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	V

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074 (1) or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V ±0.5V. V_{SS} is the ground connection.

• IN

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCIL-

LATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to IN-PUTS/OUTPUTS for additional information.

• Input Lines ($D_0 \sim D_7$)

These are 8-bit input lines, which has two functions. Firstly, these become TTL compatible inputs, by reading \$003 address. The other function of them is 7 Voltage comparators, by reading \$007 address. Please refer to INPUT PORT for more detail.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.




Figure 2 MCU Memory Configuration




Figure 4 Programming Model

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 0000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to

indicate that a carry occurred between bits 3 and 4.

• Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the time control register. The interrupt bit (1 bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to




Figure 5 Timer Block Diagram



1

the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

The Timer Data Register is 8-bit Read/Write Register with address \$008 on Memory-Map. This Timer Data Register and the prescaler are initialize with all logical ones at Reset time.

The Timer Interrupt Request bit (bit 7 of Timer Control Register) is set to one by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of Timer Control Register is writable by program. Both of those bits can be read by MPU.

SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately three hertz.

■ RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit, (mask option) see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input as shown in Figure 8 will provide sufficient delay.




Figure 7 Power Up and RES Timing






Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart



■ INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (\$\overline{\text{INT}}\$) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.


A flowchart of the interrupt processing sequence is given in Fig. 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE and \$FFF
SWI	2	\$FFC and \$FFC
INT	3	\$FFA and \$FFB
TIMER	4	\$FF8 and \$FF9

INPUT/OUTPUT

There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Fig. 13). When port B is



Port A Programmed as output(s) driving CMOS and TTL Load directly.

programmed for outputs, it is capable of sinking 10 millamperes on each pin (V_{OL} = 1V max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


INPUT

Port D is 8-bit input port, which has two functions. One of them is usual digital signal input port and the other is voltage compare type input port. In the former case, the input data can be read by MPU at \$003 address. In the latter case, D_7 (pin 17) is the input pin of V_{TH} (reference level), and the other seven input pins ($D_0 \sim D_6$) are analog level inputs, which are compared with V_{TH} (see Figure 15(a), (b)).


"1" or "0" signals appear at internal data bus, if the input levels are higher or lower respectively when \$007 address is read. This function is effective in such case that unusual logic level inputs are used. A capacitive touch panel interface and a diode isolated keyboard interface are the examples. Figure 15(c) shows the application of Port D to A/D converter, and Figure 15(d) shows 3 levels inputs.

BIT MANIPULATION


The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 16 illustrates the usefulness of the bit manipulation and test



Port B Programmed as output(s) driving Darlington base directly.



Port B Programmed as output(s) driving LED(s) directly.



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)


Figure 14 Typical Port Connections





instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, pro-

vides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.







Input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

(d) Application to 3 levels input

Figure 15 Configuration and Application of Port D






Figure 16 Bit Manipulation Example

■ ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 17. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 18. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 19. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 20. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 21. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 22. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 23. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 24. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 25. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

• Implied

Refer to Figure 26. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 2

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

• Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.






Figure 17 Immediate Addressing Example




Figure 18 Direct Addressing Example






Figure 19 Extended Addressing Example




Figure 20 Relative Addressing Example




Figure 21 Indexed (No Offset) Addressing Example




Figure 22 Indexed (8-Bit Offset) Addressing Example






Figure 23 Indexed (16-Bit Offset) Addressing Example




Figure 24 Bit Set/Clear Addressing Example




Figure 25 Bit Test and Branch Addressing Example




Figure 26 Implied Addressing Example



Table 2 Register/Memory Instructions

										Address	ing Mod	des							
Function	Mnemonic	lı	mmedia	te		Direct			Extende	d	I	Indexed			Indexed Bit Off		1	Indexe	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	ВE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	_	_	_	87	2	5	C7	3	- 6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	_	_	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	80	2	4	CO	3	5	F0	1	4	EO	2	-5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	в8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	.A1	2	2	B1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	-	-	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	-	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

		Ŀ						Add	ressing l	Modes						
Function	Mnemonic	Implied (A)			Implied (X)		Direct			Indexed (No Offset)			Indexed (8-Bit Offset)			
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	вні	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

		Addressing Modes										
ranch IF Bit n is clear	Mnemonic	В	it Set/Clear		Bit Test and Branch							
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles					
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10					
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2·n	3	10					
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_					
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	_	_					

Table 6 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

Mnemonic			1												
	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	×			Λ	•	^	Λ	٨
AND		x	×	×		×	×	x			•	•	Λ	Λ	•
ASL	×		×			x	х				•	•	٨	Λ	Λ
ASR	x		×			×	×				•	•	Λ	Λ	٨
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•_	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	⊸x	×			•	•	Λ	٨	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×			-			•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					x						•	•	•	•	•
BRN					×			_			•	•	•	•	•
BRCLR										×	•	•	•	•	٨
BRSET										×	•	•	•	•	1
BSET									×		•	•	•	•	•
BSR					x						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			x	×				•	•	0	1	•
СМР		×	×	x		×	×	×			•	•	٨	٨	^
сом	×		×			×	×				•	•	Λ	Λ	1
CPX		х	×	×		х	×	х			•	•	<u>\</u>	$\overline{\lambda}$	$\dot{\lambda}$
DEC	×		×			x	×				•	•	$\overline{\Lambda}$	Λ	•
EOR		x	x	×		x	×	×			•	•	^	\wedge	•
INC	×		×			x	×				•	•	$\overline{\lambda}$	Λ	•
JMP			x	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	x			•	•	•	•	•
LDA		x	X	×	-	×		x			÷	•	^	^	•
LDX			×	×		×	×	×			÷	•	$\frac{\wedge}{\wedge}$	^	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

Table 7 Instruction Set

			А	ddressing	Modes						C	ond	ition	Cod	е
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
LSL	×		×			×	×				•	•	٨	Λ	Λ
LSR	×		×			×	×				•	•	0	Λ	Λ
NEG	×		×			×	×				•	•	٨	٨	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	٨	^	•
ROL	×		х			x	×				•	•	٨	٨	Λ
ROR	x		×			×	×				•	•	٨	Λ	٨
RSP	×										•	•	•	•	•
RTI	×						,				?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	٨	Λ	^
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	x			•	•	Λ	Λ	•
STX			×	×		×	×	×			•	•	٨	Λ	•
SUB		×	×	×		×	×	×			•	•	Λ	Λ	^
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	Λ	Λ	•
TXA	x										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

C Carry/Borrow

Test and Set if True, Cleared Otherwise
Not Affected
Load CC Register From Stack

Table 8 Opcode Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Cor	itrol			Regi	ster/Mer	nory			
	Test & Branch	Set/ Clear	Rel	DIR	А	×	,X1	,x0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,x0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	- [HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_				SUB			0	
1	BRCLRO	BCLRO	BRN			_			RTS*	_				CMP			1	-
2	BRSET1	BSET1	вні			_			_	_				SBC			2	•
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	_		-		CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	-				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX				STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			Α	
В	BRCLR5	BCLR5	BMI						-	SEI				ADD			В	
C	BRSET6	BSET6	вмс			INC			_	RSP	_			JMP(-	1)		С	_
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*			JSR(-	3)		D	
E	BRSET7	BSET7	BIL						_	_				LDX			E	
F	BRCLR7	BCLR7	він			CLR			_	TXA	-			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	Γ	

(NOTE) 1. Undefined opcodes are marked with "-".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Minemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805W0

MCU (Microcomputer Unit)

The HD6805W0 is an 8-bit microcomputer unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, standby RAM, A/D Converter, I/O and two timers. This MCU is a member of the HD6805 family but compared with HD6805S, it is a single-chip microcomputer with strengthened internal functions of standby RAM, A/D Converter, timers and I/O.

The following are some of the hardware and software highlights of the MCU.

■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM

(8 bytes are standby RAM functions)


- Memory Mapped I/O
- 3834 Bytes of User ROM
- Internal 8-Bit Timer (Timer 1) with 7-Bit Prescaler
- Internal 8-Bit Programmable Timer (Timer 2)
- Interrupts 2 External and 4 Timers
- 23 TTL/CMOS compatible I/O Lines; 8 Lines LED Direct Drive
- 8-Bit, 4-channel Internal A/D Converter
- Internal Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

SOFTWARE FEATURES

- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2, HD6805S1 and HD6805V1




■ PIN ARRANGEMENT



(Top View)

BLOCK DIAGRAM



(NOTE) The contents of () items can be changed by software.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)		-0.3 ~ +7.0	٧
Input Voltage (TIMER)	V _{in}	-0.3 ~ +15.0	V
Operating Temperature	Topr	0 ~+70	°c
Storage Temperature	T _{stg}	-55 ∼+150	°C

(NOTE) This device has an input protection circuit for high quiescent voltage and field, however, be careful not to impress a high input voltage than the insulation maximum value to the high input impedance circuit. To insure normal operation, the following are recommended for V_{in} and V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 ~+70°C, unless otherwise noted.)

İtem		Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	V _{cc}	V
Input "High" Voltage	INT ₁ , INT ₂			3.0	-	V _{cc}	٧
	All Others	V _{IH}		2.0	-	Vcc	V
Innut William Wildows Times	Timer Mode			2.0	_	Vcc	٧
Input "High" Voltage Timer	Self-Check Mode			9.0	-	11.0	V
	RES			-0.3	_	0.8	٧
Input "Low" Voltage	INT ₁ , INT ₂	VIL		-0.3	_	0.8	٧
Impat Low Voltage	All Others (except XTAL)	V1L		-0.3	_	0.8	٧
Power Dissipation		P _D		_	-	750	mW
Low Voltage Recover		LVR		_	_	4.75	٧
Low Voltage Inhibit		LVi		_	4.0	_	٧
	TIMER			-20	-	20	μΑ
Input Leak Current	INT ₁ , INT ₂	I _{IL}	V _{in} =0.4V~V _{CC}	-50	_	50	μΑ
	XTAL(Crystal Mode)			-1200	_	υ	μΑ
Canadhy Malana	Nonoperation Time	V _{SBB}		4.0	_	Vcc	v
Standby Voltage	Operation Time	V _{SB}		4.75	_	Vcc	\ \
Standby Current	Nonoperation Time	I _{SBB}	V _{SBB} =4.0V		_	3	mΑ

• AC CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)


l tem		Symbol	Test Condition	min	typ	max	Unit
Clock Frequency	Clock Frequency			0.4	_	4.0	MHz
Cycle Time		t _{cyc}		1.0	-	10	μs
Oscillation Frequency (Ex	ternal Resister Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	2.7	_	4.0	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	-	ns
RES Pulse Width		tRWL		t _{cyc} + 250	-	_	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	_	ns
Oscillation Start-up Time (Crystal Mode)		tosc	C _L =22pF±20% R _S =60Ω max.	_	-	100	ms
Delay Time Reset		tRHL	External Cap. = 2.2 μF	100	_	_	ms
Innut Consoitanes	EXTAL	C _{in}	V _{in} =0V	_		35	pF
Input Capacitance	All Others			_	-	10	pF


\bullet PORT ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	D		I _{OH} = -10 μA	3.5	_	_	V
	Port A		I _{OH} = -100 μA	2.4	-		٧
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	_	٧
	Port B		I _{OH} = -1 mA	1.5	-	_	٧
	Port C		I _{OH} = -100 μA	2.4	_	_	٧
	Ports A and C	VoL	I _{OL} = 1.6 mA	_	_	0.5	٧
Output "Low" Voltage	Port B		I _{OL} = 3.2 mA	_	-	0.5	٧
			I _{OL} = 10 mA	_	_	1.0	٧
Input "High" Voltage	Ports A, B, C	V _{IH}		2.0		V _{cc}	٧
Input "Low" Voltage	and D	VIL		-0.3	_	0.8	٧
	Port A	IIL	V _{in} = 0.8V	-500	_	_	μΑ
Input Leak Current			V _{in} = 2V	-300	_	_	μΑ
	Ports B, C and D		$V_{in} = 0.4V \sim V_{CC}$	-20	_	20	μΑ

• A/D CONVERTER ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25 V_{\pm} 0.5 V_{r} , V_{SS} = A V_{SS} = GMD, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Analog Power Supply Voltage	AV _{CC}		4.75	5.25	5.75	V
Analog Input Voltage	AVin		0	_	V _{RH}	V
Reference Voltage	V _{BH}	4.75V ≦ V _{CC} ≦ 5.25V	4.0	-	V _{cc}	V
herefelice voltage	VRH	5.25V < V _{CC} ≤ 5.75V	4.0	-	5.25	V
Analog Multiplexer Input Capacitance			_	_	7.5	pF
Resolution Power			_	8	_	Bit
Conversion Time		at 4MHz	76	76	76	t _{cyc}
Input Channels			4	4	4	Channel
Absolute Accuracy			_	-	±1.5	LSB
Off-channel Leak Current		$AV_{in} = 5.0V$, $AV_{CC} = 4.75V$, $Ta = 25^{\circ}C$, On-channel $AV_{in} = 0V$	_	10	100	nA
Off-channel Leak Current		$AV_{in} = 0V$, $AV_{CC} = 4.75V$, $Ta = 25^{\circ}C$, On-channel $AV_{in} = 5V$	-100	-10	_	nA





Load capacitance includes the floating capacitance of the probe and the jig etc.
 All diodes are 1\$2074⊕ or equivalent.

Figure 1 Bus Timing Test Loads

■ SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Voltage is supplied to the MCU using these two pins. $V_{\rm CC}$ is 5.25V ±0.5V. $V_{\rm SS}$ is the ground connection.

INT./INT.

This pin provides the capability for applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCILLATOR OPTIONS for recommendations about these inputs.

TIMER

This pin allows an external input to be used to count for the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.

• I/O Lines $(A_0 \sim A_7, B_0 \sim B_7, C_0 \sim C_6)$

There 23 lines are arranged as three ports (A, B and C). All lines are programmable as I/O under software control of the data direction registers. Refer to the section on INPUTS/OUTPUTS for details.

Input Lines (D₀ ~ D₅)

Since the input for these 6 lines is TTL compatible, \$003 address is read and they become Port D function.

V_{CC} Standby

When source voltage V_{CC} is down, source voltage $5V \pm 5\%$ is impressed to this pin to maintain standby RAM. The content of the low order 8 bytes are maintained when source voltage is off (3 mA max.). The circuit in Figure 2 is an example of a circuit for maintaining V_{CC} standby voltage when source voltage is off. To maintain the RAM contents when source voltage is off, the following hardware and software procedures are necessary.

(1) Software

- Write "0" into the RAM enable bit (RAME). RAME is bit 6 of the RAM control register location \$01F. Since this operation disables the RAM standby part, contents are present with power source off.
- Maintain V_{CC} standby voltage above V_{SBB} (min.).

(2) Hardware

- Set RAME pin to "0" before setting V_{CC} to off.
- Maintain V_{CC} standby voltage above V_{SBB} (main).

When standby RAM is not needed, standby is connected to $V_{\rm CC}$.




Figure 2 Battery Backup for V_{CC} Standby

RAME

This pin, like \overline{RES} , is for the external control of standby RAM.

After power up, RAME is set to "0" and V_{CC} is set off. Since RAM is disabled, the RAM contents are maintained. The same type of function as this can be realized by software by setting the RAM control register (\$01F) RAME (bit 6) to "0".



AV_{CC}

This pin is used for the power supply of the A/D converter. When high accuracy is requested, a different power source than V_{CC} is impressed as

 $A\hat{V}_{CC} = 5.25 \pm 0.5V$ Connect to V_{CC} for all other cases.

• $AN_0 \sim AN_3$

This pin is used for A/D converter analog input. An analog signal is used for input during measure. These signals are switched by the internal multiplexer and the analog input selection uses bit 0 through bit 1 of the A/D control status register (ADCSR: \$00E).

V_{RH} and AV_{SS}

The input terminal reference voltage for the A/D converter is "High" (V_{RH}) or "Low" (AV_{SS}) . AV_{SS} is fixed at 0V.

• Input Capture (IC)

The timer data register (\$01C) contents are managed by input capture register (\$01E) due to the positive or negative edge of this pin.

Specification of the positive or negative edge is set by bit 1 of the timer control register 2 (\$01B). The specification is for

positive edge when bit 1 is "1" and for the negative edge when bit 1 is set to "0". In this case, the DDR of port C_5 is set to "0".

Output Compare (OC)

When the output compare register (\$01D) and timer data register 2 (\$01C) contents are the same, this pin is used for data output.

Data desired for output is specified by bit 0 of timer control register 2 (\$01B). When bit 0 is "1", OC pin output is "1" and when bit 0 is "0", OC pin output is "0". In this case, DDR of port C_6 is set to "1".

MEMORY

The MCU memory is configured as shown in Figure 3. During the interrupt processing, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 4. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.





Figure 3 MCU Memory Structure





* For subroutine calls, only PCH and PCL are stacked

Figure 4 Interrupt Stacking Order

■ REGISTERS

The MCU has five registers available to the programmer, as shown in Figure 5 and explained below.




Figure 5 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode and contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations or data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

• Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented while data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000001. During an MCU reset or reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$041 which allows the programmer to use up to 31 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained below.

Half Carry (H)

The half carry bit is used during arithmetic operations (ADD or ADC) to indicate that a carry occurred between bits 3 and 4.

• Interrupt (I)

This bit is set to mask everything. If an interrupt occurs while this bit is set, it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

The negative bit is used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in a result equal to a logical one).

Zero (Z)

Zero is used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

• Carry/Borrow (C)

Carry/borrow is used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts and rotates.

■ TIMER 1

The MCU timer circuitry is shown in Figure 6. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer data register 1 (TDR1) reaches zero, the timer interrupt request bit (bit 7) in the timer control register 1 is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer 1 interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer 1 interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register 1. The interrupt bit (I bit) in the condition code register will also prevent a timer 1 interrupt from being processed.

The clock input to the timer 1 can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when ϕ_2 is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The timer 1 continues to count past zero and its present count can be monitored at any time by monitoring the timer data register 1. This allows a program to determine the length of time since a

timer interrupt has occurred and not disturb the counting process.

At power up or reset, the prescaler and counter are initialized with all logical ones; the timer 1 interrupt request bit (bit 7) is

cleared and the timer 1 interrupt request mask bit (bit 6) is set. To erase the timer 1 interrupt bit, "0" is written into TIF by software.





Figure 6 Timer Clock

• Timer Control Register 1 (TCR1: \$009)

Clock input source selection, prescaler frequency compare selection and timer interrupt control are controlled by software writting into timer control register 1 (TCR1: \$009).

Timer Control Register 1 (TCR1: \$009)



As shown in Table 1, clock input source selection is made by the three inputs; ISO or IS1 (bits 4 and 5) of timer control register 1 (TCR1). After reset, internal clock ϕ_2 (bit 4 = 1 and bit 5 = 0) timer control is selected.

As shown in Table 2, prescaler frequency compare is selected by timer control register 1 (TCR1) three bits; MS0 through MS2 (bit 0 through bit 2).

Table 1 Clock Input Source Selection

TC	R1	Clark Innext Course
Bit 5	Bit 4	Clock Input Source
0	0	Internal Clock, ϕ_2
0	1	Timer Pin Control φ ₂
1	0	
1	1	Event Input From Timer Pin

Table 2 Prescaler Frequency Comparator Selection

TCR1			Proceeder Fraguency Comparate
Bit 2	Bit 1	Bit 0	Prescaler Frequency Comparator
0	0	0	÷ 1
0	0	1	÷ 2
0	1	Ó	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128

■ TIMER 2

The HD6805W0 contains an on-chip programmable timer (timer 2) which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer 2 hardware consists of

- an 8-bit control register 2
- · an 8-bit status register 2
- an 8-bit timer data register 2
- · an 8-bit output compare register
- an 8-bit input capture register
- · a 5-bit prescaler control register 2
- · a 7-bit prescaler 2

A block diagram of the timer 2 is shown in Figure 7.




Figure 7 Timer 2 Block Diagram

• Timer Data Register 2 (\$01C)

The key element in timer 2 is an 8-bit timer data register 2 free running counter which is driven to increasing values by the internal clock ϕ_2 or by timer input. The counter value may be read by the CPU software at any time. The timer data register 2 is cleared by reset. This counter can also read and write.

Output Compare Register (\$01D)

The output compare register is an 8-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of timer data register 2. When a match is found, a flag is set (OCF) in the timer status register 2 (TSR2) and the current value of the output level bit (OLVL) in TSR2 is clocked to port C bit 6.

Providing the data direction register for port C, bit 6 contains a "1" (output), the output level register value will appear on the pin for port C, bit 6. The values in the output compare register and output level bit may then be changed to control the output level on the next compare value. The output compare register is set to \$FF by reset.

Input Capture Register (\$01E)

The input capture register is an 8-bit read-only register used to store the current value of the timer data register 2 when the proper transition of an external input signal occurs. The input ransition change required to trigger the counter transfer is controlled by the input edge bit (IEDG) in the TCR2. The data direction register bit for port C bit 5 should* be clear (zero) in




order to gate in the external input signal to the edge detect unit in the timer. In all cases, it is necessary to make the input pulse width at least 2 enable cycles in order to mantain the input capture.

*With port C bit 5 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

Timer Control Register 2 (TCR2: \$01B)

The timer control register 2 consists of an 5-bit register of which all 5 bits are readable and writeable.

Timer Control Register 2 (TCR2: \$01B)



Bit 0 OLVL Output Level

When this value is compared with the counter value and output compare register value, it is moved to bit 6 of Port C.

If DDR is set to "1" according to bit 6 of Port C, this value is output from the line of bit 6 of Port C.

Bit 1 IEDG Input Edge

This bit determines the trigger to change either polarity of input line bit 5 of Port C for data transmission to input capture register from timer/counter 2. When this function is used, it is necessary to clear DDR beforehand, according to Port C bit 5. When IEDG = 0, the negative edge triggers ("High" to "Low" transition). When IEDG = 1, the positive edge triggers ("Low" to "High" transition).

Bit 2 TOIM Timer Overflow Interrupt Mask

When this bit is cleared, internal interrupt (TOI) is enabled by TOF interrupt but when it is set, interrupt is inhibited.

Bit 3 OCIM Output Compare Interrupt Mask

When this bit is cleared, internal interrupt (OCI) by OCF interrupt occurs. When this bit is set, interrupt is inhibited.

Bit 4 ICIM Input Capture Interrupt Mask

When this bit is cleared, internal interrupt (ICI) by ICF interrupt occurs. When this bit is set, interrupt is inhibited.

Timer Status Register 2 (TSR2: \$01A)


The timer status register is a 3-bit read-only register which indicates that:

- A proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register (ICF).
- (2) A match has been found between the value in the counter and the output compare register (OCF).

(3) When \$00 is in the counter (TOF)

Each of the flags in the TSR2 has interrupt and inhibit bits, by which the interrupt output request is controlled. If the I bit in the condition code register is cleared, priority vectors are generated in response to clearing these flags. Each bit is discussed below.

Timer Status Register 2 (TSR2: \$01A)



Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter contains \$00. It is cleared by a read of the TSR2, followed by a read of timer/counter 2 (\$01B).

Bit 6 OCF Output Compare Flag

This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TSR2 followed by a CPU write to the output compare register (\$01D).

Bit 7 ICF Input Capture Flag


This read-only bit is set by a change in IEDG specification detected by the edge detection circuit and cleared by a read of the TSR2 followed by a CPU read of the input capture register (\$01E).

Although TCR2 and TSR2 are as described above, output compare output can be written into C_6 port by software. Accordingly, after C_6 port has been written into by software, simultaneous cyclic pulse control with a short width is easy.

Prescaler Control Register 2 (PCR2: \$019)

The selections of clock input source and prescaler frequency compare are performed by prescaler control register 2 (PCR2: \$019).

Prescaler Control Register 2 (PCR2: \$019)



Selection of clock input source is performed in three different ways by bits 4 and 5 of prescaler control register 2 (PCR2), as shown in Table 3. After reset, internal clock ϕ_2 (bit 4 = 1 and bit 5 = 0) is selected by timer pin control. The prescaler frequency compare is selected by three bits in the prescaler control register 2 (bits 0 through 2), as shown in Table 4. The frequency compare can be selected in seven ways (\div 1, \div 2, \div 4, \div 8, \div 16, \div 32, \div 64 and \div 128). After reset, \div 1 (bit 0 = bit 1 = bit 2 = 0) is set.

When writing into prescaler control register 2, or when writing into time counter 2, prescaler is initialized to \$FF.

Table 3 Clock Input Source Selection

Clask Innut Course	PCR2	
Clock Input Source	Bit 4	Bit 5
Internal Clock φ ₂	. 0	0
Timer Pin Control φ ₂	1	0
	0	1
Timer Pin Input	1	1

Table 4 Prescaler Frequency Comparator Selection

	PCR2		Prescaler Frequency Comparator
Bit 2	Bit 1	Bit 0	Prescaler Frequency Comparator
0	0	0	÷ 1
0	0	1	÷ 2
0	1	0	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128

■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 8 and monitor the output of port C bit 3 for and oscillation of approximately three hertz, if the LSI is normal.

■ RESETS

The MCU can be reset by the external reset input (\overline{RES}) as shown in Figure 9. The reset conditions are the same as all of the input ports of the MCU (the contents of DDR are cleared).

Upon power up, reset input requires a minimum of 100 milliseconds to stabilize the internal oscillator, then it is necessary to go "Low". As shown in Figure 10, a sufficient delay occurs by connecting a capacitor to the \overline{RES} input.




Figure 8 Self Check Connections




Figure 9 Power Up and Reset Timing




Figure 10 Power Up Reset Delay Circuit



■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. Furthermore, a mask

option manufactured separately from the LSI is available to provide better matching between the external components and the internal oscillator. Four different connection methods are shown in Figure 11. Crystal specifications are given in Figure 12. A resistor selection graph is shown in Figure 13.




Figure 11 Internal Oscillator Options




Figure 12 Crystal Parameters




Figure 13 Typical Resistor Selection Graph

INTERRUPTS

The CPU can be interrupted in seven different ways: through external interrupt (INT₁ and INT₂), internal timer interrupt request (Timer 1, ICI, OCI and OFI) or on command (SWI). Among these, INT2 and Timer 1 are generated by the same vector address. When interrupt occurs, processing of the program is suspended, the present CPU state is pushed onto the stack. Moreover, the interrupt mask bit (I) of condition code register is set and the external routine priority address is achieved from the special external vector address. After that, the external interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. The priority interrupts are shown in Table 5 with the vector address that contains the starting address of the appropriate interrupt routine. The interrupt sequence is shown as a flowchart in Figure 14.

Table 5 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE, \$FFF
SWI	2	\$FFC, \$FFD
ĪNT ₁	3	\$FFA, \$FFB
Timer/INT ₂	4	\$FF8, \$FF9
ICI	5	\$FF6, \$FF7
OCI	6	\$FF4, \$F F5
OFI	7	\$FF2, \$FF3





Figure 14 Interrupt Flowchart



Miscellaneous Register (MR: \$00A)

As shown in Table 5, the interrupt vector address of external interrupt vector $\overline{1NT_2}$ is the same as Timer 1 interrupt vector address. For that reason, the control register for $\overline{1NT_2}$ is the miscellaneous register (MR: \$00A).

Miscellaneous Register (MR: \$00A)



The interrupt of $\overline{INT_2}$ is caused by the negative edge to enable latch. Moreover, interrupt inhibit is the same as the (I) bit for other condition code register (CC).

Miscellaneous register (MR) bit 7 is the $\overline{\text{INT}_2}$ interrupt request flag. When interrupt occurs, bit 7 is set at "1". Bit 7 is checked by software in the vector address (\$FF8, \$FF9) interrupt routine and indicated by interrupt of $\overline{\text{INT}_2}$. Bit 7 is reset by software (BCLR instruction).

Bit 6 is the interrupt mask bit for $\overline{INT_2}$. When bit 6 is "1" $\overline{INT_2}$ interrupt is inhibited.

While read-modify-write instruction is processing IRF, if $\overline{INT_2}$ interrupt occurs, $\overline{INT_2}$ interrupt request can be received. Accordingly, miscellaneous register set/reset should not be used for read-modify-write instructions (COM, ROL, ROR, LSL, LSR and ASL). The details of these instructions are shown in Table 8.

Since IRF can read/write, IRF is written with software and "1" should not be written in. Accordingly, interrupt request should not be written in with software.

■ INPUT/OUTPUT

There are 23 input/output pins. All of the pins are controlled by the data direction register and both input and output are programmable. When output is programmed, the I/O port is read, for example, even if the output load of output level changes, the latched logical level data is read as shown in Figure 15. When Port B is output by program, the current from each pin is capable is sinking 10 mA (V_{OL} max. = 1V). Furthermore, port A pin is CMOS compatible at output. Ports B and C are CMOS compatible at input. Several examples of the Port distributions are shown in Figure 16.

On port C, C_5 and C_6 are timer 2 and are selected by software.


When all of port C is used for input, all of port C DDR (\$006) should be "0". When port C is used for output, all of port C DDR should be "1". At this time the data input uses port C (\$002).


When port C is used as timer 2 input capture (IC), port C bit 5 is reset to "0" (input) and timer control register 2 (TCR2: \$01B) bit 4 (ICIM) is reset to "0".

For either edge, the value in TCR2 bit 1 (IEDG) is input to input capture register as timer data register 2 value.


When timer 2 output compare (OC) is used, port C, DDR (\$006) bit 6 is set to "1" (output). In this case, timer data register 2 matches the content of output compare register and the value of bit 0 of timer control register 2 is output to C_6 .

In this case, data can also be written to C_6 by software. When the output compare match is written with software, the software write has priority and the output compare write is ignored. Moreover, when C_6 is output-only, output matched output is written at C_6 and caution must be taken.







Port A Programmed as output(s) driving CMOS and TTL Load directly.



Port B Programmed as output(s) driving Darlington base directly.
(b)



Port B Programmed as output(s) driving LED(s) directly.
(c)



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)

Figure 16 Typical Port Connections

■ INPUT

Port D has 6 TTL compare compatible pins and 4-channel input A/D converter can be used. The conceptual structure of port D is shown in Figure 17.

When \$003 is read in the input is 6 pin TTL compatible. For use as an A/D converter, refer to the section on A/D converters.

■ A/D CONVERTER

The HD6805W0 has an internal 8 bit A/D converter. The A/D converter is shown in Figure 18 and has 4 pins for analog input (AN $_0$ through AN $_3$), result register and control/status register (ADCSR).




Figure 18 A/D Converter Block Diagram



Analog Input (AN₀ through AN₃)

Analog pins AN $_0$ through AN $_3$ accept analog voltages of 0V through 5V. The resolution power is 8 bit (256 divisions) with a conversion time of 76 μs at 1 MHz. Analog conversion is selected by bits 0 through of control status register (ADCSR) analog input. Since the CPU is unnecessary for conversion, other user programs can be executed.

Table 6 Analog Input Selection

AD	CSR	Analan tanah Simal
Bit 1	Bit 0	Analog Input Signal
0	0	AN ₀
0	1	AN ₁
1	0	AN ₂
1	1	AN ₃

A/D Control Status Register (ADCSR: \$00E)

Control status register (\$00E) is used to select analog input or A/D conversion termination.

Analog input selection is as shown in Table 6 and is selected by bits 0 through 1 of bit 2. The analog input signal is selected from among AN_0 through AN_3 .

A/D conversion begins when data is writen into bits 0 through 1 of control status register. When A/D conversion ends, bit 7 (CEND flag) is set. Bit 7 is reset after the A/D result register is read. Moreover, when bit 7 is set A/D conversion execution continues. To end the A/D conversion, A/D result register is set to the most recent value. During A/D conversion execution, data is written into the new A/D control status register which selects the input channel and A/D conversion execution at that time is suspended. CEND flag is set and new A/D conversion begins.

A/D Result Register (ADRR: \$00F)

When A/D conversion ends, the result is set in the A/D conversion result register (\$00F). When the ADCSR CEND flag is set, converted result is obtained from A/D result register. Furthermore, ADCSR CEND flag is reset.

STANDBY RAM

The 8 bit RAMs \$020 through \$027 are used for standby RAM. When used as standby RAM, $V_{\rm CC}$ standby is impressed after $V_{\rm CC}$ OFF. Consequently, power supply is connected only to standby RAM and other parts are not connected with power supply. Accordingly, there is a small savings in power supply but the standby RAM data is maintained.

Standby RAM control is performed by RAM control register or RAME signal.





Figure 19 Standby RAM

RAM Control Register (RCR: \$01F)

This register, which is addressed at \$01F, gives status information about the standby RAM. A "0" in the RAM enable bit (RAME) will disable the standby RAM, thereby protecting it at power down in V_{CC} standby is held greater than V_{SBB} volts as explained previously in the signal description for V_{CC} standby.

RAM Control Register



Bit 6 RAM Enable

The RAM enable control bit allows the user to disable the standby RAM. The bit which resets the CPU is set to "1" and standby RAM is enabled. This bit can be written to "1" or "0" under program control.

When the RAM is disabled, (logic "0") the RAM address is ineffective.

Bit 7 Standby bit

The standby bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

RAME Signal

The RAME signal can control the RAME bit in the RAM control register to be "0" (RAME is disabled). When in a hardware standby mode, V_{CC} standby remains on and the RAME signal falls, then V_{CC} is set to off, as shown in Figure 20.

With V_{CC} on, RAME as "0" causes the signal to fall and RCR RAME bit is reset at "0", standby RAM is disabled. After this, V_{CC} becomes off and RAME is maintained by the V_{CC} standby power source. Moreover, RAME rises to "1" after V_{CC} on and RCR RAME bit is "1". Standby RAM is then enabled. In this way, without software, RAME signal is used externally to control the RAM.




Figure 20 RAM Control Signal (RAME)

BIT MANIPULATION

The MCU has the ability to set or clear any single RAM or input/output port (except the data direction registers) with a single instruction (BSET and BCLR). Any bit in the page zero read only memory can be tested by using the BRSET and

BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 21 shows the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.

This program, which uses only seven bytes of ROM provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer is also incorporated to provide turn-on at some later time which permits pulse-width modulation of the controlled power.



Figure 21 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. These modes are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 22. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 23. In direct addressing, the address of the operand is contained in the secondbyte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 24. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 25. The relative addressing mode applies only

to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA = (PC) + 2 + Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken, Rel = 0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 bytes of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 26. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 27. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 28. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 29. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 30. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00 through \$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit to be tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 31. The implied mode of addressing has no EA. All of the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI and RTI belong to this group. All implied addressing instructions are one byte long.




Figure 22 Immediate Addressing Example




Figure 23 Direct Addressing Example



Ô




Figure 24 Extended Addressing Example




Figure 25 Relative Addressing Example






Figure 26 Indexed (No Offset) Addressing Example




Figure 27 Indexed (8-Bit Offset) Addressing Example






Figure 28 Indexed (16-Bit Offset) Addressing Example




Figure 29 Bit Set/Clear Addressing Example






Figure 30 Bit Test and Branch Addressing Example




Figure 31 Implied Addressing Example

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. These instructions can be divided into five different types; register/memory, read/modify/write, branch, bit manipulation and control. Each instruction is breifly explained below. All of the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory by using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 7.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents and write the modified value back to the memory or register. The TST instruction for test of negative or zero is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 8.

Branch Instructions

The branch instructional cause a branch from a program when a certain condition is met. Refer to Table 9.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 10.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 11.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 12.

Opcode Map

Table 13 is an opcode map for the instructions used on the MCU.

-HD6805W0

Table 7 Register/Memory Instructions

										Addressi	ing Mod	des							
Function	Mnemonic	Ir	nmedia	te		Direct		ı	Extende	d	1	Indexed	-	ı	Indexed Bit Off	-	1	Indexe	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	_	_	-	В7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	_	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	BO	2	4	CO	3	5	F0	1	4	E0	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	В4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A 5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	_	_	вс	2	3	cc	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR		_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 8 Read/Modify/Write Instructions

		ł						Add	ressing I	Vlodes						
Function	Mnemonic	Ir	nplied (A)	In	nplied (X)		Direct			Indexed		i	Indexed Bit Offs	_
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	ЗА	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	СОМ	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Symbols: Op: Operation Abbreviation # : Instruction Statement

Table 9 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 10 Bit Manipulation Instructions

				Address	ing Modes		
Function	Mnemonic	E	Bit Set/Clear		Bit T	est and Bra	nch
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is set	BRSET n (n=0 7)	-	_	_	2*n	3	10
Branch IF Bit n is clear	BRCLR n (n=07)	_	_		01+2·n	3	10
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	_	_

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 11 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Symbols: Op: Operation Abbreviation #: Instruction Statement



Table 12 Instruction Set

	1					Address	ing Modes	5				ond	ition	Cod	е
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	×			٨	•	٨	Λ	Λ
AND		×	×	×		х	×	×			•	•	Λ	Λ	•
ASL	×		×			×	×				•	•	٨	Λ	^
ASR	×		×			×	×				•	•	٨	Λ	Λ
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
BHCC					×						•	•	•	•	•
BHCS	1				×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT	1	×	×	×		×	×	×			•	•	^	Ť	•
BLO	†		-		x						•	•	•	•	•
BLS	1				×						•	•	•	•	•
BMC	 				×	 					•	•	•	•	•
BMI					x			<u> </u>			•	•	•	•	•
BMS	+				×						•	•	•	•	•
BNE					×							-		-	-
	 										•	•	•	•	•
BPL	 				X		_				•	•	•	•	•
BRA .	-				×						•	•	•	•	•
BRN					X						•	•	•	•	•
BRCLR	 		ļ							×	•	•	•	•	^
BRSET										×	•	•	•	•	Λ
BSET	1	1				ļ			X		•	•	•	•	•
BSR	+				X						•	•	•,	•	•
CLC	X										•	•	•	•	0
CLI	×				ļ						•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
СМР		×	×	×		×	×	×			•	•	_	_	_
СОМ	×		×			×	×	i			•	•	_	1	1
CPX	ļ	×	×	×		×	×	×			•	•	_	Λ	Λ
DEC	×		×			×	×				•	•	^	Λ	•
EOR		×	×	×		×	x	×			•	•	_	1	•
INC	×		×			×	×				•	•	٨	Λ	•
JMP			×	×		x	x	×			•	•	•	•	•
JSR			×	×		x	×	×			•	•	•	•	•
LDA		×	×	×		×	x	×			•	•	^	٨	•
LDX		x	×	×		×	х	x			•	•	^	Λ	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask
N Negative (Sign Bit)
Z Zero

C Carry Borrow

∧ Test and Set if True, Cleared Otherwise

Not Affected

(to be continued)

Table 12 Instruction Set

			Α	ddressing	Modes						(ond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	ı	N	z	С
LSL	×		×			×	×				•	•	Λ	٨	٨
LSR	×		×			x	×				•	•	0	Λ	Λ
NEQ	х		×			×	×				•	•	Λ	٨	Λ
NOP	×										•	•	•	•	•
ORA		х	х	×		х	×	×			•	•	Λ	Λ	•
ROL	×		×			×	×				•	•	Λ	Λ	Λ
ROR	х		x			×	x				•	•	Λ	Λ	Λ
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	х										•	•	•	•	•
SBC		×	х	×		×	×	×			•	•	٨	٨	Λ
SEC	×										•	•	•	•	1
SEI	×				-						•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	Λ	•
STX			x	×		х	×	x			•	•	Λ	Λ	•
SUB		×	х	×		×	×	×			•	•	Λ	٨	Λ
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	x		x			×	×				•	•	Λ	Λ	•
TXA	×										•	•	•	•	•

Condition Code Symbols: H Half Carry (From Bit 3) I Interrupt Mask

Negative (Sign Bit) Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected

Load CC Register From Stack

Table 13 Opcode Map

	Bit Manip	oulation	Brnch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Mer	nory			
	Test & Branch	Set/ Clear	Rel	DIR	A	×	,X1	,x0	IMP	IMP	IMM	DIR	EXT.	,X2	,X1	,x0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	+1	HIGH
0	BRSET0	BSET0	BRA			NEQ			RTI*	-				SUB			0	•
1	BRCLR0	BCLR0	BRN			_			RTS*	-				CMP			1	
2	BRSET1	BSET1	вні			_			_	_				SBC			2	
3	BRCLR1	BCLR1	BLS			сом			SWI*	-				CPX			3	L
4	BRSET2	BSET2	всс			LSR			-	_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	_				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	
9	BRCLR4	BCLR4	BHCS			ROL			-	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			Α	
В	BRCLR5	BCLR5	BMI			-			-	SEI				ADD			В	
C	BRSET6	BSET6	вмс			INC			-	RSP	-			JMP(-	1)		С	
D	BRCLR6	BCLR6	вмѕ			TST			-	NOP	BSR*			JSR(-	3)		D	
Ε	BRSET7	BSET7	BIL			_			-	_				LDX			E	_
F	BRCLR7	BCLR7	він			CLR			_	TXA	_			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	Т	

[NOTE] 1. Undefined opcodes are marked with "--".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9
RTS 6
SWI 11
BSR 8

) indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805X0 MCU (Microcomputer Unit)

The HD6805X0 is the 8-bit single chip Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. The HD6805X0 is a member of HD6805 family and has more I/O ports and serial I/O than HD6805V1.


■ HARDWARE FEATURES

- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 3958 Bytes of ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts 2 External, Timer, Soft and Serial I/O
- 55 I/O Lines (16 Lines LED Compatible)
- On-Chip Serial I/O (Usable as Timer)
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply


■ SOFTWARE FEATURES

- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instruction
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Mode
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2
- Compatible with HD6805V1, HD6805U1

-ADVANCE INFORMATION-




■ PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



HD6301V1, HD63A01V1, HD63B01V1 (Microcomputer Unit)


The HD6301V1 is an 8-bit CMOS single-chip microcomputer unit, Object Code compatible with the HD6801. 4kB ROM, 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O terminals and three function timer are incorporated in the HD6301V1. It is bus compatible with HMCS6800. Execution time of key instructions are improved and several new instructions are added to increase system throughput. The HD6301V1 can be expanded up to 65k words. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. HD6301V1 is fabricated by the advanced CMOS process technology. So power dissipation is extremely reduced. And HD6301V1 has Sleep Mode and Standby Mode as lower power dissipation mode. So flexible low power consumption application is possible.


FEATURES

- Object Code Upward Compatible with HD6801 Family
- Abundant On-Chip Functions Compatible with HD6801V0;
 4kB ROM,128 Bytes RAM,29 Parallel I/O Lines, 2 Lines of Data Strobe, 16-bit Timer, Serial Communication Interface
- Low Power Consumption Mode: Sleep Mode, Standby Mode
- Minimum Instruction Cycle Time
- 1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2MHz)
- Bit Manipulation, Bit Test Instruction
- Protection from System Burst: Address Trap, Op-Code Trap
- Up to 65k Words Address Space
- Wide Operation Range


 $V_{CC}=3$ to 6V (f=0.1~0.5MHz), f=0.1 to 2.0MHz ($V_{CC}=5V\pm10\%$)

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

■ TYPE OF PRODUCTS

Type No.	Bus Timing
HD6301V1	1 MHz
HD63A01V1	1.5 MHz
HD63B01V1	2 MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	٧
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	V
Operating Temperature	Topr	0~+70	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0~+70°C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5		V _{CC}	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7		+0.3	V
	Other Inputs			2.0	_	10.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	V
Input Leakage Current	NMI, IRQ ₁ , RES, STBY	li _{in} l	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	_	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, P_{30} \sim P_{37}, P_{40} \sim P_{47}, \overline{IS3}$	li _{TSI} l	V _{in} = 0.5~V _{CC} -0.5V	-	_	1.0	μΑ
Output "High" Voltage	All Outputs	W	I _{OH} = -200μA	2.4	-	-	V
Output high Vortage	All Outputs	V _{oh}	I _{OH} = -10μA	V _{CC} -0.7	_	-	>
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	_	0.55	V
Input Capacitance	All Inputs	C _{in}	V _{in} =0V, f=1.0MHz, Ta = 25°C	_	_	12.5	pF
Standby Current	Non Operation	Icc		_	2.0	15.0	μΑ
Comment Dissipation*			Operating (f=1 MHz**)	-	6.0	10.0	A
Current Dissipation*		Icc	Sleeping (f=1MHz**)	_	1.0	2.0	mA
RAM Stand-By Voltage		V _{RAM}		2.0	-	-	٧

^{*} V_{IH} min = V_{CC} -1.0V, V_{IL} max = 0.8V

typ. value $(f = x MHz) = typ. value (f = 1MHz) \times x$

max, value $(f = x \text{ MHz}) = \text{typ. value } (f = 1 \text{ MHz}) \times x$

(both the sleeping and operating)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations of the when of f = x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70^{\circ}C$, unless otherwise noted.)

BUS TIMING

BOS HMING				Test							·										
Item			Symbol	Con-		06301	, , , , , , , , , , , , , , , , , , , 		63A0			63B0		Unit							
				dition	min	typ	max	min	typ	max	min	typ	max								
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs							
Address Strobe Pt	ulse Wi	dth	PWASH		220	-	-	150	1	_	110	_	-	ns							
Address Strobe R	ise Tim	ie	t _{ASr}		_	_	20	_	-	20	_	_	20	ns							
Address Strobe Fa	all Tim	е	t _{ASf}		_	_	20	_	١	20	-	-	20	ns							
Address Strobe D	elay Ti	me	t _{ASD}		60	_	_	40	-	-	20	_	_	ns							
Enable Rise Time			t _{Er}		-	_	20	_	1	20	_	_	20	ns							
Enable Fall Time			t _{Ef}		_	_	20	_	_	20	_	-	20	ns							
Enable Pulse Widt	Enable Pulse Width "High" Level		PWEH		450	_	_	300	1	-	220		_	ns							
Enable Pulse Width "Low" Level		v" Level	PWEL		450		-	300	-	-	220	_	_	ns							
Address Strobe to Enable Delay Time		t'ASED		60	-	1	40	-	_	20	-	-	ns								
Address Delay Time			t _{AD1}		_	_	250	1	1	190	_	-	160	ns							
Address Delay Time			t _{AD2}	Fig. 1	1	_	250	-	_	190	_	1	160	ns							
Address Delay Tir	Address Delay Time for Latch		t _{ADL}	Fig. 2	1	_	250	_	_	190		-	160	ns							
Data Set-up Time		Write	t _{DSW}		230	_	_	150	_	_	100	_	-	ns							
Data Set-up Time		Read	t _{DSR}		80	_		60	_	_	50	_	_	ns							
Data Hold Time		Read	t _{HR}		0	_	-	0	_	_	0	_	_	ns							
Data Hold Tille		Write	t _{HW}									20	_	- '	20	_	_	20	_	_	ns
Address Set-up Ti	ime for	Latch	tASL									60	_	_	40	-	_	20	_	_	ns
Address Hold Tim	ne for L	atch	tAHL								30	_	_	20	_	_	20	_	_	ns	
Address Hold Tim	Address Hold Time		t _{AH}		20	_	-	20	-	-	20	_	_	ns							
A ₀ ~ A ₇ Set-up Time Before E		t _{ASM}		200	_	_	110	_	_	60		-	ns								
Peripheral Read			(t _{ACCN})		-	-	650	_	_	395	-	-	270	ns							
Access 1 line	Access Time		(t _{ACCM})		_	_	650	_	_	395	_	-	270	ns							
Oscillator stabiliza			t _{RC}	Fig. 10	20	_	-	20	-		20	_	_	ms							
Processor Control	scillator stabilization Time rocessor Control Set-up Time		t _{PCS}	Fig. 11	200	_	_	200	_	_	200	-	_	ns							

PERIPHERAL PORT TIMING

Item			Cumbal	Test Con-	НС	6301	V1	HD	63A0	1V1	HD	63B0	1V1	Unit
rtem			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
Peripheral Data Set-up Time	Port 1, 2, 3, 4		t _{PDSU}	Fig. 3	200	-	_	200	-	-	200	-	_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4		t _{PDH}	Fig. 3	200	_	_	200	_	_	200	-	-	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition		t _{OSD1}	Fig. 5	-	1	300	-	-	300	-		300	ns	
	Delay Time, Enable Positive Transition to OS3 Positive Transition		t _{OSD2}	Fig. 5	_	-	300	-	-	300	_	-	300	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid Port 1, 2*, 3, 4		t _{PWD}	Fig. 4	_		300	-	_	300		_	300	ns	
Input Strobe Pulse Width		t _{PWIS}	Fig. 6	200	_	-	200	_	_	200	_		ns	
Input Data Hold T	d Time Port 3		t _{IH}	Fig. 6	150	_	_	150		_	150	_	_	ns
Input Data Setup	Time	Port 3	t _{IS}	Fig. 6	0	_	_	0	_	-	0	_	-	ns

^{*} Except P21

TIMER, SCI TIMING

ltem	Cumbal	Test Con-	HD6301V1			HD63A01V1			HD63B01V1			Unit
	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
Timer Input Pulse Width	t _{PWT}		2.0	_	_	2.0	_	-	2.0	-	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-	-	400	_	-	400	-	-	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	_		2.0	_	_	2.0	-	-	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	_	0.6	0.4	_	0.6	0.4	-	0.6	t _{Scyc}

MODE PROGRAMMING

ltem	Symbol	Test Con-	HD6301V1			HD63A01V1			HD63B01V1			Unit
item	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	PWRSTL		3	-	-	3	-	_	3	-	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 8	2	-	_	2	-	-	2	-	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}	1	150	_	_	150	_	_	150	-	_	ns




Figure 1 Expanded Multiplexed Bus Timing







Figure 2 Expanded Non-Multiplexed Bus Timing



*Port 3 Non-Latched Operation

Figure 3 Port Data Set-up and Hold Times (MPU Read)





Figure 4 Port Data Delay Times (MPU Write)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)





Figure 6 Port 3 Latch Timing (Single Chip Mode)








Figure 8 Mode Programming Timing

Figure 7 Timer Output Timing




Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing



■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$ or 3 to 6V other than for high speed operation (500kHz).

XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is useful because the devide by 4 circuitry is included. EXTAL accepts an external clock input of duty 50% (±10%) to drive, then internal clock is a quarter the frequency of an external clock. External driving frequency will be less than 4 times as maximum internal clock. For external driving, no XTAL should be connected. An example of connection circuit is shown in Fig. 12.




Figure 12 Crystal Interface

Standby (STBY)

This pin is used to place the MCU in the Standby mode. Setting to "Low" level, the internal condition is reset with inactive oscillation and fixed internal clock. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

Reset (RES)

This input is used to reset the MCU and start it from a power off condition. RES must be held "Low" for at least 20ms when power is on. It should be noted that, before clock generator stabilizing, the internal state and I/O ports are uncertain, because MCU can not be reset without clock. To reset the MCU during system operation, it must be held "Low" at least 3 system clock cycles. From the third cycle on, all address buses become "High" with RES at "Low" level. Detecting "High" level, MPU does the following.

- I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the MPU recognize the maskable interrupts IRQ₁ and IRQ₂, clear it beforehand.

• Enable (E)

This output pin supplies system clock. Output is a singlephase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF.

Non maskable Interrupt (NMI)

When the input signal of this pin is recognized to fall, NMI sequence starts. The current instruction may be continued to the last if $\overline{\text{NMI}}$ signal is detected as well as the following $\overline{\text{IRQ}_1}$ interrupt. Interrupt mask bit in Condition Code Register has no effect on NMI. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD will occur to load the contents to the program counter and branch to a non maskable interrupt service routine.

Inputs $\overline{IRQ_1}$, and \overline{NMI} are hardware interrupt lines sampled by internal clock. After the execution of instructions, start the interrupt routine in synchronization with E.

● Interrupt Request (IRQ.)

This level sensitive input requests that an interrupt sequence be generated within the machine. The MPU will wait receiving the request until it completes the current instruction that being executed before it recognizes the request. At that time, if the interrupt mask bit in Condition Code Register is not set, MPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the MPU sets the interrupt bit so that no further maskable interrupts may occur.

Table 1 Interrupt Vectoring memory map

	Vec	tor	Interrupt
ihest	MSB	LSB	interrupt
ority	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	ŇМI
	FFFA	FFFB	Software Interrupt (SWI)
	FFF8	FFF9	IRQ, (or IS3)
	FFF6	FFF7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compare
	FFF2	FFF3	TOF (Timer Overflow)
west	FFFO	FFF1	SCI (RORF + ORFE + TORE)
ority			

At the end of the cycle, the MPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and locates the contents in Program Counter to branch to an interrupt service routine.

The Internal Interrupt will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7.

When $\overline{IRQ_1}$ and $\overline{IRQ_2}$ are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Independently of the Mask Bit condition, the MPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

The following pins are available only for Port 3 in single chip mode.



Input Strobe (IS3) (SC₁)

This signal controls $\overline{IS3}$ interrupt and the latch of Port 3. When detected the signal fall, the flag of Port 3 Control Status Register is set.

For respective bits of Port 3 Control Status Register, see the I/O PORT 3 CONTROL STATUS REGISTER section.

Output Strobe (OS3) (SC₂)

This signal is used to strobe to an external device, indicating effective data is on the I/O pins. The timing chart for Output Strobe are shown in figure 5.

The following pins are available for Expanded Modes.

Read/Write (R/W) (SC₂)

This TTL compatible output signal indicates peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF.

● I/O Strobe (IOS) (SC₁)

In expanded non multiplexed mode 5 of operation, \overline{IOS} decodes internally A_9 to A_{15} as zero's and A_8 as a one. This allows external access up to 256 addresses from \$0100 to \$01FF in memory. The timing chart is shown in Figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode, address strobe appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at Port 3 and to control the 8-bit latch by address strobe as shown in Figure 18. Thereby, I/O Port 3 can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

■ PORTS

There are four I/O Ports on HD6301V1 MCU (three 8-bit ports and one 5-bit port). 2 control pins are connected to one of the 8-bit port. Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for an input.

There are four ports: Port 1, Port 2, Port 3, and Port 4. Addresses of each port and associated Data Direction Register are shown in Table 2.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to

be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MCU has been reset, all I/O lines are configured as inputs in all modes except mode 1. In all modes other than expanded non multiplexed mode, mode 1, Port 1 is always parallel I/O. In mode 1, Port 1 will be output line for lower order address lines (A₀ to A₇).

I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MCU has been reset, I/O lines are configured as inputs. These pins on Port 2 (pins 10, 9, 8 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5), which is expanded in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P_{21}) is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port which can be configured as I/O lines, a data bus, or an address bus multiplexed with data bus. Its function depends on hardware operation mode programmed by the user using 3 bits of Port 2 during Reset. Port 3 as a data bus is bi-directional. For an input from peripherals, regular TTL level must be supplied, that is greater than 2.0V for a logic "1" and less than 0.8V for a logic "0". This TTL compatible three-state buffer can drive one TTL load and 90pF. In the expanded Modes, data direction register will be inhibited after Reset and data flow will be dependent on the state of the R/W line. Port 3 in each mode assumes the following characteristics.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs—as programmed by its corresponding Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe (153) and an output strobe (053), both being used for handshaking. They are controlled by I/O Port 3 Control/Status Register. Additional 3 characteristics of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using $\overline{IS3}$ (SC₁) as a control signal.
- (2) OS3 can be generated by MPU read or write to Port 3's data register.
- (3) IRQ₁ interrupt can be generated by an IS3 negative edge.

Port 3 strobe and latch timing is shown in Figs. 5 and 6, respectively.

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0
		īS3	x	oss	LATCH	×	×	×
	153	IRQ ₁			1 1		ĺ	
\$000F	FLAG	ENABLE			ENABLE		l	

Bit 0 Not used. Bit 1 Not used.



Bit 2 Not used.

Bit 3 LATCH ENABLE.

Bit 3 is used to control the input latch of Port 3. If the bit is set at "1", the input data on Port 3 is latched by the falling edge of $\overline{1S3}$. The latch is cleared by the MCU read to Port 3; it can now be latched again. Bit 3 is cleared by a reset.

Bit 4 OSS (Output Strobe Select)

This bit identifies the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is not cleared, the strobe will be generated by a write operation. Bit 4 is cleared by a reset.

Bit 5 Not used.

Bit 6 ISS ENABLE.

If the $\overline{\text{IS3}}$ flag (bit 7) is set with bit 6 set, an interrupt is enabled. Clearing the flag causes the interrupt to be disabled. The bit is cleared by a reset.

Bit 7 IS3 FLAG.

Bit 7 is a read-only bit which is set by the falling edge of $\overline{IS3}$ (SC₁). It is cleared by a read of the Control/Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset. **Expanded non multiplexed mode (mode 1,5)**

In this mode, Port 3 becomes data bus. (D_0 to D_7)

Expanded Multiplexed Mode (mode 0, 2, 4, 6)

Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O Port 4

This is an 8-bit port that becomes either I/O or address outputs depending on the operation mode selected. In order to be read accurately, the voltage at the input lines must be greater than 2.0V for a logic "1", and less than 0.8V for a logic "0". For outputs, each line is TTL compatible and can drive one TTL load and 90pF. After reset, this port becomes inputs. To use these pins as addresses, they should be programmed as outputs.

In each mode, Port 4 assumes following characteristics.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its associated data direction register.

Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address lines $(A_0 \text{ to } A_7)$ by writing "1"s on the data direction register.

When all of the eight bits are not required as addresses, the remaining lines can be used as I/O lines (Inputs only) starting with the MSB.


Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper order address lines (A_8 to A_{15}).

Expanded Multiplexed Mode (Mode 0, 2, 4): In this mode, Port 4 becomes output for upper order address lines (A_8 to A_{15}) regardless of the value of data direction register. The relation between each mode and I/O Port 1 to 4 is summarized in Table 3.

■ MODE SELECTION

The operation mode after the rest must be determined by the user wiring the 10, 9, and 8 externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the programmed control bits PC0, PC1, PC2 in I/O Port 2 register when reset goes "High", I/O Port 2 Register is shown below.

Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Fig. 13. During reset, the HD14053B is available to separate the peripheral device from the MCU. It is necessary where the data conflict can occur between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 are for read only. The mode selection of the HD6301V1 is shown in Table 4.

The HD6301V1 operates in three basic modes: (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with the HMCS6800 peripheral family), (3) Expanded Non Multiplexed Mode (compatible with HMCS6800 peripheral family)

Single Chip Mode

In the Single Chip Mode, all ports will become I/O. This is shown in figure 15. In this mode, SC1, SC2 pins are configured for control lines of Port 3 and can be used as input strobe ($\overline{\text{IS3}}$) and output strobe ($\overline{\text{OS3}}$) for handshaking data.

Expanded Multiplexed Mode

In this mode, Port 4 is configured for I/O (inputs only) or address lines. The data bus and the lower order address bus are multiplexed in Port 3 and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O. In this mode, HD6301V1 is expandable to 65k words (See Fig. 16).

Expanded Non Multiplexed Mode

In this mode, the HD6301V1 can directly address HMCS6800 peripherals with no external logic. In mode 5, Port 3 becomes a data bus. Port 4 becomes A_0 to A_7 address bus or partial address bus and I/O (inputs only). Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination thereof. Port 1 is configured as a parallel I/O only.

In this mode, HD6301VI is expandable to 256 locations. In the application system enough with fewer addresses, idle pins of Port 4 can be used as I/O lines (inputs only) (See Fig. 17).

In mode 1, Port 3 becomes a data bus and Port 1 becomes A_0 to A_7 address bus, and Port 4 becomes A_8 to A_{15} address bus.

In this mode, the HD6301V1 is expandable to 65k words with no external logic.

Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in Port 3 in the expanded multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6301V1 is shown in Figure 18.





Figure 13 Recommended Circuit for Mode Selection



	Truth Table												
Contr	ol l	On Switch	•										
Inhibit	8	Sele	On Switch										
innibit	С	В	Α	HD14053B									
0	0	0	0	Zo Yo Xu	•								
0	0	0	1	Zo Yo X									
0	0	1	0	Z _o Y, X _o									
0	0	1	1	Z _o Y, X,	•								
0	1	0	0	Z, Y, Xo	•								
0	1	0	1	Z, Yo X,									
0	1	1	0	Z, Y, Xo									
0	1	1	1	Z, Y, X,									
_1	х	х	×	_									

Note 1) Figure of Mode 7 2) RC≈Reset Constant

3) R₁=10kΩ

Figure 14 HD14053B Multiplexers/De-Multiplexers




Figure 15 HD6301V1 MCU Single-Chip Mode




Figure 16 HD6301V1 MCU Expanded Multiplexed Mode






Figure 17 HD6301V1 MCU Expanded Non Multiplexed Mode




Figure 18 Latch Connection

Summary of Mode and MCU Signal

This section gives a description of the MCU signals for the various modes, SC_1 and SC_2 are signals which vary with the mode that the chip is in.

Table 3	Feature	of each	mode	and lin	ies

MODE		PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SCı	SC₂
SINGLE CH	P	1/0	1/0 1/0 1/0		1/0	ĪS3 (I)	OS3 (O)
EXPANDED	MUX	1/0	I/O	ADDRESS BUS (A ₀ ~ A ₇) DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS*	AS(O)	R/₩(O)
EXPANDED	Mode 5	1/0	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	IOS(O)	R/ W (O)
NON-MUX	Mode 1	ADDRESS BUS	I/O	DATA BUS (D ₀ ~ D ₇)	ADDRESS BUS (A ₈ ~A ₁₅)	Not Used	R/₩(O)

^{*}These lines can be substituted for I/O (Input Only) starting with the MSB (except Mode 0, 2, 4).

l = Input

IS3 = Input Strobe

SC = Strobe Control

O = OutputR/ $\overline{W} = Read/Write$ OS3 = Output Strobe

AS = Address Strobe

Table 4 Mode Selection Summary

Mode	P ₂₂ (PC2)	P21 (PC1)	P ₂ (PCO)	пом	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	Н	н	1	ı	I	1	Single Chip
6	Н	н	L	1	1	ı	MUX(4)	Multiplexed/Partial Decode
5	Н	L	Н	1	1	ı	NMUX(4)	Non-Multiplexed/Partial Decode
4	Н	L	L	E ⁽²⁾	J(1)	E	MUX	Multiplexed/RAM
3	L	н	н		_			Not Used
2	'L	Н	L	E ⁽²⁾	_[(1)	E	MUX	Multiplexed/RAM
1	L	L	Н	E(2)	1	E	NMUX	Non-Multiplexed
0	L	L	L	1	1	l(3)	MUX	Multiplexed Test

LEGEND:

I — Internal E — External

MUX - Multiplexed NMUX - Non-Multiplexed

L - Logic "0" H - Logic "1"

(NOTES)

- 1) Internal RAM is addressed at \$0080.
- 2) Internal ROM is disabled.
- 3) Reset vector is external for 3 or 4 cycles after RES goes "high".
- 4) Idle lines of Port 4 address outputs can be assigned to Input Port.

■ Memory Map

The MCU can provide up to 65k byte address space depending on the operating mode. Fig. 19 shows a memory map for each operating mode. The first 32 locations of each map are for the MCU's internal register only, as shown in Table 5.

Table 5 Internal Register Area

Register	Addres
Port 1 Data Direction Register****	00,
Port 2 Data Direction Register****	01
Port 1 Data Register	02 *
Port 2 Data Register	03
Port 3 Data Direction Register ****	04**
Port 4 Data Direction Register ****	05***
Port 3 Data Register	06**
Port 4 Data Register	07 ***
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	OB
Output Compare Register (Low Byte)	oc
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	0F**
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Mode 1
- ** External address in modes 0, 1, 2, 4, 6; cannot be accessed in Mode 5
- *** External address in Modes 0, 1, 2, 4
- **** 1 = Output, 0 = Input







Figure 19 HD6301V1 Memory Maps



(to be continued)

Figure 19 HD6301V1 Memory Maps




Figure 19 HD6301V1 Memory Maps

■ PROGRAMMABLE TIMER

The HD6301V1 contains 16-bit programmable timer and used to make measurement of input waveform. In addition independently it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to many seconds.

The timer hardware consists of

- an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer is shown in Figure 20.





Figure 20 Programmable Timer Block Diagram

Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the MPU software at any time desired with no effects on the counter. Reset will clear the counter.

When the MPU writes arbitrary data to the MSB of \$09, then value of \$FFF8 is being pre set to the counter (\$09, \$0A) indepently of the write data value. When the MPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low", on the other hand, the data preceedingly written in "High" byte is set to "High".

The counter value written to the counter using the double store instruction is shown in Figure 21.



(5AF3 written to the counter)
Figure 21 Counter Write Timing

* To write to the counter can disturb serial operations, so it should be inhibited during using the SCI.

Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit should be changed to control an output level again on the next compare values.

The output compare register is set to SFFFF during reset. The compare function is inhibited at the cycle writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the counter.

Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter obtained when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to gate in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.

Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information below.

- A proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag may contains an individual enable bit in TCSR where controls whether or not an interrupt request may be output to internal interrupt signal $(\overline{IRQ_2})$. If the I-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag being set. A description of each bit is as follows.

Timer Control / Status Register

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output compare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

Bit 1 IEDG (Input Edge); This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function.



When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a leading edge ("Low"-to-"High" transition).

- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ₂) but when clear, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2), when clear, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2) but when clear, the interrupt is inhibited
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set when the counter value is \$0000. It is cleared by MPU read of TCSR (with TOF set) following an MPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) following an MCU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by an MPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6301V1 contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate and comprises a transmitter and a receiver which operate independently on each other but with the same data format at the same data rate. Both of transmitter and receiver communicate with the MPU via the data bus and with the outside world, through Port 2 bit 2, 3 and 4. Description of hardware, software, register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is triggered by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol needs an idle period between the messages.

With this hardware feature, the non-selected MPU be re-enabled (or "wakes-up") for the appearing next message.

Programmable Option

The HD6301V1 has the following optional features provided for its Serial I/O. They are all programmable.

- · data format; standard mark/space (NRZ)
- · clock source ; external or internal
- baud rate; one of 4 rates per given MPU E clock frequency or 1/8 of external clock

· wake-up feature; enabled or disabled

- interrupt requests; enabled or masked individually for transmitter and receive data registers
- clock output ; internal clock enabled or disabled to Port 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually for receiver and transmitter

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:

- · an 8-bit control/status register
- · a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS register are defined as follows.


Transmit / Receive Control Status Register

RDRF ORFE TORE RIE RE TIE TE WU ADDR	7	6	5	4	3	2	1	0	_
	RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	ADDR:

- Bit 0 WU (Wake Up); Set by software and clear by hardware on receipt of ten consecutive "1"s. It should be noted that RE flag has already set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); Set to produce preample of ten consecutive "1"s and to enable the data of transmitter to output subsequently to the Port 2 bit 4 independently of its corresponding DDR value. When clear, serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set with TDRE (bit 5) set, it will permit an $\overline{IRQ_2}$ interrupt. When clear, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit. When clear, the serial I/O affects nothing on Port 2 bit 3.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set with bit 7 (RDRF) or a bit 6 (ORFE) set, it will permit an $\overline{IRQ_2}$. When clear, $\overline{IRQ_2}$ interrupt is masked.
- Bit 5 TDRE (Transmit Data Register Empty); When the data transfer is made from the Transmit Data Register to Output Shift Register, it is set by hardware. The bit is cleared by reading the status register and followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), it is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data

register with the RDRF set. Framing Error occurs when the bit counters are not synchronized with the boundary of the byte in the bit stream. The bit is cleared by reading the status register and followed by reading the receive data register, or by RES.

Bit 7 RDRF (Receive Data Register Full); It is set by hardware when the data transfer is made from the receive shift register to the receive data register. It is cleared by reading the status register and followed by reading the receive data register, or by RES.



7	6	5	4	3	2	1	0	_
х	×	х	×	CC1	CC0	SS1	SSO	ADDR : \$0010

Transfer Rate / Mode Control Register

Table 6 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1 :	: SSO	E	614.4 kHz	1.0 MHz	1.2288MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Baud
0	1	E ÷ 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104.2 µs/ 9,600 Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3µs/ 1,200Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms/ 300Baud

Table 7 SCI Format and Clock Source Control

CC1	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0		_	_	_	_
0	1	NRZ	Internal	Not Used	••	••
1	0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	**	••

^{*} Clock output is available regardless of values for bits RE and TE.

^{**} Bit 3 is used for serial input if RE = "1" in TRCS. Bit 4 is used for serial output if TE = "1" in TRCS.



• Transfer rate/Mode Control Register (RMCR)

The register controls the following serial I/O variables:

- · Bauds rate · data format · clock source
- · Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency within the MPU. Table 6 lists the available Baud Rates.

They control the data format and the clock select logic. Table 7 defines the bit field.

Internally Generated Clock

If the user wish to employ externally a internal clock for the serial I/O, the following requirements should be noted.

- · The values of RE and TE have no effect.
- · CC1, CC0 must be set to "10".
- The maximum clock rate will be E/16.
- The clock is once the bit rate.

Externally Generated Clock

If the user wish to supply an external clock for the Serial I/O, the following requirements should be noted.

- "The CC1, CC0, field in the Rate and Mode Control Register must be set to "11" (See Table 7).
- •The external clock must be set to 8 times the desired baud
- The maximum external clock frequency is E/2 clock.

Serial Operations

The serial I/O hardware must be initialized by the HD6301V1 software prior to operation. The sequence will be normally as follows.

- Writing the desired operation control bits to the Rate and Mode Control Register.
- Writing the desired operation control bits to the TRCS register.

If using Port 2 bit 3, 4 for serial I/O, TE, RE bits may be preserved set. When TE, RE bit cleared during SCI operation, and subsequently set again, it should be noted that the setting of TE, RE must refrain for at least one bit time of the current baud rate. If set within one bit time, there may be the case where the initializing of internal function for transmit and receive does not take place.

• Transmit Operation

Data transmission is enabled by the TE bit in the TRCS register. When set, gates the output of the serial transmit shift register to Port 2 bit 4 which is unconditionally configured as an output irrespectively of corresponding DDR value.

Following RES the user should configure both the RMC register and the TRCS register for desired operation. Setting the TE bit during this procedure causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter section is ready to operate. Then either of the following states exists.

(1) If the transmit data register is empty (TDRE = 1), the

consecutive "1"s are transmitted indicating an idle lines.

(2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the O start bit is first transferred. Next the 8-bit data (beggining at bit0) and the stop bit. When the transmit data register has been empty, the hardware sets the TDRE flag bit: If the MCU fails to respond to the flag within the proper time, TDRE is preserved set and then a 1 will be sent (instead of a 0 at start bit time) and more 1s will be set successively until the data is supplied to the data register. While the TDRE remains a "1", no "0" will be sent.

Receive Operation


The receive operation is enabled by the RE bit, gating the serial input through Port 2 bit 3. The receive section operation is conditioned by the contents of the TRCS and RMC register. In the normal non-biphase mode, the received bit stream is synchronized by the first "0" (space). During 10-bit time, the approximate center is strobed. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, with the interrupt flag set. If the tenth bit of the next data is received, however, still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the MCU read of the status register as a response to RDRF flag or ORFE flag, following the MCU read of the receive data register, RDRF or ORFE will be cleared.

■ RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used. Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of \overline{RES} and RAM is enabled. With the program control, it is capable of writing "1" or "0". With the disabled RAM (logic "0"), the RAM address becomes external address and the MPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit is cleared when the $V_{\rm CC}$ voltage is removed. This bit is a read/write status flag that user can read. If this bit is preserved set, indicating that $V_{\rm CC}$ voltage is applied and the data in the RAM is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6301V1 has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the change instruction of the index and the accumulator, the sleep instruction are added. This section describes:

- MCU programming model (See Fig. 23)
- · Addressing modes
- Accumulator and memory manipulation instructions (See Table 8)
- · New instructions
- Index register and stack manipulation instructions (See Table 9)
- Jump and branch instructions (See Table 10)
- Condition code register manipulation instructions (See Table 11)
- · Op-code map (See Table 12)
- · Cycle-by-Cycle Operation (See Table 13)

MCU Programming Model

The programming model for the HD6301V1 is shown in Figure 23. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 23 MCU Programming Model

MCU Addressing Modes

The HD6301V1 has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 8 to 12). When the clock frequency is 4 MHz, the machine cycle will be microseconds. Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 Bytes in the machine ie; locations zero through 255. Enhanced execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM each have three.

Extended Addressing

In this mode, the second byte indicates the upper 8 bit

addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, this carry is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.



Table 8 Accumulator, Memory Manipulation Instructions

							Add	fressi	ing f	Mod	les							C			on (jiste		e
Operations	Mnemonic	IMI	MEI	5	DIF	REC	T	IN	DE:	χ	EX.	TEN	ID	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	OР	~	#	OP	~	#	ОР	~	#	ОР	~	#	Avidamente operation	н	ı	N	z	٧	С
Add	ADDA	88	2	2	9В	3	2	AB	4	2	вв	4	3				A + M→ A	1	•	\$	‡	\$	‡
	ADDB	СВ	2	2	DВ	3	2	€B	4	2	FB	4	3				B + M → B	:	•	\$	ŧ	\$	‡
Add Double	ADDD	СЗ	3	3	D3	4	2	€3	5	2	F3	5	3				A:B+M:M+1→A:B	•	•	1	‡	‡	‡
Add Accumulators	ABA		_											1B	1	1	A + B → A	1	•	\$	‡	\$	\$
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A+M+C-A	\$	•	:	\$	\$	\$
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	‡	•	\$:	‡	:
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3			Γ	A·M → A	•	•	‡	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			Γ	B·M → B	•	•	1	‡	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3			l	A·M	•	•	3	1	R	•
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3		\Box		в•м	•	•	\$	1	R	•
Clear	CLR	1	t			_	\vdash	6F	5	2	7F	5	3			T	00 → M	•	•	R	s	R	R
	CLRA	T	1	_	_		\vdash		1	┪		1	Т	4F	1	1	00 → A	•	•	R	s	R	R
	CLRB	1				Ι_	1		1	Т	İ	T	Т	5F	1	1	00 → B	•	•	R	s	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	81	4	3			T	A - M	•	•	1	1	1	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3		1	T	B - M	•	•	1	1	1	1
Compare Accumulators	CEA		Ť	-			Ť			<u> </u>				11	1	1	A - B	•	•	1	1	:	1
Complèment, 1's	сом						T	63	6	2	73	6	3			Г	M→M	•	•	1	1	R	s
	COMA		\vdash	_			T		1			T		43	1	1	Ā → A	•	•	1	1	R	s
	COMB	T-	t		T		T							53	1	1	B → B	•	•	1	1	R	S
Complement, 2's	NEG	†		†-		1	t	60	6	2	70	6	3	 -	T	-	00 - M → M	•	•	1	1	1	(2
(Negate)	NEGA	1	T	1			T		1	_	Ī			40	1	1	00 - A → A	•	•	1	1	n	(2
	NEGB	1	1	\vdash		Г	T		1				Τ	50	1	1	00 - B → B	•	•	1	1	0	(2
Decimal Adjust, A	DAA	İ					Ī		Ī					19	2	1	Converts binary add of BCD characters into BCD format	•	•	1	:	\$	3
Decrement	DEC	1	T	Τ-	1		T	6A	6	2	7A	6	3			1	M – 1 → M	•	•	1	1	(•
	DECA	\top	T	Ι-	†	\vdash	T		1		\vdash	T	T	4A	1	1	A - 1 → A	•	•	1	1	•	
	DECB		T				T							5A	1	1	8 - 1 → 8	•	•	1	1	4	
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3				A ⊕ M → A	•	•	1	1	R	•
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		1		B ⊕ M→ B	•	•	1	1	R	•
Increment	INC	1	+	T		T	1	6C	6	2	7C	6	3		T	\vdash	M + 1 → M	•	•	1	1	6	
	INCA	+-	t	†	1	t	t	†	t		1	\vdash		4C	1	1	A + 1 → A	•	•	1	1	(5	-
	INCB	+	t	+-		1	$^{+}$	-	†	t	†	1	t	5C	1	1	B + 1 → B	•	•	1:	1	(5	
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	Ť	\vdash	1	M → A	•	•	1	1	R	١.
Accumulator	LDAB	C6	2	+	D6	3	2	E6	4	2	F6	4	3	t	1	T	M → B	•	•	1	1	R	١.
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3			T	M + 1 → B, M → A	•	•	2	1	R	1.
Multiply Unsigned	MUL	1	T	T	Γ	T	Τ	T	T	Г		Τ	Π	3D	7	1	A×B→A:B	•	•	•	•	•	C
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	Τ	1	T	A+M→A	•	•	1	1	R	1.
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	t	t	1	B + M → B	•	•	1	1	R	1
Push Data	PSHA	+-		t^{-}	1	1	+	1	1	t	1	+	1	36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	†•
•	PSHB	†	T	T		T	T	T	+	T		十	T	37	4	1	B → Msp, SP – 1 → SP	•	•	•	•	•	†•
Pull Data	PULA	†	T	t		T	1		†	1	T	T	T	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	†•
***	PULB	1	T	Τ	1	T	1		1			1	T	33	3	-	SP + 1 → SP, Msp → B	•	•	•	•	•	1.
Rotate Left	ROL	1	T	1	1	T	T	69	6	2	79	6	3	T	Ť	t			•	1	1	6	1:
	ROLA	+	$^{+}$	†		\vdash	+-	1	ť	Ť	<u> </u>	Ť	Ť	49	1	1		•	•	1	_	6	4
	ROLB	+	+	† -	1	+	+-	 	+	+	+-	+	+	59	+	ti	\$ 5 B	-	+	+	_	6	1
Rotate Right	ROR	+	+	+	+	╁	+-	66	6	2	76	6	3	+==	ť	÷	M	•	•	1			1
	RORA	+	+	+	1	+	+	1	Ť	۴	+	Ť	ť	46	1	1	 	-	+		-	6	
	RORB	+	+-	+-	+	+-	+-	+-	+	+-	-	-	+-	56	1	1 .	.↓_J C 167 <u>— 1</u> 60	•		1:	_	(6	-

Note) Condition Code Register will be explained in Note of Table 11.

(to be continued)



Condition Code Addressing Modes Register Boolean/ Operations Mnemonio IMMED DIRECT INDEX EXTEND IMPLIED 4 3 2 1 0 Arithmetic Operation INZVC н |~ OP OP ~ # OP ~ # OP • t t 6 t Shift Left ASL 68 6 2 78 6 3 ٠ Arithmetic • 1 1 (6) 1 ASLA 48 1 • • : : **6** : 58 1 1 **ASLB** Double Shift • | : | : |**6** ASLD Left, Arithmetic • 1 1 6 1 Shift Right ASR 67 6 2 77 6 3 ٠ Arithmetic • : : **6** : 47 • ASRA 1 ASRB 57 • t t 6 t Shift Right • R 1 6 1 6 2 74 6 3 • LSF Logical • R 1 6 1 LSRA 44 1 . • R 1 6 1 LSRB 54 1 Double Shift ACC A/ ACC B • • R : 6 : LSRD 04 1 Right Logical 97 3 2 A7 4 2 B7 4 3 $A \rightarrow M$ • t t R • ٠ Store STAA Accumulator • • t t R • D7 3 2 E7 4 2 F7 4 3 B → M STAR A → M B → M + 1 Store Double • | 1 | R | • 4 2 ED 5 2 FD 5 3 STD DĐ Accumulator 3 2 A0 4 2 B0 • • 1 1 1 2 2 90 4 3 $A - M \rightarrow A$ Subtract SUBA 80 • : : : : CO 2 2 DO 3 2 EO 4 2 FO 4 3 B - M - B SUBB • 1 1 1 1 A:B-M:M+1→A:B 3 3 93 4 2 A3 5 2 B3 5 3 Double Subtract SUBD ٠ Subtract • 1 1 1 1 10 1 1 A - B → A • SBA Accumulators 82 2 2 92 3 2 A2 4 2 B2 4 3 A-M-C→A • • : : : : SBCA Subtract With Carry SBCB C2 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C - B • 1 1 1 1 • • ‡ ‡ R • Transfer Accumulators 16 1 1 A → B TAB 1 1 B - A • • ‡ ‡ R • 17 TBA • 1 1 R R Test Zero or TST 4 2 70 4 3 M - 00 6D • • : : R R TSTA 4D 1 1 A - 00 • • ; ; R R TSTB 5D 1 1 8 - 00 And Immediate AIM 71 6 3 61 7 3 • • : : R • M-IMM→M **OR Immediate** OIM 72 6 3 62 7 3 M+IMM→M • 1 1 R • ٠ 75 6 3 65 7 3 • • 1 1 R • **EOR** Immediate FIM M⊕IMM→M Test Immediate TIM 7B 4 3 6B 5 3 M-IMM • • 1 1 R •

Table 8 Accumulator, Memory Manipulation Instructions

Note) Condition Code Register will be explained in Note of Table 11.

New Instructions

In addition to the HD6801 Instruction Set, the HD6301V1 has the following new instructions:

 $\mathsf{AIM} - \cdots (\mathsf{M}) \cdot (\mathsf{IMM}) \to (\mathsf{M})$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM - \cdots (M) + (IMM) \rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM - \cdots - (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

XGDX--(ACCD) ↔ (IX)

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.



Table 9 Index Register, Stack Manipulation Instructions

							Add	dress	ing	Мо	des						Boolean/	(on.	ditio Reg			je
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	т	IN	DE	X	EX.	ΓEΝ	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	To
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	1	н	1	N	Z	٧	to
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3		Г		X-M:M+1	•	•	ţ	\$	1	Ī
Decrement Index Reg	DEX									Г		Г		09	1	1	X – 1 → X	•	•	•	1	•	Ī
Decrement Stack Pntr	DES	T				П			Ī					34	1	1	SP - 1 → SP	•	•	•	•	•	1
Increment Index Reg	INX	T	Γ	Г		Г			Γ	Г				08	1	1	X + 1 → X	•	•	•	1	•	Ī
Increment Stack Pntr	INS	1	Ī	1					Π					31	1	1	SP + 1 → SP	•	•	•	•	•	T
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M + 1) \rightarrow X_L$	•	•	(Ž)	:	R	1
Load Stack Pntr	LD\$	8E	3	3	9E	4	2	AE	5	2	BE	5	3	i		1	M → SPH, (M+1) → SPL	•	•	1	:	R	1
Store Index Reg	STX	T			DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•.	•	7	‡	R	Ī
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	1	1	R	1
Index Reg → Stack Pntr	TXS													35	1	1	X - 1 → SP	•	•	•	•	•	T
Stack Pntr → Index Reg	TSX			Г		1			Г					30	1	1	SP + 1 → X	•	•	•	•	•	Ť
Add	ABX	1							Т					3A	1	1	B + X → X	•	•	•	•	•	T
Push Data	PSHX	T				Γ	Г		Г					3C	5	1	X _L → M _{ep} , SP - 1 → SP	•	•	•	•	•	T
													ĺ				X _H → M _{sp} , SP - 1 → SP		l				l
Pull Data	PULX	T				Γ	Τ		Γ					38	4	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	T
			l											1		1	SP + 1 → SP, Map → XL	1					
Exchange	XGDX	1	Γ				T							18	2	1	ACCD↔IX	•	•	•	•	•	Ť

Note) Condition Code Register will be explained in Note of Table 11.

Table 10 Jump, Branch Instruction

							Ac	ldres	sing	Мо	des							Ī	Con		on (e
Operations	Mnemonic	REL	ATI	VE	DII	REC	т	IN	DE	x	EX.	TEN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OР	~	#	OP	~	#	OP	~	#		Н	1	N	z	V	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2							I						None	•	•	•	•	•	•
Branch If Carry Clear	всс	24	3	2								Γ					C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2		1	Ī						T	1			C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2													C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2		Ī											Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2									Г				N ⊕ V = 1	•	•	•	•	•.	•
Branch If Minus	ВМІ	28	3	2			T						Ι				N * 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													v-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2									T				V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2		Г	П					Г	Γ				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2														•	•	•	•	•	•
Jump	JMP			T	T		1	6E	3	2	7E	3	3	†		T	See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR	1			9D	5	2	AD	5	2	BD	6	3	1			j	•	•	•	•	•	•
No Operation	NOP												Ī	01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI			Ī									Ī	3B	10	1		1	_	- (8		_
Return From Subroutine	RTS													39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI	T	Τ	1	1						1	T		3F	12	1		•	s	•	•	•	•
Wait for Interrupt®	WAI						Π		Г			T	Г	3E	9	1)	•	9	•	•	•	•
Sleep	SLP	t	1	t		1	†	1		\vdash	t —	1	t	1A	4	1		•	•	•	•	•	•

Note) *WAI puts R/\overline{W} high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 11.



Table 11 Condition Code Register Manipulation Instructions

		Addre	ssingA	Modes		С	ondit	ion C	ode f	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		н	1	N	z	V	C
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	s
Set Interrupt Mask	SEI	OF	1	1	1 → 1	•	s	•	•	•	
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	s	•
Accumulator A → CCR	TAP	06	1	1	A→ CCR	_		— (0 —		_
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•

[NOTE] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

(Bit V) Test: Result = 10000000? 12345678 Test: Result \ 00000000?

(Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
Test: Operand = 10000000 prior to execution? (Bit C)

(Bit V)

Test: Operand = 01111111 prior to execution? (Bit V)

Test: Set equal to N⊕C=1 after the execution of instructions (Bit V)

Test: Result less than zero? (Bit 15=1) (Bit N)

Load Condition Code Register from Stack. (All Bit)

Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait (Bit I)

(All Bit) Set according to the contents of Accumulator A.

(Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 12 OP-Code Map

OF	•					ACC	ACC		EXT		ACCA	or SP			ACCE	3 or X		1
COL	Œ					A	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT.	1
$\overline{}$	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
LO		0	1 .	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	1
0000	0		SBA	BRA	TSX		N	EG					S	UB				0
0001	1	NOP	CBA	BRN	INS			A	M				C	MP				1
0010	2			ВНІ	PULA			0	IM				s	ВС				2
0011	3			BLS	PULB		C	M			SU	BD			AD	DD		3
0100	4	LSRD		BCC	DES		L	SR					A	ND				4
0101	5	ASLD		BCS	TXS			Ε	IM				В	ЯŤ				5
0110	6	TAP	TAB	BNE	PSHA		R	OR					LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		7
1000	8	INX	XGDX	BVC	PULX		Α	SL					E	OR				8
1001	9	DEX	DAA	BVS	RTS		R	DL					Α	DC				9
1010	A	CLV	SLP	BPL	ABX		D	EC					Ò	RA				A
1011	В	SEV	ABA	BMI	RTI			Т	IM				A	DD				В
1100	С	CLC		BGE	PSHX		۱ñ	1C			C	PX			LI	OD		С
1101	D	SEC		BLT	MUL		T:	ST		BSR		JSR				STD		D
1110	E	CLI		BGT	WAI			J	MP		LI	DS			L	ox		E
1111	F	SEI		BLE	SWI	CLR					STS				STX		F	
		0	1	2	3	4	5	6	7	8	9	A	В	С	ם	E	F	

UNDEFINED OF CODE

* Only each instructions of AIM, OIM, EIM, TIM

Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction counts the number of cycles taken between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6301V1 employs a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being exe-

cuted.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6301V1.

Table 13 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/\overline{W} status in cycle-by-cycle basis during the execution of each instruction.

Table 13 Cycle-by-Cycle Operation

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMMEDIA	TE					
ADC	ADD		1	Op Code Address+1	1	Operand Data
AND	BIT		2	Op Code Address+2	1	Next Op Code
CMP	EOR	2				
LDA	ORA					
SBC	SUB					
ADDD	CPX		1	Op Code Address+1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	Next Op Code
DIRECT						
ADC	ADD		1	Op Code Address+1	1	Address of Operand (LSB)
AND	BIT		2	Address of Operand	1	Operand Data
CMP	EOR	3	3	Op Code Address+2	1	Next Op Code
LDA	ORA					
SBC	SUB					
STA			1	Op Code Address+1	1	Destination Address
		3	2	Destination Address	0	Accumulator Data
			3	Op Code Address+2	1	Next Op Code
ADDD	CPX		1	Op Code Address+1	1	Address of Operand (LSB)
LDD	LDS	4	72	Address of Operand	1	Operand Data (MSB)
LDX	SUBD	•	3	Address of Operand+1	1	Operand Data (LSB)
			4	Op Code Address+2	1	Next Op Code
STD	STS		1	Op Code Address+1	1	Destination Address (LSB)
STX		4	2	Destination Address	0	Register Data (MSB)
		•	3	Destination Address+1	0	Register Data (LSB)
			4	Op Code Address+2	1	Next Op Code
JSR			1	Op Code Address + 1	1	Jump Address (LSB)
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer – 1	0	Return Address (MSB)
			5	Jump Address	1	First Subroutine Op Code
TIM			1	Op Code Address+1	1	Immediate Data
		4	2	Op Code Address+2	1	Address of Operand (LSB)
		'	3	Address of Operand	1 1	Operand Data
			4	Op Code Address+3	1	Next Op Code
AIM	EIM		1	Op Code Address+1	1	Immediate Data
OIM			2	Op Code Address+2	1	Address of Operand (LSB)
		6	3	Address of Operand	1	Operand Data
		"	4	FFFF	1	Restart Address (LSB)
			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
NDEXED					
JMP	T	1	Op Code Address+1	1	Offset
	3	2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routing
ADC ADD		1	Op Code Address+1	1	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR		3	IX+Offset	1	Operand Data
LDA ORA	4	4	Op Code Address+2	1	Next Op Code
SBC SUB					
TST		į			
STA		1	Op Code Address+1	1	Offset
	4	2	FFFF	1	Restart Address (LSB)
	4	3	IX+Offset	0	Accumulator Data
		4	Op Code Address+2	1	Next Op Code
ADDD		1	Op Code Address+1	1	Offset
CPX LDD		2	FFFF	1	Restart Address (LSB)
LDS LDX	5	3	IX+Offset	1	Operand Data (MSB)
SUBD		4	IX+Offset+1	1	Operand Data (LSB)
	l	5	Op Code Address+2	1	Next Op Code
STD STS		1	Op Code Address+1	1	Offset
STX		2	FFFF	1	Restart Address (LSB)
	5	3	IX+Offset	0	Register Data (MSB)
		4	IX+Offset+1	0	Register Data (LSB)
		5	Op Code Address + 2	1	Next Op Code
JSR		1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
	5	3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer – 1	0	Return Address (MSB)
		5	IX+Offset	11	First Subroutine Op Code
ASL ASR		1	Op Code Address+1	1	Offset
COM DEC		2	FFFF	1	Restart Address (LSB)
INC LSR	6	3	IX+Offset	1	Operand Data
NEG ROL		4	FFFF	1	Restart Address (LSB)
ROR		5	IX+Offset	0	New Operand Data
		6	Op Code Address+1	1	Next Op Code
TIM		1	Op Code Address+1	1	Immediate Data
	_	2	Op Code Address+2	1	Offset
	5	3	FFFF	1	Restart Address (LSB)
		4	IX+Offset	1	Operand Data
		5	Op Code Address+3	1	Next Op Code
CLR		1	Op Code Address+1	1	Offset
	ľ	2	FFFF	1	Restart Address (LSB)
	5	3	IX+Offset	1	Operand Data
		4	IX+Offset	0	00
		5	Op Code Address+2	1	Next Op Code
AIM EIM		1	Op Code Address + 1	1	Immediate Data
OIM		2	Op Code Address+2	1	Offset
		3	FFFF	1	Restart Address (LSB)
	7	4	IX+Offset	1	Operand Data
		5	FFFF	1	Restart Address (LSB)
		6	IX+Offset	0	New Operand Data
		7	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

	ess Mode & tructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
EXTEND)					
JMP			1	Op Code Address+1	1	Jump Address (MSB)
		3	2	Op Code Address+2	1	Jump Address (LSB)
			3	Jump Address	1	Next Op Code
ADC	ADD TST		1	Op Code Address+1	1	Address of Operand (MSB)
AND	BIT	4	2	Op Code Address + 2	1	Address of Operand (LSB)
CMP	EOR	4	3	Address of Operand	1	Operand Data
LDA	ORA	l	4	Op Code Address+3	1	Next Op Code
SBC	SUB					
STA			1	Op Code Address + 1	1	Destination Address (MSB)
		4	2	Op Code Address+2	1	Destination Address (LSB)
		4	3	Destination Address	0	Accumulator Data
			4	Op Code Address+3	1	Next Op Code
ADDD)		1	Op Code Address + 1	1	Address of Operand (MSB
CPX	LDD		2	Op Code Address+2	1	Address of Operand (LSB)
LDS	LDX	5	3	Address of Operand	1	Operand Data (MSB)
SUBD			4	Address of Operand+1	1	Operand Data (LSB)
			5	Op Code Address+3	1	Next Op Code
STD	STS		1	Op Code Address+1	1	Destination Address (MSB
STX			2	Op Code Address+2	1	Destination Address (LSB)
		5	3	Destination Address	0	Register Data (MSB)
			4	Destination Address+1	0	Register Data (LSB)
			5	Op Code Address+3	1	Next Op Code
JSR			1	Op Code Address+1	1	Jump Address (MSB)
			2	Op Code Address+2	1	Jump Address (LSB)
		6	3	FFFF	1	Restart Address (LSB)
			4	Stack Pointer	0	Return Address (LSB)
			5	Stack Pointer – 1	0	Return Address (MSB)
			6	Jump Address	1	First Subroutine Op Code
ASL	ASR		1	Op Code Address + 1	1	Address of Operand (MSB
СОМ	DEC		2	Op Code Address+2	1	Address of Operand (LSB)
INC	LSR	6	3	Address of Operand	1	Operand Data
NEG	ROL		4	FFFF	1	Restart Address (LSB)
ROR			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code
CLR			1	Op Code Address+1	1	Address of Operand (MSB
			2	Op Code Address+2	1	Address of Operand (LSB)
		5	3	Address of Operand	1	Operand Data
			4	Address of Operand	0	00
			5	Op Code Address+3	1	Next Op Code



Table 13 Cycle-by-Cycle Operation (Continued)

	Mode & actions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED						
ABA ASL	ABX ASLD		1	Op Code Address+1	1	Next Op Code
ASR	CBA					
CLC	CLI					
	CLV				1 1	
CLR	DEC					
COM DES	DEX				! !	
INC	INS	1				
INX	LSR	'				
LSRD	ROL					
ROR	NOP					
SBA	SEC				1	
SEI	SEV					
TAB	TAP					
TBA	TPA				[[
TST	TSX					
TXS						
DAA	XGDX	2	1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
PULA	PULB		1	Op Code Address + 1	1	Next Op Code
		3	2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	Data from Stack
PSHA	PSHB	4	1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer	0	Accumulator Data
			4	Op Code Address+1	1	Next Op Code
PULX		4	1	Op Code Address + 1	1 1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	Data from Stack (LSB)
PSHX		5	1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer	0	Index Register (LSB)
			4	Stack Pointer – 1	0	Index Register (MSB)
			5	Op Code Address+1	1	Next Op Code
RTS			1	Op Code Address+1	1	Next Op Code
		5	2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer + 1	1 1	Return Address (MSB)
			4	Stack Pointer + 2	1 1	Return Address (LSB)
			5	Return Address	1 1	First Op Code of Return Routi
MUL			1	Op Code Address + 1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		7	3	FFFF	1	Restart Address (LSB)
			4	FFFF	1	Restart Address (LSB)
			5	FFFF	1	Restart Address (LSB)
			6	FFFF	1	Restart Address (LSB)
		1	7	FFFF	1	Restart Address (LSB)

Table 13 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED					
WAI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1 1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
	9	5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
		7	Stack Pointer - 4	0	Accumulator, A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer 6	0	Conditional Code Register
RTI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	1	Conditional Code Register
		4	Stack Pointer + 1	1	Accumulator B
	10	5	Stack Pointer + 2	1	Accumulator A
	10	6	Stack Pointer+3	1	Index Register (MSB)
		7	Stack Pointer+4	1	Index Register (LSB)
		8	Stack Pointer + 5	1	Return Address (MSB)
		9	Stack Pointer + 6	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer — 1	0	Return Address (MSB)
		5	Stack Pointer - 2	0	Index Register (LSB)
	12	6	Stack Pointer - 3	0	Index Register (MSB)
	12	7	Stack Pointer – 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
		10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	Next Op Code
	ļ	2	FFFF	1	Restart Address (LSB)
		l 1	FFFF		High Impedance-Non MPX Mod
		<u></u>			Address Bus - MPX Mode
	4	Sleep			
					<u> </u>
		3	FFFF		Restart Address (LSB)
		4	Op Code Address+1		Next Op Code

- Continued -

	ss Mode & tructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
RELATI	/E					
BCC	BCS		1	Op Code Address+1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	BHI		3	Branch Address·····Test="1"	1	First Op Code of Branch Routine
BLE	BLS			Op Code Address+1···Test="0"	' '	Next Op Code
BLT	BMT					
BNE	BPL					
BRA	BRN					
BVC	BVS					
BSR		1	1	Op Code Address+1	1	Offset
		1	2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer – 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

Table 13 Cycle-by-Cycle Operation (Continued)

■ LOW POWER CONSUMPTION MODE

The HD6301V1 has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MCU is brought to the sleep mode. In the sleep mode, the MPU sleeps (the MPU clock becomes inactive), but the contents of the registers in the MPU are secured. In this mode, the peripherals of MPU will remain operational. So the operations such as transmit and receive of the SCI data and counter may keep on functioning. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the MPU and accepted, the sleep mode escapes, then the MPU is brought to the operation mode and vectors to the interrupt routine. When the MPU has masked the interrupt, after releasing from the sleep mode, the next instruction of sleep starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the

MPU.

This sleep mode is available to reduce an average power consumption in the applications of the HD6301V1 which may not always drive.

Standby Mode

Bringing STBY "Low", the MPU becomes reset with all clocks of the HD6301V1 inactive and goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6301V1.

In the standby mode, the HD6301V1 is continuously supplied with power so the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the MCU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the Standby bit, and then goes into the standby mode. If the Standby bit keeps set on reset start, it means that the power supply and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 24.




Figure 24 Standby Mode Timing



■ ERROR PROCESSING

When the HD6301V1 fetches an undefined instruction or fetches an instruction from nonresident memory area, it generates the most precedent internal interrupt, that may protect from system burst due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD6301V1 will stack the MPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident ROM, RAM, or an external memory area, the MPU starts the same interrupt as op-code error. In case where the instruction is fetched from external memory area of non-resident memory, it cannot function.

The addresses which cause address error in particular mode are as shown in Table 14.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Table 14 Address Error

Mode	0	1	2,4	5	6	7
	\$ 0000	\$ 0000	\$ 0000	\$ 0000	\$ 0000	\$ 0000
	\$	1	3	3	5	5
Address	\$001F	\$001F	\$001F	\$ 007F	\$001F	\$ 007F
Addiess				\$ 0200		\$0100
				- 1		1
			ŀ	\$ EFFF		\$ EFFF

System Flow chart of HD6301V1 is shown in Fig. 25.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 26. Figures 27, 28, 29 and 30 shows a system configuration.




Figure 25 HD6301V1 System Flow Chart




Figure 26 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset





Figure 27 HD6301V1 MCU Single-Chip Dual Processor Configuration






Figure 28 HD6301V1 MCU Expanded Non-Multiplexed Mode (Mode 5)

Figure 29 HD6301V1 MCU Expanded Multiplexed Mode




Figure 30 HD6301V1 MCU Expanded Non-Multiplexed Mode (Mode 1)

PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 31, there is a case that the cross talk disturbs the normal oscillation if signal lines are set near the oscillation circuit. When designing a board, pay attention to this.




Figure 31 Precaution to the boad design of oscillation circuit

■ PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sleep State

The conditions of power supply pins (pins 1 and 21), clock pins (pins 2 and 3), input pins (pins 4, 5, 6 and 7) and E clock pin (pin 40) are the same as those of operation. Refer to Table 15 for the other pin conditions.

Standby State

Only power supply pins (pins 1 and 21) and STBY pin (pin 7) are active. As for the clock pin EXTAL(pin3), its input is fixed internally so the MCU is not influenced by the pin conditions. XTAL (pin 2) is in "1" output. All the other pins are in high impedance.

■ DIFFERENCE BETWEEN HD6301V0 and HD6301V1

The HD6301V1 is an upgraded version of the HD6301V0. The difference between HD6301V0 and HD6301V1 is shown in Table 16.

Table 16 Difference between HD6301V0 and HD6301V1

Item	HD6301V0	HD6301V1
Operating Mode	Mode 2: Not defined	Mode 2: Expanded Multiplexed Mode (Equivalent to Mode 4)
Electrical Character- istics	The electrical characteristics of 2MHz version (B version) are not specified.	Some characteristics are improved. The 2MHz version is guaranteed.
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.

Table 15 Pin Condition in Sleep Mode

Pin	Mode	0	1	2,4	5	6	7
Port 1	Function	I/O Port	Lower Address Bus	I/O Port	+	+	+
$P_{10} \sim P_{17}$	Condition	Keep the condition just before sleep	Output "1"	Keep the condition just before sleep	+	+	←
Port 2	Function	I/O Port	+	←	+	←	+
P ₂₀ ~P ₂₄	Condition	Keep the condition just before sleep	+	+	←	+	+
Port 3	Function	E: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	Data Bus	E: Lower Address Bus E: Data Bus	I/O Port
P ₃₀ ~P ₃₇	Condition	E: Output "1" E: High Impedance	High Impedance	E: Output "1" E: High Impedance	High Impedance	Ē: Output "1" E: High Impedance	Keep the condition just before sleep
	Function	Upper Address	←	←	Lower Address Bus Input Port	Upper Address Bus Input Port	I/O Port
Port 4 P ₄₀ ~P ₄₇	Condition	Output "1"	←	4-	Address Bus: Out- put "1" Port: Keep the con- dition just before sleep	←	Keep the condition just before sleep
pir	n 38	Output "1" (Read Condition)	+	+	←	+	Output "1"
pir	n 39	Output Address Strobe	←	+	Output "1"	Output Address Strobe	Input Pin

MICROCOMPUTER SYSTEM HD6301X0, HD63A01X0, HD63B01X0 CMOS MCU (Microcomputer Unit)

The HD6301X0 is a CMOS single-chip microcomputer unit (MCU) which includes a CPU compatible with the HD6301V1, 4k bytes of ROM, 192 bytes of RAM, 53 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

■ FEATURES

- Instruction Set Compatible with the HD6301V1
- Abundant On-chip Functions

4k Bytes of ROM, 192 Bytes of RAM

53 Parallel I/O Ports

16-Bit Programmable Timer

8-Bit Reloadable Timer

Serial Communication Interface

Memory Ready

Halt

Error-Detection (Address Trap, Op Code Trap)

- Interrupts . . . 3 External, 10 Internal
- Operation Mode

Mode 1 . . . Expanded (Internal ROM Inhibited)

Mode 2 . . . Expanded (Internal ROM Valid)

Mode 3 . . . Single-chip Mode

Low Power Dissipation Mode


Sleep

Standby


• Wide Range of Operation


$$V_{CC} = 3 \sim 6V$$
 (f = 0.1 \sim 0.5MHz).
 $V_{CC} = 5V\pm10\%$ (f = 0.5 \sim 1.0MHz; HD6301X0 f = 0.5 \sim 1.5MHz; HD63A01X0 f = 0.5 \sim 2.0MHz; HD63B01X0

■ PIN ARRANGEMENT









■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in} , V_{out} : $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	.,	
Input "High" Voltage	EXTAL	V _{IH}		V _{CC} x0.7	_	V _{CC} +0.3	V
	Other Inputs			2.0	_	10.5	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	V
Input Leakage Current	\overline{NMI} , \overline{RES} , \overline{STBY} , \overline{MP}_0 , \overline{MP}_1 , \overline{Port} 5	I _{in}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	_	_	1.0	μΑ
Three State (off-state) Leakage Current	Ports 1, 2, 3, 4, 6, 7	I _{TSI}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	_	_	1.0	μΑ
Output "High" Voltage	All Outputs	V	I _{OH} = -200μA	2.4	_		V
	All Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7		_	V
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_	_	0.4	V
Darlington Drive Current	Ports 2, 6	-I _{OH}	Vout = 1.5V	1.0	_	10.0	mA
Input Capacitance	All Inputs	C _{in}	V _{in} = 0V, f = 1MHz, Ta = 25°C	_	_	12.5	pF
Standby Current	Non Operation	I _{SТВ}		_	3.0	15.0	μΑ
			Sleeping (f = 1MHz**)	_	1.5	3.0	mA
		I _{SLP} ***	Sleeping (f = 1.5MHz**)	_	2.3	4.5	mA
Current Dissipation*			Sleeping (f = 2MHz**)	-	3.0	6.0	mA
Carrette Dissipation			Operating (f = 1MHz**)	_	7.0	10.0	mA
		Icc	Operating (f = 1.5MHz**)	_	10.5	15.0	mA
			Operating (f = 2MHz**)	_	14.0	20.0	mA
RAM Standby Voltage		V _{RAM}		2.0	_	_	V

^{*} V_{1H} min = V_{CC} -1.0V, V_{1L} max = 0.8V

typ. value (f = x MHz) = typ. value (f = 1MHz) x x max. value (f = x MHz) = max. value (f = 1MHz) x x

(both the sleeping and operating)

^{**}Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula;

^{***} I_{SLP} indicates the value when E terminal is at no load.

• AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, T_a = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

BUS TIMING

item		Symbol	Test	Н	D6301)	(0	HD	63A01	X0	HC	63B01	X0	Unit
Item		Syllibol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs
Enable Rise Time		ter		_	_	25	-	_	25	_	_	25	ns
Enable Fall Time		t _{Ef}		_	_	25	T -	-	25		-	25	ns
Enable Pulse Width "Hi	gh" Level*	PWEH		450	_	_	300	_	_	220	_	_	ns
Enable Pulse Width "Lo	w" Level*	PWEL		450	_	_	300	_	_	220	_	_	ns
Address, R/W Delay Tir	ne*	t _{AD}		-	-	250	_	_	190	-	-	160	ns
Data Delay Time	Write	toow		_	-	200	_	_	160	_	_	120	ns
Data Set-up Time	Read	t _{DSR}	Fig. 1	80	_	_	70	_	_	60	_	_	ns
Address, R/W Hold Tim	ie*	t _{AH}	riy. i	80	_	_	60		_	40		_	ns
Data Hold Time	Write*	t _{HW}		80		_	60	_	_	40	_	_	ns
Data Hold Title	Read	t _{HR}		0	_		0		-	0	_		ns
RD, WR Pulse Width*		PWRW		450	_		300	_	_	220	_	_	ns
RD, WR Delay Time		t _{RWD}		_	_	40	-	_	40	_	-	40	ns
RD, WR Hold Time		t _{HRW}		_	_	30	_	_	20	-	_	20	ns
LIR Delay Time		t _{DLR}		_	_	200	_	_	160	_	_	120	ns
LIR Hold Time		t _{HLR}		10	-	_	10	_		10	-	_	ns
MR Set-up Time*		tsmr		400	_	-	280	_	-	200	_	_	ns
MR Hold Time*		t _{HMR}	Fig. 2	-	-	100	_	_	70	-	_	50	ns
E Clock Pulse Width at	MR	PWEMR			-	9	-	_	9	_	_	9	μs
Processor Control Set-u	p Time	t _{PCS}	Fig. 3, 10, 11	200	1		200	_	1	200	_	_	ns
Processor Control Rise	Time	t _{PCr}	F: 0.0	-	_	100	_	_	100	_	_	100	ns
Processor Control Fall 7	Γime	t _{PCf}	Fig. 2, 3	_		100	-	_	100	_	_	100	ns
BA Delay Time		t _{BA}	Fig. 3	_	_	250	_		190	_	_	160	ns
Oscillator Stabilization	Time	t _{RC}	Fig. 11	20	_	_	20		_	20	-	_	ms
Reset Pulse Width		PWRST		3	_		3			3	_	_	t _{cyc}

^{*} These timings change in proportion to t_{cyc} . The figures in this characteristics represent those when t_{cyc} is minimum (= in the highest speed operation).


PERIPHERAL PORT TIMING

Ite	m		Symbol	Test	Н	D6301)	(0	нс	63A01	X0	НС	63B01	X0	Unit
110	2111		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Onit
Peripheral Data Set-up Time	Ports	2, 3, 5, 6	t _{PDSU}	Fig. 5	200	-	_	200	_	-	200	_	-	ns
Peripheral Data Hold Time	Ports	2, 3, 5, 6	t _{PDH}	Fig. 5	200	_	-	200	-	_	200	-	_	ns
Delay Time (Enal Negative Transition Peripheral Data V	on to	Ports 1, 2, 3, 4, 6, 7	t _{PWD}	Fig. 6	_	_	300	_	-	300	_	_	300	ns

TIMER, SCI TIMING

	tem	Cumbal	Test	Н	D6301	(0	НС	63A01	X0	HC	63B01	X0	11-14
	tem	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Timer 1 Input	Pulse Width	tpwT	Fig. 8	2.0	_	_	2.0	_	_	2.0	_	- "	t _{cyc}
	nable Positive Timer Output)	t _{TOD}	Fig. 7		-	400	_	_	400	_	_	400	ns
SCI Input	Async. Mode		Fig. 8	1.0	_	_	1.0	_	_	1.0		-	t _{cyc}
Clock Cycle	Clock Sync.	t _{Scyc}	Fig. 4, 8	2.0	_	_	2.0	_	_	2.0	_	_	t _{cyc}
SCI Transmit Time (Clock S		t _{TXD}		_	_	200	_	_	200	_	-	200	ns
SCI Receive D		t _{SRX}	Fig. 4	290	_	-	290	-	-	290	_	-	ns
SCI Receive D (Clock Sync.	oata Hold Time Mode)	t _{HRX}		100	_	_	100	_	_	100	-	_	ns
SCI Input Clo	ck Pulse Width	t _{PWSCK}		0.4	-	0.6	0.4	_	0.6	0.4	_	0.6	t _{Scyc}
Timer 2 Input	t Clock Cycle	t _{tcyc}		2.0	-	_	2.0	_	_	2.0	_	_	t _{cyc}
Timer 2 Input Width	t Clock Pulse	t _{PWTCK}	Fig. 8	200	_	-	200	-	_	200	_	_	ns
Timer 1.2, SO Rise Time	I Input Clock	t _{CKr}		-	_	100	-	_	100	_		100	ns
Timer 1.2, SC Fall Time	I Input Clock	t _{CKf}		-	_	100	-	-	100	_		100	ns

■ BLOCK DIAGRAM






Figure 1 Mode 1, Mode 2 Bus Timing




Figure 2 Memory Ready and E Clock Timing




Figure 3 HALT and BA Timing




Figure 4 SCI Clocked Synchronous Timing






Figure 5 Port Data Set-up and Hold Times (MCU Read)

Figure 6 Port Data Delay Times (MCU Write)







(a) Timer 1 Output Timing

(b) Timer 2 Output Timing

Figure 7 Timer Output Timing





Figure 8 Timer 1.2, SCI Input Clock Timing



C=90pF for Port 1, Port 3, Port 4, E =30pF for Port 2, Port 6, Port 7 R=12kΩ for Port 1~Port 4, Port 6, Port 7, E

Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

 V_{CC} and V_{SS} provide power to the MCU with 5V±10% supply. In the case of low speed operation (fmax = 500kHz), the MCU can operate with three through six volts. Two V_{SS} pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

EXTAL pin is drivable with the external clock of 50% (±10%) duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should be less than four times of the maximum operable frequency. When using the external clock, XTAL pin should be open.

AT Cut Parallel Resonant Crystal Oscillator




Figure 12 Example of Crystal Oscillator Connection Recommended

Fig. 12 shows an example of the crystal oscillator connection. The crystal and C_{L1} , C_{L2} should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

• STBY

This pin makes the MCU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

Reset (RES)

This pin is used to reset the MCU from power OFF state and to provide a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset, so their contents are unknown in this procedure.

To reset the MCU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MCU starts the next operation.

- (1) Latch the value of the mode program pins; MP₀ and MP₁.
- (2) Initialize each internal register (Refer to Table 5).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts \(\overline{IRQ_1}\), \(\overline{IRQ_2}\) and \(\overline{IRQ_3}\), this bit should be cleared in advance.
- (4) Put the contents (= start address) of the last two addresses

(\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

The MCU is unable to accept a reset input until the clock becomes normal oscillation after power on (max. 20ms). During this transient time, the MCU and I/O pins are undefined. Please be aware of this for system designing.

Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at NMI signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the \overline{NMI}, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine. At reset start,

the stack pointer should be initialized on an appropreate memory area and then the falling edge be input to \overline{NMI} pin.

Interrupt Request (IRQ₁, IRQ₂)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins, $\overline{IRQ_1}$ and $\overline{IRQ_2}$ also as port pins P_{50} and P_{51} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₃). IRQ₃ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Table 1 Interrupt Vector Memory Map

Priority	Ved	tor	1-4
Filority	MSB	LSB	Interrupt
Highest	FFFE	FFFF	RES
†	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
1	FFF8	FFF9	ĪRQ ₁
-	FFF6	FFF7	ICI (Timer 1 Input Capture)
ł	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
1	FFEA	FFEB	ÎRQ ₂
Lowest	FFF0	FFF1	SIO (RDRF+ORFE+TDRE)




Figure 13 Interrupt Circuit Block Diagram

Mode Program (MP₀, MP₁)

These two pins decide the operation mode. Refer to "MODE SELECTION" for mode details.

The following signal description is applicable only for the expanded mode.

Read/Write (R/W; P₇₂)

This signal, usually be in read state ("High"), shows whether the MCU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

RD, WR (P₇₀, P₇₁)

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with \overline{RD} and \overline{WR} input pins. These pins can drive one TTL load and $\overline{30pF}$ capacitance.

Load Instruction Register (LIR; P₇₃)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

Memory Ready (MR; P₅₂)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal being in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the

system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (see Fig. 2).

When accessing internal address space or making invalid read, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as P₅₂, an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

Halt (HALT; Ps3)

This is an input control signal to stop instruction execution and to release buses free. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA (P_{70}) "High" and also an address bus, data bus, \overline{RD} , \overline{WR} , R/\overline{W} in high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" and releases the buses. Then the CPU returns to the previous sleep state when the \overline{HALT} signal becomes "High".

Bus Available (BA; P₇₄)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the

buses at WAI execution, while the HD6301X0 doesn't make BA "High" under the same condition. But if the \overline{HALT} becomes "Low" when the CPU is in the interrupt wait state after having executed the WAI, the CPU makes BA "High" and releases the buses. And when the \overline{HALT} becomes "High", the CPU returns to the interrupt wait state.

PORT


The HD6301X0 provides seven I/O ports (six 8-bit ports and a 5-bit port). Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.

Table 2 Port and Data Direction Register Address


Port	Port Address	Data Direction Register
		Data Direction Register
Port 1	\$0002	-
Port 2	\$0003	\$0001
Port 3	\$0006	\$0004
Port 4	\$0007	_
Port 5	\$0015	-
Port 6	\$0017	\$0016
Port 7	\$0018	_


Port 1

An 8-bit port for output only. In mode 3, port 1 goes to high impedance during reset and keeps the state even after accepting reset cancellation. It continues till a write operation is made



Port 1, Port 4, Port 7





to port 1. When a write operation is made to port 1, the high impedance state shifts to the output state and the written data will be output. Once port 1 gets in the output state, it operates as an output till reset occurs. CPU can also read the value of the Port 1 data register, thus enables the CPU to use bit manipulation.

In mode 1 and 2, port 1 acts as "Low" address buses. This port can drive one TTL load and 90pF capacitance.

Port 2


An 8-bit input/output port. The data direction register (DDR) of port 2 is responsible for I/O state. It provides two bits; bit 0 decides the I/O direction of P_{20} and bit 1 the I/O direction of P_{21} to P_{27} ("0" for input, "1" for output).

Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except P₂₀ automatically becomes an input or an output depending on their functions regardless of the data direction register's value.

Port 2 Data Direction Register

7	6	5	4	3	2	1	0	_
_	_	_	_	-	-	DDR 1~7	DDR 0	\$0001

A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF. In addition, it can produce 1mA current when Vout = 1.5V to drive directly the base of Darlington transistors.






Figure 14 Port Block Diagram



• Port 3

An 8-bit I/O port. The DDR of port 3 is responsible for I/O state. It provides only one bit which decides I/O state by the byte ("0" for input and "1" for output). It is cleared during reset.

Port 3 Data Direction Register

7	6	5	4	3	2	1	0	
_	-	_	_	_	_	1	Port 3 DDR	\$0004

Port 4

An 8-bit port for output only like Port 1. In mode 1 and 2, "High" address will be produced.

Port 5

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and HALT.

Port 6

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF. A reset clears the DDR of port 6. In addition, it can produce 1mA current when Vout = 1.5V to drive directly the base of Darlington transistors.

Port 7

A 5-bit port for output only. In mode 3, port 7 goes to high impedance during reset and keeps the state even after accepting reset cancellation. It continues till a write operation is made to port 7. When a write operation is made to port 7, the high impedance state shifts to the output state and the written data will be output. Once port 7 gets in the output state, it operates as an output till reset occurs. Port 7 can also read the value of the data register, thus enables the CPU to use the bit manipulation.

In mode 1 and 2, port 7 acts as outputs for control signals (RD, WR, R/W, LIR and BA). This port can drive one TTL load and 30 pF.

■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register

7 6	5	4	3	2	1	0	
STBY PWR RAME	-	_	HLTE	MRE	IRQ₂ E	IRQ ₁	\$0014

Bit 0, Bit 1 IRQ₁, IRQ₂ Enable Bit (IRQ₁E, IRQ₂E)

When using P_{50} and P_{51} as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P₅₂ as an input for Memory Ready signal, write "1" in this bit. When "0", the memory ready function is prohibited. In mode 3, the memory ready function is prohibited

regardless of the value of this bit. This bit becomes "1" during reset.

Bit 3 Halt Enable bit (HLTE)

When using P_{53} as an input for Halt signal, write "1" in this bit. When "0", the halt function is prohibited. In mode 3, the halt function is prohibited regardless of the value of this bit. This bit becomes "1" during reset.

Bit 4, Bit 5 Not Used.

Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit. The MCU Reset sets "1" at this bit and enables on-chip RAM available. This bit can be written "1" or "0" by software. When RAM is in disable condition (=logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" at the beginning of standby mode to protect RAM data.

Bit 7 Standby Power Bit (STBY PWR)

When V_{CC} is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V_{CC} voltage is provided during standby mode and the RAM data is valid.

■ MODE SELECTION

Mode program pins, MP_0 and MP_1 determine the operation mode of the HD6301X0 as Table 3 gives.

Mode 1 (Expanded Mode)

In this mode, port 3 is data bus and port 1 "Low" address bus and port 4 "High" address bus to realize a direct interface with the HMCS6800 buses. A control signal such as R/\overline{W} is produced at port 7. In mode 1, on-chip ROM is disabled and 65k bytes of address space are externally expandable (refer to Fig. 15).

Mode 2 (Expanded Mode)

This mode is also expandable as well as mode 1. But in this mode, on-chip ROM is enabled and the expandable address space is 61k bytes (refer to Fig. 16).

Mode 3 (Single-chip Mode)


In this mode, all ports are available (refer to Fig. 17).

Table 3 Mode Selection

Mode	MP ₁	MΡο	ROM	RAM	Interrupt Vector	Operation Mode
1	"L"	"H"	E	1*	E	Expanded Mode
2	"H"	"L"	1	1*	ı	Expanded Mode
3	"H"	"H"	I	1	ı	Single-chip Mode

"L" = Logic "0", "H" = Logic "1", I; Internal, E; External.

*The addressing RAM area can be external by clearing RAME bit at \$0014.



MP₁ MP₀ E Æ - RD - WR – R/W - LIR HD6301X0 ВА NMI
Port 2
8 I/O Lines
Timer 1, 2 SCI
Port 5
8 Input Lines
IRQ1, IRQ2
MR, HALT
Port 6
8 I/O Lines MCU └─/\ Port 3 √ 8 Data Bus Port 1 8 Address Bus Port 4 8 Address Bus

Figure 15 Mode 1

Figure 16 Mode 2




Figure 17 Mode 3

Mode and Port

Table 4 shows MCU signals in each mode.

Table 4 MCU Signals in Each Mode

Port	Mode 1	Mode 2	Mode 3
Port 1	Address Bus $(A_0 \sim A_7)$	Address Bus (A ₀ ~A ₇)	Output Port
Port 2	I/O Port	I/O Port	I/O Port
Port 3	Data Bus (D ₀ ~D ₇)	Data Bus (D ₀ ~D ₇)	I/O Port
Port 4	Address Bus (A ₈ ~A ₁₅)	Address Bus (A ₈ ~A ₁₅)	Output Port
Port 5	Input Port	Input Port	Input Port
Port 6	I/O Port	I/O Port	I/O Port
Port 7	RD, WR, R/W, LIR, BA	RD, WR, R/W, LIR, BA	Output Port



■ MEMORY MAP

The MCU can address up to 65k bytes depending on its operation mode. Fig. 18 gives memory maps in each operation mode. 32 internal registers use addresses from "00" as shown in Table 5.

Table 5 Internal Register

Address	Registers	R/W***	Initialize at RESET
00	_		
01	Port 2 Data Direction Register	W	\$FC
02*	Port 1	R/W	Undefined
03	Port 2	R/W	Undefined
04*	Port 3 Data Direction Register	w	\$FE
05	_	-	
06*	Port 3	R/W	Undefined
07*	Port 4	R/W	Undefined
08	Timer Control/Status Register 1	R/W	\$00
09	Free Running Counter ("High")	R/W	\$00
0A	Free Running Counter ("Low")	R/W	\$00
0B	Output Compare Register 1 ("High")	R/W	\$FF
0C	Output Compare Register 1 ("Low")	R/W	\$FF
0D	Input Capture Register ("High")	R	\$00
0E	Input Capture Register ("Low")	R	\$00
0F	Timer Control/Status Register 2	R/W	\$10
10	Rate, Mode Control Register	R/W	\$00
11	Tx/Rx Control Status Register	R/W	\$20
12	Receive Data Register	R	\$00
13	Transmit Data Register	W	\$00
14	RAM/Port 5 Control Register	R/W	\$7C or \$FC
15	Port 5	R	_
16	Port 6 Data Direction Register	w	\$00
17	Port 6	R/W	Undefined
18*	Port 7	R/W	Undefined
19	Output Compare Register 2 ("High")	R/W	\$FF
1A	Output Compare Register 2 ("l.ow")	R/W	\$FF
1B	Timer Control/Status Register 3	R/W	\$20
1C	Time Constant Register	W	\$FF
1D	Timer 2 Up Counter	R/W	\$00
1E	-		_
1F**	Test Register	_	1



^{*} External Address in Mode 1, 2.

** Test Register. Do not access to this register.

*** R : Read Only Register
W : Write Only Register
R/W: Read/Write Register




Figure 18 HD6301X0 Memory Map

TIMER 1

The HD6301X0 provides a 16-bit programmable timer which can measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configurated as follows (refer to Fig. 20).


- Control/Status Register 1 (8 bit)
- Control/Status Register 2 (7 bit)
- Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- · Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)

Free-Running Counter (FRC) (\$0009 : 000A)

The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the "High" byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the "Low" byte (\$0A) after "High" byte writing, the CPU write not only "Low" byte data into lower 8 bit, but also "High" byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).



In the case of the CPU write (\$5AF3) to the FRC

Figure 19 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. It is always compared with the FRC.

When data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, a change is necessary for the OCR and OLVL. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to set the 16-bit value valid in the register for compare. In addition, it is because \$FFF8 is set at the next cycle of the CPU's "High" byte write to the FRC.

* For data write to the compare register, 2-byte transfer instruction (such as STX etc.) should be used.

Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is defined by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detecter, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occures by input transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

• Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- Bit 6 A match has occured between the FCR and the OCR 1 (OCF1).
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.

Timer Control/Status Register 1

_	7	6	5	4	3	2	1	0	
	ICF	OCF1	TOF	EICI	EOCI1	ETOI	IEDG	OLVL1	\$0008

Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If OE1, namely, bit 0 of the TCSR2, is set to "1", OLVL1 will appear at bit 1 of port 2.

Bit 1 IEDG Input Edge

This bit determines which rising edge or falling of input signal of port 2, bit 0 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge

("High" to "Low")
IEDG=1, triggered on a rising edge

("Low" to "High")

Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit set, an internal interrupt (IRQ₃) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 3 EOCI1 Enable Output Compare Interrupt 1

When this bit set, an internal interrupt (IRQ₃) by OCI1 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 EICI Enable Input Capture Interrupt

When this bit set, an internal interrupt (IRQ₃) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag

This read only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's "High" byte (\$0009) is read by the CPU following the TCSR1 read.

Bit 6 OCF1 Output Compare Flag 1

This read only bit is set when a match occurs between the OCR1 and the FRC. Cleared by writing to the OCR1 (\$000B or \$000C) following the TCSR1 or TCSR2 read.

Bit 7 ICF Input Capture Flag

This read only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the "High" byte (\$000D) of the ICR following the TCSR1 or TCSR2 read.

• Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status

- Bit 5 A match has occured between the FRC and the OCR2 (OCF2).
- Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.
- Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are each bit descriptions.

Timer Control/Status Register 2

7	6	5	4	3	2	1	0	
ICF	OCF1	OCF2	ŀ	EOC12	OLVL2	OE2	OE1	\$000F

Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit cleared, bit 1 of port 2 will be I/O port. When set, it will be an output of OLVL1 automatically.

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit cleared, port 2, bit 5 will be I/O port. When set, it will be an output of OLVL2 automatically.

Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If OE2, namely bit 5 of the TCSR2, is set to "1", OLVL2 will appear at port 2, bit 5.

Bit 3 EOCI2 Enable Output Compare Interrupt 2

When this bit set, an internal interrupt (IRQ₃) by OCI2 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 Not Used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) following the TCSR2 read.

Bit 6 OCF1 Output Compare Flag 1

Bit 7 ICF Input Capture Flag

OCF1 and ICF addresses are partially decoded. CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset.

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 20 Timer 1 Block Diagram

■ TIMER 2

In addition to the timer 1, the HD6301X0 provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MCU can generate three independent waveforms.

The timer 2 is configured as follows: Control/Status Register 3 (7 bit) 8-bit Up Counter Time Constant Register (8 bit)

• Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKSO and CKS1 of the TCSR3. The counter is always readable without affecting itself. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

Time Constant Register (TCONR) (\$001C)


The time constant register is an 8-bit write only register. It is always compared with the counter.

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.






Figure 21 Timer 2 Block Diagram

Bit 0 CKS0 Input Clock Select 0 Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 6 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.

Table 6 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1	External clock

^{*}These clocks come from the FRC of the timer 1. If one of these clock is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

Bit 2 TOS0 Timer Output Select 0

Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 7 will appear at port 2, bit 6 depending on these two bits. When both TOSO and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 7 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

^{*} When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

When this bit cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 6) is input to the up counter.

(Note) P₂₆ produces "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also produces "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Bit 5 Not Used

Bit 6 ECMI Enable Counter Match Interrupt

When this bit set, an internal interrupt (IRQ₃) by CMI is enabled. When cleared, the interrupt is inhibited.

Bit 7 CMF Counter Match Flag

This read only bit is set when a match occurs between the up counter and the TCONR. Cleared by a software write (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.

SERIAL COMMUNICATION INTERFACE (SCI)

The HD6301X0 SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfer data synchronizing with the serial clock.

The serial interface is configured as follows:

- Control/Status Register (TRCSR)
- Rate/Mode Control Register (RMCR)
- · Receive Data Register (RDR)
- · Receive Data Shift Register (RDSR)
- Transmit Data Register (TDR)
- Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows:

- 1) Write a desirable operation mode into each corresponding control bit of the RMCR.
- Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "0". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than 1 bit cycle, there may be a case that the internal transmit/receive initialization fails.

Asynchronous Mode

An asynchronous mode contains the following two data formats:

1 Start Bit + 8 Bit Data + 1 Stop Bit

1 Start Bit + 9 Bit Data + 1 Stop Bit

In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

1 Start bit + 8 Bit Data + 2 Stop Bit

is also transferred.

Data transmission is enabled by setting TE bit of the TRCSR, then port 2, bit 4 will become a serial output independently of the corresponding DDR.

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

- If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.
- 2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit of "1" are transmitted.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

When using an internal clock for serial I/O, the followings should be kept in mind.

- Set CC1 and CC0 to "1" and "0" respectively.
- A clock is generated regardless of the value of TE, RE.
- Maximum clock rate is E÷16.
- · Output clock rate is the same as bit rate.

When using an external clock for serial I/O, the followings should be kept in mind.

- Set CC1 and CC0 in the RMCR to "1" and "1" respectively.
- The external clock frequency should be set 16 times of the applied baud rate.
- Maximum clock frequency is that of the system clock.

Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6301XO SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P₂₂, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 23 gives a synchronous clock and a data format in the clocked synchronous mode.




Figure 22 Serial Communication Interface Block Diagram


Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty". More than 9th clock pulse of external are ignored.



- · Transmit data is produced from a falling edge of a synchronous clock to the next falling edge.
- · Receive data is latched at the rising edge.

Figure 23 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MCU produces transmit data and synchronous clock at TDRE flag clear.

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

When the external clock input is selected, 8 clock pulses from external and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MCU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MCU starts receiving the next data. So RDRF should be cleared with P₂₂

"High".


When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the RDRF bit.

Transmit/Receive Control Status Register (TRCSR) (\$0011)

The TRCSR is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions as follows.



Transmit/Receive Control Status Register



Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MCU ignore the remaining message, a wake-up function is available. By this, uninterested MCU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MCU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MCU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

Bit 1 TE Transmit Enable

When this bit set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode appear immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit set, an internal interrupt (IRQ₃) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit set, an internal interrupt, IRQ_3 is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to "1" during reset.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in

clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR, or during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set when the RDSR is transferred to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR everytime to clear each bit.

• Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

Baud Rate

· Data Format

· Clock Source

• Port 2, Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

Transfer Rate/Mode Control Register

7	6	5	4	3	2	1	0	
RD8	TD8	SS2	CC2	CC1	ссо	SS1	sso	\$0010

Bit 0	SS0]	
Bit 1	SS1 SS2	Speed Select
Bit 5	SS2 J	

These bits control the baud rate used for the SCI. Table 8 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 9 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

Bit 2 Bit 3 Bit 4	CC0 CC1	Clock Control/Format Select
-------------------------	---------	-----------------------------

These bits control the data format and the clock source (refer to Table 10).

* CC0, CC1 and CC2 are cleared during reset and the MCU goes to the clocked synchronous mode of the external clock operation. Then the MCU forces port 2, bit 2 in the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Table 8 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

			XTAL	2.4576MHz	4.0MHz	4.9152MHz
SS2	SS1	SSO	E	614.4kHz	1.0MHz	1.2288MHz
0	0	0	E÷16	26 µs/38400Baud	16μs/62500Baud	13 μs/76800Baud
0	0	1	E÷128	208 μs/4800Baud	128µs/7812.5Baud	104.2 μs/9600Baud
0	1	0	E÷1024	1.67ms/600Baud	1.024ms/976.6Baud	833.3 µs/1200 Baud
0	1	1	E÷4096	6.67ms/150Baud	4.096ms/244.1Baud	3.333ms/300Baud
1		_		*	*	*

^{*}When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

Baud Rate =
$$\frac{f}{32 \text{ (N+1)}}$$
 $\begin{pmatrix} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{pmatrix}$

(2) Clocked Synchronous Mode *

			XTAL	4.OMHz	6.0MHz	8.0MHz
SS2	SS1	SSO	E	1.0MHz	1.5MHz	2.0MHz
0	0	0	E÷2	2μs/bit	1.33µs/bit	1μs/bit
0	0	1	E÷16	16µs/bit	10.7μs/bit	8µs/bit
0	1	0	E÷128	128µs/bit	85.3μs/bit	64μs/bit
0	1	1	E÷512	512µs/bit	341 μs/bit	$256\mu s/bit$
1		_	_	**	**	**

^{*} Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to $DC \sim 1/2$ system clock.

Bit Rate (
$$\mu$$
s/bit) = $\frac{4 (N+1)}{f}$ (f: input clock frequency to the timer 2 counter N = 0 ~ 255

Table 9 Baud Rate and Time Constant Register Example

XTAL Baud Rate (Baud)	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.0MHz
110	21*	32*	35*	43*	70*
150	127	191	207	255	51°
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5	_	7	12
9600	1	2	_	3	_
19200	0	_	_	1	
38400		_	_	0	_

^{*} E/8 clock is input to the timer 2 up counter and E clock otherwise.

^{**} The bit rate is shown as follows with the TCONR as N.

Table 10	SCI Fo	rmat and	Clock	Source	Control
----------	--------	----------	-------	--------	---------

CC2	CC1	CC0	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	h	
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*	When the TRCSF	•
0	1	1	8-bit data	Asynchronous	External	Input	bit 3 is used as a	serial input.
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	17	
1	0	1	9-bit data	Asynchronous	Internal	Not Used**		
1	1	0	9-bit data	Asynchronous	Internal	Output*	When the TRCSR	
1	1	1	9-bit data	Asynchronous	External	Input	bit 4 is used as a	seriai output.

^{*} Clock output regardless of the TRCSR, bit RE and TE.

Bit 6 TD8 Transmit Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

Bit 7 RD8 Receive Data Bit 8

When selecting 9-bit data format in the asynchronous

mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

■ TIMER, SCI STATUS FLAG

Table 11 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 11 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Reset Condition
	ICF	FRC → ICR by edge input to P ₂₀ .	1. Read the TCSR1 or TCSR2 then ICRH, when ICF=1 2. RES=0
Timer	OCF1	OCR1=FRC	1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1 2. RES=0
1	OCF2	OCR2=FRC	Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 RES=0
	TOF	FRC=\$FFFF+1 cycle	Read the TCSR1 then FRCH, when TOF=1 RES=0
Timer 2	CMF	T2CNT=TCONR	1. Write "0" to CMF, when CMF=1 2. RES=0
	RDRF	Receive Shift Register → RDR	 Read the TRCSR then RDR, when RDRF=1 RES=0
SCI	ORFE	 Framing Error (Asynchronous Mode) Stop Bit = 0 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF=1 	Read the TRCSR then RDR, when ORFE=1 RES=0
	TDRE	 Asynchronous Mode TDR → Transmit Shift Register Clocked Synchronous Mode Transmit Shift Register is "empty" RES=0 	Read the TRCSR then write to the TDR, when TDRE=1

(Note) 1. \rightarrow ; transfer

^{**} Not used for the SCI.

^{2.} For example; "ICRH" means High byte of ICR.

■ LOW POWER DISSIPATION MODE

The HD6301X0 provides two low power dissipation modes; sleep and standby.

Sleep Mode

The MCU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MCU returns from this mode by an interrupt, RES or STBY; it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6301X0's consecutive operation.

Standby Mode

The HD6301X0 stops all the clocks and goes to the reset state with STBY "low. In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the STBY and XTAL are detached from the MCU internally and go to the high impedance state.

In this mode the power is supplied to the HD6301X0, so the contents of RAM is retained. The MCU returns from this mode during reset. The followings are typical usage of this mode.

Save the CPU information and SP contents on RAM by $\overline{\text{NMI}}$. Then disable the RAME bit of the RAM control register and set the STBY PWR bit to go to the standby mode. If the STBY PWR bit is still set at reset start, that indicates the power is supplied to the MCU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 24 depicts the timing at each pin with this example.




Figure 24 Standby Mode Timing

ERROR PROCESSING

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the systemburst caused by noise or a program error.

Op Code Error

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This provides the priority next to reset.

Address Error

When an instruction fetch is made excluding internal ROM, RAM and external memory area, the MCU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this error processing is not applicable if an instruction fetch is made from the external non-

memory area. Table 12 provides addresses where an address error occurs to each mode.

This processing is available only for an instruction fetch and is not applicable to the access of normal data read/write.

Table 12 Addresses Applicable to Address Errors

Mode	1	2	3
Address	\$0000	\$0000 \$001F	\$0000

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

■ INSTRUCTION SET

The HD6301X0 provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- · CPU Programming Model (refer to Fig. 25)
- · Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 13)
- · New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 14)
- Jump and Branch Instruction (refer to Table 15)
- Condition Code Register Manipulation (refer to Table 16)
- Op Code Map (refer to Table 17)

Programming Model

Fig. 25 depicts the HD6301X0 programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 25 CPU Programming Model

CPU Addressing Mode

The HD6301X0 provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 13 through 17 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time becomes microseconds directly.

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or

B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates an operand in the second byte of an instruction, However, LDS and LDX locate an operand in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows the address where an operand is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the operand stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).


Implied Addressing

An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction. (Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with the help of CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.



The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.



Table 13 Accumulator, Memory Manipulation Instructions

							Add	dressi	ng f	Mod	les							٥	ono I		on (iste		e
Operations	Mnemonic	IMI	MEI	D	DIF	REC	T	IN	DE:	×	EX.	TEN	ID	IM	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	C
		ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	н	1	N	z	v	6
Add	ADDA	8B	2	2	9В	3	2	ΑВ	4	2	вв	4	3				A + M→ A	ŧ	•	ŧ	‡	‡	1
	ADDB	СВ	2	2	DB	3	2	EВ	4	2	FB	4	3				B + M → B	‡	•	‡	‡	\$	1
Add Double	ADDD	СЗ	3	3	D3	4	2	E3	5	2	F3	5	3		Г		A:B+M:M+1→A:B	•	•	‡	1	\$	1
Add Accumulators	ABA													1B	1	1	A+B→A	‡	•	\$	\$	\$	[
Add With Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				A + M + C → A	‡	•	‡	‡	‡	Ŀ
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	\$	•	\$	‡	‡	Ŀ
AND	ANDA	84	2	2	94	3	2	Α4	4	2	В4	4	3				A·M → A	•	•	\$	‡	R	Ŀ
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	ŧ	‡	R	ŀ
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3				A·M	•	•	\$	‡	R	ŀ
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3				B·M	•	•	‡	‡	R	ŀ
Clear	CLR						Γ	6F	5	2	7F	5	3				00 → M	•	•	R	S	R	F
	CLRA													4F	1	1	00 → A	•	•	R	S	R	6
	CLRB													5F	1	1	00 → B	•	•	R	s	R	9
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3			L	A - M	•	•	\$	\$	\$	ŀ
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3	L	L	Ĺ	B - M	•	•	\$	‡	\$	ŀ
Compare Accumulators	CBA													11	1	1	A - B	•	•	\$	\$:	1
Complement, 1's	COM				1		T	63	6	2	73	6	3		Г		M→M	•	•	\$	1	R	Ī
	COMA	1	T	_		 				Т	1		T	43	1	1	Ā → A	•	•	\$	1	R	t
	COMB	T	Г										Г	53	1	1	B → B	•	•	\$	1	R	1
Complement, 2's	NEG	1	\vdash		1			60	6	2	70	6	3			1	00 - M → M	•	•	:	1	0	0
(Negate)	NEGA						П					Г		40	1	1	00 - A → A	•	•	:	1	O	C
	NEGB		Γ				Г							50	1	1	00 - B → B	•	•	:	:	1	0
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	:	;	G
Decrement	DEC		Т			\vdash		6A	6	2	7A	6	3			Т	M - 1 → M	•	•	\$	\$	0	T
	DECA		1			T	\vdash			1		1		4A	1	1	A - 1 → A	•	•	:	*	0	1
	DECB	1	T		1		T	\vdash	1	Г		\vdash	\vdash	5A	1	1	8 - 1 → 8	•	•	\$	\$	0	
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3	 	†	1	A ⊕ M → A	•	•	\$	#	R	t
	EORB	СВ	2	2	D8	3	2	E8	4	2	F8	4	3	<u> </u>	$^{+}$	╈	B ⊕ M→ B	•	•	1	1	R	t
Increment	INC					Ť	+	6C	6	2	7C	6	3		-	1	M + 1 → M	•	•	\$	1	0	1
	INCA	1	1	1	T		1	1			1	\vdash	T	4C	1	1	A + 1 → A	•	•	\$	1	(3)	1
	INCB	 	+	\vdash	1		1	1	1	1	<u> </u>	1	T	5C	1	1	B + 1 → B	•	•	1	1	(5)	1
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3			T	M → A	•	•	1	\$	R	t
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3			T	M → B	•	•	\$	\$	R	Ī
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3		Ī	T	M + 1 → B, M → A	•	•	:	:	R	ŀ
Multiply Unsigned	MUL		T	Γ	T	Γ	T	Т	Γ			Т	Π	3D	7	1	A×B→A:B	•	•	•	•	•	1
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	T	Т	Т	A+M→A	•	•	:	1	R	t
,	ORAB	CA	2	2	DA	3	2	EΑ	4	2	FA	4	3	<u> </u>	t	T	B + M → B	•	•	\$	1	R	t
Push Data	PSHA		1		1	<u> </u>	†	T	一			T	T	36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	t
	PSHB	1	Т	Π		Г			T	T	T	Π	Т	37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	t
Pull Data	PULA		Г	Γ		Г		Г	Γ	Π			Г	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	Ť
	PULB	L	Γ	Γ		Ι.	Ι					Ι		33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	Ť
Rotate Left	ROL	T	Π			Г	Π	69	6	2	79	6	3		T	Τ	м,	•	•	\$	‡	(6)	i
	ROLA	Т	Т	Г		T		Г	Г	Г	T			49	1	1	1 4 4 4 4 1 1 1 1 4	•	•	1	1	0	1
	ROLB	T	T	\vdash	1	\vdash	+	T		\vdash	\vdash	t^-	Τ	59	1	1	B C 67 60	•	•	1	1	6	t
Rotate Right	ROR	†	†	1	<u> </u>	\vdash	t	66	6	2	76	6	3		Ė	t	м,	•	•	1	1	6	_
-	RORA	1	1	T	1		T			Г		T	Т	46	1	1	A -C + C + C + C + C + C + C + C + C + C	•	•	1	1	6	
	RORB	+	t	t	1	1	+	 	†	<u> </u>	†	+	+	56	1	1	18' C B7 B0	•	•	1	1	6	1

(Note) Condition Code Register will be explained in Note of Table 16.

(continued)



							Add	iressi	ng f	Mod	es							c		diti Reg			•
Operations	Mnemonic	IM	ME	D	DIF	REC	T	IN	DE	X	EX	TEN	D	IM	PLIE	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	١	N	z	v	С
Shift Left	ASL	1	Г	Г			Г	68	6	2	78	6	3		Г	Г	M	•	•	\$:	6	1
Arithmetic	ASLA					Ī							Γ	48	1	1	^ □+□□□□□+ •	•	•	\$:	(6)	
	ASLB													58	1	1	8 C 67 60	•	•	*	:	(6)	
Double Shift Left, Arithmetic	ASLD													05	1	1	C A7 A0 87 B0	•	•	:	:	6	:
Shift Right	ASR	1	Т	Ī			Г	67	6	2	77	6	3			Γ	M) —	•	•	:	1	6	1
Arithmetic	ASRA		\vdash	T			T			T			Г	47	1	1	^ <u> </u>	•	•	:	1	1	1
	ASRB		Т			T	T			1			Г	57	1	1	8 b7 b0 C	•	•	1	1	6	:
Shift Right	LSR		Т		†	Г	Г	64	6	2	74	6	3			T	M)	•	•	R	1	6	1
Logical	LSRA	1	Т	Г			Г					Г	Г	44	1	1	∧ (0+ □ □ □ □ □ □ + □ □	•	•	R	:	6	1
	LSRB	†	1			\vdash	T						T	54	1	1	в 57 60 С	•	•	R	1	6	1
Double Shift Right Logical	LSRD					-				<u> </u>				04	1	1	0	•	•	R	:	6	:
Store	STAA		Г		97	3	2	A7	4	2	B7	4	3		Т	Т	A → M	•	•	1	1	R	•
Accumulator	STAB				97	3	2	E7	4	2	F7	4	3			T	B → M	•	•	1	1	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	:	\$	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3	I			A - M → A	•	•	‡	\$:	\$
	SUBB	œ	2	2	DÓ	3	2	ΕO	4	2	F0	4	3				B - M → B	•	•	:	:	1	1
Double Subtract	SUBD	83	3	3	93	4	2	А3	5	2	В3	5	3	Ī		Γ	A:B-M:M+1→A:B	•	•	:	:	1	1
Subtract Accumulators	SBA													10	1	1	A - B → A	•	•	\$	1	:	:
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3			L	A - M - C → A	•	•	1	\$	‡	‡
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3			Γ	B - M - C → B	•	•	:	\$	1	1
Transfer	TAB		L	L					L				L	16	1	1	A→B	•	•	1	1	R	•
Accumulators	TBA		L		<u> </u>								L	17	1	1	B → A	•	•	1	1	R	•
Test Zero or	TST		L					6D	4	2	7D	4	3	<u> </u>			M - 00	•	•	1	\$	R	R
Minus	TSTA		L			<u> </u>	<u> </u>]	4D	1	1	A - 00	•	•	:	:	R	R
	TSTB													5D	1]1	B - 00	•	•	\$	\$	R	R
And Immediate	AIM				71	6	3	61	7	3						Г	M-IMM→M	•	•	\$	1	R	•
OR Immediate	OIM				72	6	3	62	7	3							M+IMM→M	•	•	1	1	R	•
EOR Immediate	EIM		L		75	6	3	65	7	3						Γ	M⊕IMM→M	•	•	1	1	R	•
Test Immediate	TIM				7B	4	3	6B	5	3		Γ	Γ		Г	П	M-IMM	•	•	1	1	R	•

Table 13 Accumulator, Memory Manipulation Instructions

(Note) Condition Code Register will be explained in Note of Table 16.

Additional Instruction

In addition to the HD6801 instruction set, the HD6301X0 prepares the following new instructions.

AIM
$$(M) \cdot (IMM) \rightarrow (M)$$

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM
$$(M) + (IMM) \rightarrow (M)$$

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

$$EIM \dots (M) \oplus (IMM) \rightarrow (M)$$

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

$$TIM \dots (M) \cdot (IMM)$$

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These area 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

$$XGDX \dots (ACCD) \leftrightarrow (IX)$$

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DIS-SIPATION MODE" for more details of the sleep mode.

Table 14 Index Register, Stack Manipulation Instructions

Painter Operations							Add	iress	ing	Mod	des						Boolean/	(on (iste		e
Pointer Operations	Mnemonic	IM	MEI	D.	DII	REC	T:	IN	DE:	×	EX	ΓEΝ	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	o
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		H	ī	N	z	V	C
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	5	2	ВС	5	3				X-M:M+1	•	•	1	:	‡	1
Decrement Index Reg	DEX													09	1	1	X – 1 → X	•	•	•	‡	•	•
Decrement Stack Pntr	DES			Γ					Г					34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX					Г			Π	Γ	Γ	Π		08	1	1	X + 1 → X	•	•	•	1	•	1
Increment Stack Pntr	INS													31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	0	:	R	ŀ
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	0	\$	R	Ī
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	Ø	\$	R	ŀ
Store Stack Pntr	STS	T	Π	Г	9F	4	2	AF	5	2	BF	5	3		Γ		$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	0	\$	R	•
Index Reg → Stack Pntr	TXS			Г					Γ			П		35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	Π							Г					30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX		Γ			Γ			Ī					3C	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	ŀ
		<u> </u>	L	_	L	L	L	_	_	L		L	<u></u>	_	_		X _H → M _{SP} , SP - 1 → SP	<u></u>	L	乚	L	L	L
Pull Date	PULX		1				1					-]	38	4	ł	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	ľ
					<u>L.</u>						<u>L</u>					<u>L</u>	SP + 1 → SP, Mep → XL		L		L.		L
Exchange	XGDX	T	Ι _	Γ	T	Γ	Π		T	Γ	T		Ι –	18	2	1	ACCD↔IX	•	•	•	•	•	Г

(Note) Condition Code Register will be explained in Note of Table 16.

Table 15 Jump, Branch Instruction

		T					Ad	dres	sing	Мо	des							(on (ie
Operations	Mnemonic	REL	.AT	VE	DII	REC	T	IN	DE	x	EX.	EN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		H	1	N	Z	V	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2									Г				C=0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2			Γ						Г				N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2		Г				T	Ţ	Г					Z + (N + V) = 0	•	•	•	•	•	•
Branch if Higher	BHI	22	3	2		Г	Г						1				C + Z = 0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2		T			П								Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2									Г				C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2		П											N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	28	3	2													N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2			Г		Γ	Г							V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2				Г	Ī								N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	80	5	2			Т									Г	1	•	•	•	•	•	•
Jump	JMP	1	1	1		_		6E	3	2	7E	3	3				See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR	1			9D	5	2	AD	5	2	BD	6	3				1	•	•	•	•	•	•
No Operation	NOP					T			Γ	Г				01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	T	Т			Г						Г		3B	10	1	N	T -		- (3	_	=
Return From Subroutine	RTS	Γ		Γ					ļ					39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI	1	Т	Π		1			Γ				Г	3F	12			•	S	•	•	•	•
Wait for Interrupt*	WAI		Γ	Ī		Г				Γ		Π		3E	9)	•	9	•	•	•	•
Sleep	SLP	1	_	\vdash	_	1	1-		1	1	1	_	1	1A	4	1		•	•	•	•	•	•

(Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state.

Condition Code Register will be explained in Note of Table 16.



Table 16 Condition Code Register Manipulation Instructions

		Addressing Modes IMPLIED				Condition Code Register						
Operations	Mnemonic				Boolean Operation	5	4	3	2	1	0	
		OP ~ #		#		н	1	N	Z	v	C	
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R	
Clear Interrupt Mask	CLI	OE	1	1	0 → 1	•	R	•	•	•	•	
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•	
Set Carry	SEC	OD	1	1	1 → C	•	•	•	•	•	s	
Set Interrupt Mask	SEI	OF	1	1	1 → 1	•	S	•	•	•	•	
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	•	
Accumulator A → CCR	TAP	06	1	1	A→ CCR	_	1 0					
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•	

LEGEND

- OP Operation Code (Hexadecimal)
- Number of MCU Cycles

Contents of memory location pointed to by Stack Pointer MSP

- Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- Boolean Inclusive OR
- Boolean Exclusive OR
- Complement of M Transfer into
- Bit ≈ Zero 00 Byte = Zero

CONDITION CODE SYMBOLS

- н Half-carry from bit 3 to bit 4
 - Interrupt mask
 - Negative (sign bit)
- z Zero (byte)
- Overflow, 2's complement
- Ċ Carry/Borrow from/to bit 7
- Reset Always
- Set Always
- Set if true after test or clear
 - Not Affected

(Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- ① (Bit V) Teşt: Result = 10000000?
- Test: Result \(\psi \) 00000000? 2 (Bit C)
- ③ ④ (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- (Bit V) Test: Operand = 10000000 prior to execution?
- (5) (Bit V) Test: Operand = 01111111 prior to execution?
- 6 (Bit V) Test: Set equal to N⊕ C = 1 after the execution of instructions
- 7 (Bit N) Test: Result less than zero? (Bit 15=1)
- 8 (All Bit) Load Condition Code Register from Stack.
- 9 (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait state.
- 10 (All Bit) Set according to the contents of Accumulator A.
- (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 17 OP-Code Map

OF	OP			ACC ACC		IND EXT			ACCA	or SP		ACCB or X								
CODE						A	В	IND	DIR.	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1		
HI		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111			
LO	\	0	1	2	3	4	5	6 .	7	8	9	Α	В	С	D	E	F			
0000	0		SBA	BRA	TSX		N	EG			SUB									
0001	1	NOP	CBA	BRN	INS			Α	IM		СМР									
0010	2			ВНІ	PULA			0	IM		SBC									
0011	3			BLS	PULB		CC	M			SU	BD		ADDD						
0100	4	LSRD		BCC	DES		L	SR			AND									
0101	5	ASLD		BCS	TXS			E	M	BIT										
0110	6	TAP	TAB	BNE	PSHA		R	OR			LDA									
0111	7	TPA	TBA	BEQ	PSHB	ASR						STA STA						7		
1000	8	INX	XGDX	BVC	PULX		A	SL			EOR									
1001	9	DEX	DAA	BVS	RTS		R	OL		ADC.										
1010	A	CLV	SLP	BPL	ABX		D	EC		ORA										
1011	8	SEV	ABA	BMI	RTI			Т	IM	ADD										
1100	C	CLC		BGE	PSHX		IN.	IC			CPX LDD							С		
1101	٥	SEC		BLT	MUL	TST				BSR	JSR			STD				D		
1110	E	CLI		BGT	WAI	JMP					LE	os		LDX						
1111	F	SEI		BLE	SWI	CLR					STS				STX					
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F			

UNDEFINED OP CODE

^{*} Only each instructions of AIM, OIM, EIM, TIM

■ CPU OPERATION

• CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with RES cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions are to change this operation, while NMI, IRQ1, IRQ2, IRQ3, HALT and STBY are to control it. Fig. 26 gives the CPU mode shift and Fig. 27 the CPU system flow chart. Table 18 shows CPU operating states and port states.

Operation at Each Instruction Cycle

Table 19 provides the operation at each instruction cycle. By the pipeline control of the HD6301X0, MULT, PUL, DAA and XGDX instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the existent one -----op code fetch to the next instruction op code.

Table 18 CPU Operation State and Port State

Port	Mode	Reset	STBY****	HALT***	Sleep
Port 1	Mode 1,2	Н	т	Т	н
$(A_0 \sim A_1)$	Mode 3	T			Keep
Port 2	Mode 1, 2	т	т т	Keep	Keep
POFL Z	Mode 3	1	<u>'</u>		Keeb
Port 3	Mode 1, 2	т	-	Т	Т
$(D_0 \sim D_7)$	Mode 3	'			Keep
Port 4	Mode 1, 2	Н	-	Т	Н
(As ~ A15)	Mode 3	T	1		Keep
Port 5	Mode 1,2	Т	T -	T	-
PORTS	Mode 3	<u> </u>	<u> </u>		
Port 6	Mode 1, 2	- τ	т	Keep	Keep
PORTO	Mode 3	1	<u>'</u>		Keah
Port 7	Mode 1,2	*	т т	**	*
run /	Mode 3	Т] '		Keep

- H; High, L; Low, T; High Impedance
- * RD, WR, R/W, LIR-H, BA-L
- ** RD, WR, R/W=T, LIR, BA=H
- *** HALT is unacceptable in mode 3.

 **** E pin goes to high impedance state.




Figure 26 CPU Operation Mode Transition




Figure 27 HD6301X0 System Flow Chart

Table 19 Cycle-by-Cycle Operation

	s Mode & ructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IMMEDIA	ATE								
ADC	ADD		1	Op Code Address+1	1	0	1	1	Operand Data
AND	BIT	1	2	Op Code Address + 2	1 1	0	1	0	Next Op Code
CMP	EOR	2							
LDA	ORA	ĺ	ĺ		1 1		ĺ		
SBC	SUB								
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	0	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	0	1	0	Next Op Code
DIRECT									
ADC	ADD	1	1	Op Code Address+1	1	0	1	1	Address of Operand (LSB)
AND	BIT	}	2	Address of Operand	1	0	1	1	Operand Data
CMP	EOR	3	3	Op Code Address + 2	1	0	1	0	Next Op Code
LDA	ORA								l ·
SBC	SUB							l	!
STA		T	1	Op Code Address + 1	1	0	1	1	Destination Address
		3	2	Destination Address	0	1	0	1	Accumulator Data
		i	3	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Address of Operand (LSB)
LDD	LDS	4	2	Address of Operand	1	0	1	1	Operand Data (MSB)
LDX	SUBD	4	3	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
			4	Op Code Address + 2	1	0	1	0	Next Op Code
STD	STS		1	Op Code Address + 1	1	0	1	1	Destination Address (LSB)
STX		4	2	Destination Address	0	1	0	1	Register Data (MSB)
		, ,	3	Destination Address + 1	0	1	0	1	Register Data (LSB)
			4	Op Code Address+2	1 1	0	1	0	Next Op Code
JSR			1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		1 1	4	Stack Pointer – 1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM			1	Op Code Address+1	1	0	1	1	Immediate Data
		4	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		1 7	3	Address of Operand	1 1	0	1	1	Operand Data
			4	Op Code Address+3	1	0	1	0	Next Op Code
AIM	EIM		1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		6	3	Address of Operand	1	0	1	1	Operand Data
		"	4	FFFF	1	1	1	1	Restart Address (LSB)
		1 1	5	Address of Operand	0	1	0	1	New Operand Data
		1	6	Op Code Address + 3	1 1	0	1	0	Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
NDEXED								
JMP		1	Op Code Address+1	1	0	1	1	Offset
	3	2	FFFF	1 1	1	1	1	Restart Address (LSB)
		3	Jump Address	1	0	1	0	First Op Code of Jump Routin
ADC ADD	<u> </u>	1	Op Code Address+1	1	0	1	1	Offset
AND BIT		2	FFFF	1	i	1	1	Restart Address (LSB)
CMP EOR		3	IX + Offset	1	Ó	1	1	Operand Data
LDA ORA	4	4	Op Code Address+2	1	ō	1	Ó	Next Op Code
SBC SUB								
TST								
STA		1	Op Code Address + 1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
	4	3	1X+Offset	0	1	0	1	Accumulator Data
		4	Op Code Address+2	1	0	1	0	Next Op Code
ADDD		1	Op Code Address + 1	1	0	1	1	Offset
CPX LDD		2	FFFF	1	1	1	1	Restart Address (LSB)
LDS LDX	5	3	IX+Offset	1	0	1	1	Operand Data (MSB)
SUBD		4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address+2	1	0	1	0	Next Op Code
STD STS		1	Op Code Address+1	1	0	1	1	Offset
STX		2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	IX+Offset	0	1	0	1	Register Data (MSB)
		4	IX+Offset+1	0	1	0	1	Register Data (LSB)
		5	Op Code Address+2	1	0	1	0	Next Op Code
JSR		1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer 1	0	1	0	1	Return Address (MSB)
		5	IX+Offset	1	0	1	0	First Subroutine Op Code
ASL ASR		1	Op Code Address + 1	1	0	1	1	Offset
COM DEC		2	FFFF	1	1	1	1	Restart Address (LSB)
INC LSR	6	3	IX + Offset	1	0	1	1	Operand Data
NEG ROL	"	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR		5	IX+Offset	0	1	0	1	New Operand Data
		6	Op Code Address + 1	1	0	1	0	Next Op Code
TIM		1	Op Code Address+1	1	0	1	1	Immediate Data
		2	Op Code Address+2	1	0	1	1	Offset
	5	3	FFFF	1	1	1	1	Restart Address (LSB)
		4	IX + Offset	1	0	1	1	Operand Data
		5	Op Code Address+3	1	0	1	0	Next Op Code
CLR		1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	IX+Offset	1	0	1	1	Operand Data
		4	IX+Offset	0	1	0	1	00
		5	Op Code Address + 2	1	0	1	0	Next Op Code
AIM EIM		1	Op Code Address + 1	1	0	1	1 1	Immediate Data
OIM		2	Op Code Address+2	1	0	1	1	Offset
	_	3	FFFF	1	1	1	1	Restart Address (LSB)
	7	4	IX+Offset	1	0	1	1	Operand Data
		5	FFFF	1 1	1	1	1	Restart Address (LSB)
		6	IX+Offset	0	1	0	1	New Operand Data
		7	Op Code Address+3	1	0	1	0	Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
XTEND								
JMP	Т	1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
	3	2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TST	 	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB
AND BIT	4	2	Op Code Address + 2	1 1	0	. 1	1 1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	0	1	1	Operand Data
LDA ORA		4	Op Code Address + 3	1	0	1	0	Next Op Code
SBC SUB		1	•					
STA	T	1	Op Code Address + 1	1	0	1	1	Destination Address (MSB
	١.	2	Op Code Address + 2	1	0	1	1	Destination Address (LSB)
	4	3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
ADDD	1	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSE
CPX LDD		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD		4	Address of Operand+1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
STD STS		1	Op Code Address + 1	1	0	1	1	Destination Address (MSE
STX		2	Op Code Address + 2	1	0	1	1	Destination Address (LSB)
	5	3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address+1	0	1	0	1	Register Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
JSR		1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
	1	2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
	6	3	FFFF	1	1	1	1	Restart Address (LSB)
	٥	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	1	6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR		1	Op Code Address + 1	1	0	1	1	Address of Operand (MSE
COM DEC		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
INC LSR	6	3	Address of Operand	1	0	1	1	Operand Data
NEG ROL	٥ ا	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address+3	1	0	1	0	Next Op Code
CLR	1	1	Op Code Address+1	1	0	1	1	Address of Operand (MSE
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
	5	3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1 1	00
		5	Op Code Address+3	1	0	1	0	Next Op Code




	s Mode & uctions	Cycles	Cycle #	Address Bus	R/Ŵ	RD	WR	LIR	Data Bus
MPLIED									
ABA	ABX		1	Op Code Address + 1	1	0	1	0	Next Op Code
ASL	ASLD						ì		
ASR	CBA				1				
CLC	CLI	1 1				ĺ			
CLR	CLV						1		
COM	DEC								
DES	DEX				1 :				
INC	INS				1		1		
INX	LSR	1 1							
LSRD	ROL				l				
ROR	NOP								
SBA	SEC				İ				
SEI	SEV				1		j .		
TAB	TAP								
TBA	TPA						1		
TST	TSX					i			
TXS									
DAA	XGDX		1	Op Code Address+1	1	0	1	0	Next Op Code
 .		2	2	FFFF	1	1	1	1	Restart Address (LSB)
PULA	PULB	+	1	Op Code Address+1	T i	0	1	0	Next Op Code
. 0271	. 022	3	2	FFFF	1	1	lil	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	ó	lil	1	Data from Stack
PSHA	PSHB		1	Op Code Address + 1	 i	0	1	-	Next Op Code
1 3117	1 3115		2	FFFF	1	1	1	i	Restart Address (LSB)
		4	3	Stack Pointer	ò	1	0	i	Accumulator Data
			4	Op Code Address+1	1	Ö	1	ò	Next Op Code
PULX		1	1	Op Code Address+1	1	0	1	- 6	Next Op Code
FULX			2	FFFF	1	1	1 1	1	Restart Address (LSB)
		4	3	Stack Pointer+1	1	Ó	1	1	Data from Stack (MSB)
			4	Stack Pointer + 1		0		i	
DO::::			1			0			Data from Stack (LSB)
PSHX				Op Code Address+1	1 1	-		i	Next Op Code
		1 _ 1	. 2	FFFF	1	1			Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Index Register (LSB)
			4	Stack Pointer - 1	0	1	0	1	Index Register (MSB)
			5	Op Code Address+1	1	0	1	0	Next Op Code
RTS			1	Op Code Address+1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1	0	1	1	Return Address (MSB)
		1	4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
			5	Return Address	1	0	1	0	First Op Code of Return Rout
MUL			1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
		1 1	6	FFFF	1	1	1	1	Restart Address (LSB)
			7	FFFF	1	1	1	1	Restart Address (LSB)




Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IMPLIED								
WAI		1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
	i	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
	'	7	Stack Pointer - 4	0	1	0	1	Accumulator A
	1	8	Stack Pointer - 5	0	1	0	1	Accumulator B
	ĺ	9	Stack Pointer-6	0	1	0	1	Conditional Code Register
RTI		1	Op Code Address+1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
	J	4	Stack Pointer + 2	1	0	1	1	Accumulator B
	10	5	Stack Pointer+3	1	0	1	1	Accumulator A
	'0	6	Stack Pointer+4	1	0	1	1	Index Register (MSB)
	1	7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
		8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
	1	9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)
		10	Return Address	1	0	1	0	First Op Code of Return Routing
SWI		1	Op Code Address + 1	1	0	1	1	Next Op Code
	1	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
	1	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer 3	0	1	0	1	Index Register (MSB)
	12	7	Stack Pointer -4	0	1	0	1	Accumulator A
	1	8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer 6	0	1	0	1	Conditional Code Register
		10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB)
	i	11	Vector Address FFFB	1	0	1 1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP	1	1	Op Code Address+1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
	4	Sleep						
	1	l i						
		3	FFFF	;	'	1	1	Restart Address (LSB)
	-	4					6	
	٠	4	Op Code Address+1	<u> </u>		<u> </u>	10	Next Op Code
RELATIVE					,			
BCC BCS		1	Op Code Address + 1	1	0	1	1	Branch Offset
BEQ BGE	3	2	FFFF	1	1	1	1	Restart Address (LSB)
BGT BHI	1	3	Branch Address·····Test="1"	1	۱ ه	1	0	First Op Code of Branch Routin
BLE BLS		"	Op Code Address+1···Test="0"	1	"	1	"	Next Op Code
BLT BMT				1				
BNE BPL		1	1					
BRA BRN								
BVC BVS	1		ĺ	1				
BSR		1	Op Code Address + 1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	o	1	Return Address (MSB)
	1	5	Branch Address	1	0	1	ò	First Op Code of Subroutine

■ PACKAGE DIMENSIONS (Unit:mm)

· DP-64S



· FP-80



HD6303R, HD63A03R, **HD63B03R CMOS MCU** (Microcomputer Unit)

The HD6303R is an 8-bit CMOS single-chip microcomputer unit which has the completely compatible instruction set with the HD6301V1. 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O terminals and three function timer are incorporated in the HD6303R. It is bus compatible with HMCS6800 and can be expanded up to 65k words. Like the HMCS6800 family, I/O levels is TTL compatible with +5.0V single power supply. As the HD6303R is CMOS MPU, power dissipation is extremely low. And also Sleep Mode and Standby Mode which the HD6303R has for low power dissipation make lower power application possible.


- FEATURES

- Object Code Upward Compatible with the HD6800, HD6802, HD6801
- Multiplexed Bus (D₀~D₇/A₀~A₇), Non Multiplexed Bus
- Abundant On-Chip Functions Compatible with the HD6301V1: 128 Bytes RAM, 13 Parallel I/O Lines (including Timer, SCI I/O Terminals), 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode; Sleep Mode, Stand-By Mode
- Minimum Instruction Cycle Time

 $1\mu s$ (f=1MHz), 0.67 μs (f=1.5MHz), 0.5 μs (f=2.0MHz)

- Bit Manipulation, Bit Test Instruction
- Error Detecting Function; Address Trap, Op Code Trap
- Up to 65k Words Address Space

PIN ARRANGEMENT



HD6303RP, HD63A03RP, HD63B03RP \$ (DP-40) HD6303RF, HD63A03RF, HD63B03RF (FP-54)

49 (NC) 48 (NC) 47 (NC)

40 39 D7/A7

38 37 36

35

34 (NC)

(NC)

D₂/A₂

D₃/A₃ D₄/A₄ Ds/As

(NC)

(NC)

Ae


Aio

(NC)

TYPE OF PRODUCTS

Type No.	Bus Timing
HD6303R	1.0 MHz
HD63A03R	1.5 MHz
HD63B03R	2.0 MHz

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature	Topr	0~+70	°C
Storage Temperature	T _{stg}	-55 ~+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0~+70°C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	Vcc	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	-	+0.3	٧
	Other Inputs			2.0	_	10.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	٧
Input Leakage Current	NMI, IRO, RES, STBY	_{in}	V _{in} = 0.5~V _{CC} -0.5V	-		1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}$, $P_{20} \sim P_{24}$, $D_0 \sim D_7$, $A_8 \sim A_{15}$	I _{TSI}	V _{in} = 0.5~V _{CC} -0.5V	-	_	1.0	μΑ
Output "High" Voltage	All Outputs	V	t _{OH} = -200μA	2.4	_	-	V
Output High Voltage	An Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7		_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	_	0.55	٧
Input Capacitance	All Inputs	C _{in}	V _{in} =0V, f=1.0MHz, Ta = 25°C	-	_	12.5	pF
Standby Current	Non Operation	Icc		_	2.0	15.0	μΑ
Current Dissination*			Operating (f=1 MHz**)	_	6.0	10.0	^
Current Dissipation*		lcc	Sleeping (f=1MHz**)	_	1.0	2.0	mA
RAM Stand-By Voltage		VRAM		2.0	_	_	٧

^{*} V_{IH} min = V_{CC} -1.0V, V_{IL} max = 0.8V

typ. value (f = xMHz) = typ. value $(f = 1MHz) \times x$ max. value (f = xMHz) = max. value $(f = 1MHz) \times x$

(both the sleeping and operating)



^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations of the when of f = x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

BUS TIMING

İtem			Comple of	Test	Н	D630	3R	HC	63A	3R	н)63B	03R	
Ttem			Symbol	Con- dition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs
Address Strobe P "High"	ulse Wi	dth	PWASH		220	-	_	150	_	-	110	-	-	ns
Address Strobe F	Rise Tin	ne	tASr	1	_	_	20	_	-	20	_	_	20	ns
Address Strobe F	Address Strobe Fall Time		t _{ASf}		_	_	20	_	_	20	_		20	ns
Address Strobe Delay Time		tASD	1	60		-	40	_	_	20	-	_	ns	
Enable Rise Time	Enable Rise Time		ter		_	_	20	_	_	20	_	_	20	ns
Enable Fall Time	Enable Fall Time		t _{Ef}		_	_	20	_	_	20	_	-	20	ns
Enable Pulse Wid	th "Hig	h" Level	PWEH		450	_	_	300	_	_	220	-	-	ns
Enable Pulse Wid	th "Lo	w" Level	PWEL		450	_	_	300	_	_	220	_	_	ns
Address Strobe to Enable Delay Time		tASED		60	_	-	40	-	-	20	-	_	ns	
Address Delay Ti	me		t _{AD1}		-	_	250	-	-	190	-	-	160	ns
Address Delay 11	1116		t _{AD2}	Fig. 1		_	250	_	_	190	_	_	160	ns
Address Delay Ti	me for	Latch	t _{ADL}	Fig. 2	_	_	250	_	-	190	_	_	160	ns
Data Set-up Time		Write	t _{DSW}		230			150	_	_	100		-	ns
Data Set-up Tillie	,	Read	t _{DSR}		80	_	-	60	_	_	50	_	-	ns
Data Hold Time		Read	t _{HR}		0	_		0	_	_	0	_	1	ns
Data Hold Time		Write	t _{HW}		20	-	-	20	_	-	20	-	-	ns
Address Set-up T	ime for	Latch	t _{ASL}		60	_		40	_	-	20	-	_	ns
Address Hold Tin	ne for l	_atch	t _{AHL}		30	_	-	20	_	_	20	_	_	ns
Address Hold Tin	ne		t _{AH}		20	-	-	20	-	_	20	_	-	ns
A ₀ ~ A ₇ Set-up Time Before E		t _{ASM}		200	_	_	110	_	-	60	_	_	ns	
Peripheral Read Bus		(t _{ACCN})		_	-	650	-	-	395	-	-	270	ns	
Access Time	Access Time Multiplexed Bus		(t _{ACCM})		-	-	650	_	-	395	1	_	270	ns
Oscillator stabiliz	ation T	ime	t _{RC}	Fig. 8	20	_	_	20	_	_	20	_	-	ms
Processor Contro	l Set-up	Time	t _{PCS}	Fig. 9	200	_	_	200	_	-	200	_	_	ns

PERIPHERAL PORT TIMING

Item			Symbol	Test Con-	H	HD6303R HD63A03R HD63B03F				03R	Unit			
			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Offic
Peripheral Data Set-up Time	Port 1,	2	t _{PDSU}	Fig. 3	200	_	_	200	-	_	200	-	_	ns
Peripheral Data Hold Time	Port 1,	2	t _{PDH}	Fig. 3	200	-	-	200	_	_	200	_	_	ns
Delay Time, Enal tive Transition to pheral Data Valid	Peri-	Port 1, 2,	t _{PWD}	Fig. 4	-	_	300	_	_	300	. –	_	300	ns

^{*} Except P21

TIMER, SCI TIMING

la	Combal.	Test	Н	D630	3R	н	D63A	03R	Н	D63B	03R	Unit
ltem	Symbol	Con- dition	min	typ	max	min	typ	max	min	typ	max	Unit
Timer Input Pulse Width	tpwT		2.0	_	_	2.0	_	_	2.0	_	_	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 5	_	_	400	-	_	400	-	_	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	-	_	2.0	-	_	2.0	_		t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	_	0.6	0.4	_	0.6	0.4	-	0.6	t _{Scyc}

MODE PROGRAMMING

Item	Symbol	Test	Н	D630	3R	H	D63A	03R	н	D63B	03R	Unit
rtem		dition	min	typ	max	min	typ	max	min	typ	max	Oint
RES "Low" Pulse Width	PWRSTL		3	-	_	3	_	_	3	-	_	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 6	2	_	_	2	_	_	2	-	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}]	150	-	_	150	_	1	150	1	_	ns




Figure 1 Multiplexed Bus Timing




Figure 2 Non-Multiplexed Bus Timing




Figure 3 Port Data Set-up and Hold Times (MPU Read)





Figure 5 Timer Output Timing



Note) Port 2: Except P_{2.1}
Figure 4 Port Data Delay Times (MPU Write)




Figure 6 Mode Programming Timing




Figure 7 Bus Timing Test Loads (TTL Load)




Figure 9 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

• Vcc, Vss

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$ or 3 to 6V other than for high speed operation (500kHz).

mental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is useful because the devide by 4 circuitry is included. EXTAL accepts an external clock input of duty 50% (±10%) to drive. For external driving, no XTAL should be connected. An example of connection circuit is shown in Fig. 10. The crystal and capacitors should be mounted as close as possible to the pins.

XTAL, EXTAL

These two pins are connected with parallel resonant funda-



AT Cut Parallel Resonance Crystal




Figure 10 Crystal Interface

Standby (STBY)

This pin is used to place the MCU in the Standby mode. Setting to "Low" level, the internal condition is reset with inactive oscillation and fixed internal clock. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

• Reset (RES)

This input is used to reset the MCU and start it from a power off condition. RES must be held "Low" for at least 20ms when power is on. It should be noted that, before clock generator stabilizing, the internal state and I/O ports are uncertain, because MCU can not be reset without clock. To reset the MCU during system operation, it must be held "Low" at least 3 system clock cycles. From the third cycle on, all address buses become "High" with RES at "Low" level. Detecting "High" level, MPU does the following.

- (1) I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the MPU recognize the maskable interrupts $\overline{IRQ_1}$ and $\overline{IRQ_2}$, clear it beforehand.

● Enable (E)

This output pin supplies system clock. Output is a singlephase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF.

Non maskable Interrupt (NMI)

When the input signal of this pin is recognized to fall, NMI sequence starts. The current instruction may be continued to the last if $\overline{\text{NMI}}$ signal is detected as well as the following $\overline{\text{IRQ1}}$, interrupt. Interrupt mask bit in Condition Code Register has no effect on NMI. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD will occur to load the contents to the program counter and branch to a non maskable interrupt service routine.

Inputs IRQ₁, and NMI are hardware interrupt lines sampled

by internal clock. After the execution of instructions, start the interrupt routine in synchronization with E.

● Interrupt Request (IRQ:)

This level sensitive input requests that an interrupt sequence be generated within the machine. The MPU will wait receiving the request until it completes the current instruction that being executed before it recognizes the request. At that time, if the interrupt mask bit in Condition Code Register is not set, MPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the MPU sets the interrupt bit so that no further maskable interrupts may occur.

Table 1 Interrupt Vectoring memory map

ure)
npare
_
E)
ur

Lowest Priority

Highe Priori

At the end of the cycle, the MPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and locates the contents in Program Counter to branch to an interrupt service routine.

The Internal Interrupt will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7.

When $\overline{IRQ_1}$ and $\overline{IRQ_2}$ are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Independently of the Mask Bit condition, the MPU will start an interrupt sequence. The vector for this interrupt will be FFEE, FFEF.

Read/Write (R/W̄)

This TTL compatible output signal indicates peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF.

Address Strobe (AS)

In the multiplexed mode, address strobe appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at $30 \sim 37$ pin and to control the 8-bit latch by address strobe as shown in Figure 15. Thereby, $30 \sim 37$ pin can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

PORTS

There are two I/O ports on HD6303R MCU (one 8-bit ports and one 5-bit port). Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for an input.

There are two ports: Port 1, Port 2. Addresses of each port and associated Data Direction Register are shown in Table 2.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MCU has been reset, all I/O lines are configured as inputs in Multiplexed mode. In Non Multiplexed mode, Port 1 will be output line for lower order address lines (A_0 to A_7). Then this buffer can drive one TTL load and 30 pF.

I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MCU has been reset, I/O lines are configured as inputs. These pins on Port 2 (pins 10, 9, 8 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5), which is expanded in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P_{21}) is the only pin restricted to data input or Timer output.

BUS

• $D_0/A_0 \sim D_7/A_7$ (30 ~ 37 pins)

This TTL compatible three-state buffer can drive one TTL load and 90 pF.

Non Multiplexed Mode

In this mode, these pins become only data bus $(D_0 \text{ to } D_7)$. Multiplexed Mode

These pins becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address in on the pins.


A₈ ~ A₁₅ (22 ~ 29 pins)

Each line is TTL compatible and can drive one TTL load and 90 pF. After reset, these pins become output for upper order address lines (A₈ to A₁₅).

■ MODE SELECTION

The operation mode after the rest must be determined by the user wiring the 10, 9, and 8 externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the programmed control bits PC0, PC1, PC2 in I/O Port 2 register when reset goes "High", I/O Port 2 Register is shown below.

Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Figure 11. During reset, the HD14053B is available to separate the peripheral device from the MCU. It is necessary where the data conflict can occur between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 are for read only. The mode selection of the HD6303R is shown in Table 3.

The HD6303R operates in two basic modes: (1) Multiplexed Mode (compatible with the HMCS6800 peripheral family), (2) Non Multiplexed Mode (compatible with HMCS6800 peripheral family).

Multiplexed Mode

The data bus and the lower order address bus are multiplexed in the $30 \sim 37$ pins and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O

Non Multiplexed Mode

In this mode, the HD6303R can directly address HMCS6800 peripherals with no external logic. $30 \sim 37$ pins become a data bus and Port 1 becomes A_0 to A_7 address bus.

In this mode, the HD6303R is expandable to 65k words with no external logic.

Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in $30 \sim 37$ pin in the multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6303R is shown in Figure 15.




Figure 11 Recommended Circuit for Mode Selection




Figure 12 HD14053B Multiplexers/De-Multiplexers




Figure 13 HD6303R MCU Multiplexed Mode

Figure 14 HD6303R MCU Non Multiplexed Mode






Figure 15 Latch Connection

Table 3 Mode Selection

Operating Mode	P ₂₀	P ₂₁	P ₂₂
Multiplayed Made	L	Н	L
Multiplexed Mode	L	L	Н
Non Multiplexed Mode	Н	L	L

L: logic "0" H: logic "1"

■ Memory Map

The MCU can provide up to 65k byte address space. Figure 16 shows a memory map for each operating mode. The first 32 locations of each map are for the MPU's internal register only, as shown in Table 4.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00*
Port 2 Data Direction Register**	01
Port 1 Data Register	02*
Port 2 Data Register	03
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	oc
Input Capture Register (High Byte)	OD.
Input Capture Register (Low Byte)	0E
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Non Multiplexed Mode
- ** 1 = Output, 0 = Input




Figure 16 HD6303R Memory Maps



PROGRAMMABLE TIMER

The HD6303R contains 16-bit programmable timer and used to make measurement of input waveform. In addition independently it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to many seconds.

The timer hardware consists of

- an 8-bit control and status register
- a 16-bit free running counter
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer is shown in Figure 17.





Figure 17 Programmable Timer Block Diagram

• Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the MPU software at any time desired with no effects on the counter. Reset will clear the counter.

When the MPU writes arbitrary data to the MSB of \$09, then value of \$FFF8 is being pre set to the counter (\$09, \$0A) indepently of the write data value. When the MPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low", on the other hand, the data preceedingly written in "High" byte is set to "High".



(5AF3 written to the counter)

Figure 18 Counter Write Timing

The counter value written to the counter using the double store instruction is shown in Figure 18.

Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit should be changed to control an output level again on the next compare values.

The output compare register is set to \$FFFF during reset. The compare function is inhibited at the cycle writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the counter.

Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter obtained when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to gate in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).


To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.

• Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information below.

- (1) A proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag may contains an individual enable bit in TCSR where controls whether or not an interrupt request may be output to internal interrupt signal $(\overline{IRQ_2})$. If the I-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag being set. A description of each bit is as follows.



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output compare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.



^{*} To write to the counter can disturb serial operations, so it should be inhibited during using the SCI.

- Bit 1 IEDG (Input Edge); This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function. When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a leading edge ("Low"-to-"High" transition).
- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ₂) but when clear, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ₂), when clear, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2) but when clear, the interrupt is inhibited
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set when the counter value is \$0000. It is cleared by MPU read of TCSR (with TOF set) following an MPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) following an MCU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by an MPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6303R contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate and comprises a transmitter and a receiver which operate independently on each other but with the same data format at the same data rate. Both of transmitter and receiver communicate with the MPU via the data bus and with the outside world, through Port 2 bit 2, 3 and 4. Description of hardware, software, register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is triggered by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol needs an idle period between the messages.

With this hardware feature, the non-selected MPU be re-enabled (or "wakes-up") for the appearing next message.

• Programmable Option

The HD6303R has the following optional features provided for its Serial I/O. They are all programmable.

- · data format; standard mark/space (NRZ)
- · clock source; external or internal
- baud rate; one of 4 rates per given MPU E clock frequency or 1/8 of external clock
- · wake-up feature; enabled or disabled
- · interrupt requests; enabled or masked individually for

transmitter and receive data registers

- · clock output ; internal clock enabled or disabled to Port
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually for receiver and transmitter

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 19. The registers include:

- · an 8-bit control/status register
- · a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

• Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on \overline{RES} . The bits of the TRCS register are defined as follows.

Transmit / Receive Control Status Register


_ 7	6	5	4	3	2	1	0	_
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	ADDR

- Bit 0 WU (Wake Up); Set by software and clear by hardware on receipt of ten consecutive "1"s. It should be noted that RE flag has already set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); Set to produce preample of ten consecutive "1"s and to enable the data of transmitter to output subsequently to the Port 2 bit 4 independently of its corresponding DDR value. When clear, serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set with TDRE (bit 5) set, it will permit an IRQ2 interrupt. When clear, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit. When clear, the serial I/O affects nothing on Port 2 bit 3.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set with bit 7 (RDRF) or a bit 6 (ORFE) set, it will permit an IRQ₂. When clear, IRQ₂ interrupt is masked.
- Bit 5 TDRE (Transmit Data Register Empty); When the data transfer is made from the Transmit Data Register to Output Shift Register, it is set by hardware. The bit is cleared by reading the status register and followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or

framing error occurs (receive only), it is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register with the RDRF set. Framing Error occurs when the bit counters are not synchronized with the boundary of the byte in the bit stream. The bit is cleared by reading the status register and

followed by reading the receive data register, or by \overline{RES} .

Bit 7 RDRF (Receive Data Register Full); It is set by hardware when the data transfer is made from the receive shift register to the receive data register. It is cleared by reading the status register and followed by reading the receive data register, or by RES.



Transfer Rate / Mode Control Register

Table 5 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1	: SSO	E	614.4 kHz	1.0 MHz	1.2288MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Bau
0	1	E ÷ 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104.2μs/ 9,600Bau
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3µs/ 1,200Bau
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms/ 300Bau

Table 6 SCI Format and Clock Source Control

CC1: C	:C0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	_	-	_	_	_
0	1	NRZ	Internal	Not Used	••	••
1 (0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	••	••

Clock output is available regardless of values for bits RE and TE.
 Bit 3 is used for serial input if RE = "1" in TRCS.

Bit 4 is used for serial output if TE = "1" in TRCS.



• Transfer rate/Mode Control Register (RMCR)

The register controls the following serial I/O variables:

- · Bauds rate · data format
- · clock source
- · Port 2 bit 2 feature
- CIOCK SOU

It is 4-bit write-only register, cleared by \overline{RES} . The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency within the MPU. Table 5 lists the available Baud Rates.

They control the data format and the clock select logic. Table 6 defines the bit field.

Internally Generated Clock

If the user wish to employ externaly a internal clock for the serial I/O, the following requirements should be noted.

- · The values of RE and TE have no effect.
- · CC1, CC0 must be set to "10".
- The maximum clock rate will be E/16.
- · The clock is once the bit rate.

Externally Generated Clock

If the user wish to supply an external clock for the Serial I/O, the following requirements should be noted.

- The CC1, CC0, field in the Rate and Mode Control Register must be set to "11" (See Table 6).
- •The external clock must be set to 8 times the desired baud rate.
- •The maximum external clock frequency is half of E clock.

Serial Operations

The serial I/O hardware must be initialized by the HD6303R software prior to operation. The sequence will be normally as follows.

- Writing the desired operation control bits to the Rate and Mode Control Register.
- Writing the desired operation control bits to the TRCS register.

If using Port 2 bit 3, 4 for serial I/O, TE, RE bits may be preserved set. When TE, RE bit cleared during SCI operation, and subsequently set again, it should be noted that the setting of TE, RE must refrain for at least one bit time of the current baud rate. If set within one bit time, there may be the case where the initializing of internal function for transmit and receive does not take place.

Transmit Operation

Data transmission is enabled by the TE bit in the TRCS register. When set, gates the output of the serial transmit shift register to Port 2 bit 4 which is unconditionally configured as an output irrespectively of corresponding DDR value.

Following RES the user should configure both the RMC register and the TRCS register for desired operation. Setting the TE bit during this procedure causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter section is ready to operate. Then either of the following states exists.

(1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle lines.

(2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the O start bit is first transferred. Next the 8-bit data (beggining at bitO) and the stop bit. When the transmit data register has been empty, the hardware sets the TDRE flag bit: If the MCU fails to respond to the flag within the proper time, TDRE is preserved set and then a 1 will be sent (instead of a O at start bit time) and more 1s will be set successively until the data is supplied to the data register. While the TDRE remains a "1", no "0" will be sent.

Receive Operation


The receive operation is enabled by the RE bit, gating the serial input through Port 2 bit 3. The receive section operation is conditioned by the contents of the TRCS and RMC register. In the normal non-biphase mode, the received bit stream is synchronized by the first "0" (space). During 10-bit time, the approximate center is strobed. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, with the interrupt flag set. If the tenth bit of the next data is received, however, still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the MCU read of the status register as a response to RDRF flag or ORFE flag, following the MCU read of the receive data register, RDRF or ORFE will be cleared.

■ RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used. Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of RES, and RAM is enabled. With the program control, it is capable of writing "1" or "0". With the disabled RAM (logic "0"), the RAM address becomes external address and the MPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit is cleared when the $V_{\rm CC}$ voltage is removed. This bit is a read/write status flag that user can read. If this bit is preserved set, indicating that $V_{\rm CC}$ voltage is applied and the data in the RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6303R has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the change instruction of the index and the accumulator, the sleep instruction are added. This section describes:

- •MCU programming model (See Fig. 20)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 7)
- New instructions
- •Index register and stack manipulation instructions (See Table 8)
- Jump and branch instructions (See Table 9)
- •Condition code register manipulation instructions (See Table 10)
- ·Op-code map (See Table 11)
- · Cycle-by-cycle operation (See Table 12)

MCU Programming Model

The programming model for the HD6303R is shown in Figure 20. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 20 MCU Programming Model

MCU Addressing Modes

The HD6303R has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 7 to 11). When the clock frequency is 4 MHz, the machine cycle will be microseconds.

Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 Bytes in the machine ie; locations zero through 255. Enhanced execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM each have three.

Extended Addressing

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in

memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, this carry is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.



Table 7 Accumulator, Memory Manipulation Instructions

							Add	dressi	ing (Mod	les							١٦			on (list e		•
Operations	Mnemonic	IM	ME	5	DIF	REC	т	IN	DE		EX.	TEN	D	IMF	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
	ļ ļ.	OP	~	*	ОР	~	#	OP	~	*	OP	~	#	OP	~	*		н	ı	N	z	v	c
Add	ADDA	88	2	2	9B	3	2	AB	4	2	88	4	3				A + M→ A	:	•	Ŧ	1	:	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	\$	•	:	:	\$	1
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3			Г	A:8+M:M+1-A:B	•	•	:	1	:	1
Add Accumulators	ABA	 	T	_	_		T		\Box	1				18	1	1	A+B → A	1	•	1	1	:	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A+M+C-A	1	•	:	1	:	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	1	•	1	:	;	ī
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M → A	•	•	1	ī	R	1
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3		П		B·M → B	•	•	:	1	R	Ī
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3				A-M	•	•	:	1	R	Ī
	BIT B	C5	2	2	D 5	3	2	E5	4	2	F5	4	3	_			в∙м	•	•	1	1	R	t
Clear	CLR	1	✝⁻╌	一		Ť	-	6F	5	2	7F	5	3	-	┢	1	00 → M	•	•	R	s	R	F
	CLRA	+	+	┪	\vdash	\vdash	✝	1	Ť	F	-	<u> </u>	Ť	4F	1	1	00 → A	•	•	R	s	R	F
	CLRB	1	t	H		t	T	 -	1	t	1	T-		5F	ti	1	00 → B	•	•	R	s	R	ţ
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	-	Ė	Ė	A - M	•	•	1	tī	1	ti
	CMPB	C1	2	2	D1	3	2	Εı	4	2	FI	4	3	<u> </u>	—	1	B - M	•	•	:	1	1	Ť
Compare Accumulators	CEA		F	ξ.	-	Ť	-	Ť	Ė	Ť	<u> </u>	Ė	Ť	11	1	1	A - B	•	•	:	1	:	1
Complement, 1's	COM			\vdash		\vdash	T	63	6	2	73	6	3			T	M→M	•	•	:	1	R	t
	COMA	+	┪	┢	_	1	╁╌		1	-	-	Ť	Ė	43	1	1	Ā→A	•	•	1	1	R	t
	СОМВ	+	†-	一	_	1	t	-	1	1	_		_	53	1	1	B → B	•	•	1	1	R	t
Complement, 2's	NEG	+-	╁╴	 		+-	╁	60	6	2	70	6	3	-	+-	-	00 - M → M	•	•	1	1	0	t
(Negate)	NEGA	†	t	T		t	t	1	Ť	┢	1.5	Ť	Ť	40	1	1	00 - A → A	•	•	1	1	0	+
	NEGB	t	+	t-	\vdash	1	t	\vdash	+-	1	 	T	Т	50	1	1	00 - B → B	•	•	Ť	1	0	1
Decimal Adjust, A	DAA		Ī	Г					T	T		T		19	2	1	Converts binary add of BCD characters into BCD format	•	•	;	:	:	Ø
Decrement	DEC	\top				1	T	6A	6	2	7A	6	3		T	\vdash	M - 1 → M	•	•	1	1	0	1
	DECA	+-	1			1	1	✝	1			1	┪	4A	1	1	A - 1 → A	•	•	1	1	©	†
	DECB	T	T	 	<u> </u>	1	T		T	Т	T	1		5A	1	1	B - 1 → B	•	•	1	1	0	1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3		<u> </u>	\vdash	A ⊕ M → A	•	•	1:	1	R	t
	EORB	C8	2		D8	3	2	E8	4	2	F8	4	3		 	t	B ⊕ M→ B	•	•	t	1	R	t
Increment	INC	1	Ť	┢	 	1	✝	6C	6	2	7C	6	3	_	t	1	M+1 → M	•	•	1:	1:	ß	ı,
	INCA	+	1	╁	 	\vdash	+	+-	Ť	F	+	Ť	-	4C	1	,	A+1 → A	•	•	:	1	(\$	-
	INCB	+	+	 	╁	┢	t	✝	†-	t	-	 	┢	5C	1	1	B + 1 → B	•	•	1	1	3	_
Load	LDAA	86	2	2	96	3	2	A6	4	2	86	4	3	1-	t	Ė	M → A	١.		1	t	R	t
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	 	<u> </u>	┪	M → B	•		1	1	R	t
Load Double Accumulator	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3		Ī		M + 1 → B, M → A	•	•	:	:	R	ţ,
Multiply Unsigned	MUL	1	1	T		1		Γ	1		Γ			3D	7	1	A x B → A : B	•	•	•	1.	•	1
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3			1	A+M→A	•	•	1:	1	R	t
• •	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	 	t	1	8 + M → B	•	•	1:	1	R	t
Push Data	PSHA	+	ť	Ť		t	+	1	+		1	t	 	36	4	1	A → Msp, SP – 1 → SP	•	•	•	1.	•	t
- '	PSHB		T	t	t	T	t	t	t	t	t -	T		37	4	1	B → Msp, SP – 1 → SP	1.	•	•	•	•	t
Pull Data	PULA		t	T	T	T	1	\vdash	†	T	 	†	T	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	1
	PULB	†	T	Т	\vdash	T	†	\vdash		1	т	T	T	33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	t
Rotate Left	ROL		T	T		T	1	69	6	2	79	6	3		Ť	Ė		•	•	1	1	6	t
	ROLA	+	t	t	 	t	t	+ -	Ť	Ť	+	Ť	Ť	49	1	1	*) (•	•	1	1	6	_
	ROLB	+-	+-	+-	\vdash	╁	╁	\vdash	+	╁	+-	+-	\vdash	59	1	1	() C 1	-	•	1		6	_
Rotate Right	ROR	+-	╁	+	\vdash	╁	╁	66	6	2	76	6	3	1	+ -	Ť	W	•	•	Ť	+	6	1
	RORA	+	t	t		t	+-	 	۲	t	+-	Ť	Ť	46	1	1		•	•	Ť	Ť	6	-
		1	1			1	1	1		1	1	1	1	,			1 / 62 60	1 1	1	1:		⊥_	+

Note) Condition Code Register will be explained in Note of Table 10.

(to be continued)



							Add	Iressi	ng f	Mod	es							٥		diti Reg			
Operations	Mnemonic	IMI	ME	D	DIF	REC	т	IN	DE	K	EX	ren	D	IM	PLIE	Đ	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	ОР	~	#	ОР	~	#	OP	~	#	OP	~	#		н	ı	N	z	v	c
Shift Left	ASL		Γ	Г				68	6	2	78	6	3			Г	M1	•	•	:	:	6	:
Arithmetic	ASLA		Г						Г				Г	48	1	1	A D	•	•	:	:	6	\$
	ASLB	I	Ī											58	1	1	B C 67 60	•	•	\$	‡	0	\$
Double Shift Left, Arithmetic	ASLD													05	,	1	C A7 A0 B7 B0	•	•	:	*	6	:
Shift Right	ASR		Т					67	6	2	77	6	3				M)	•	•	\$;	6	:
Arithmetic	ASRA	1	\vdash	Г		Г	П		T	Т		Г	Г	47	1	1	A 40000000	•	•	1	1	(6)	1
	ASRB		T										Γ	57	1	1	8) 5/ 50 C	•	•	:	1	6	:
Shift Right	LSR	\top	Т	1				64	6	2	74	6	3			Г	M)	•	•	R	;	6	:
Logical	LSRA		Т									Г	Г	44	1	1	^ 0+☐☐☐☐☐ 	•	•	R	:	6	1
	LSRB		T										Г	54	1	1	B) 57 50 C	•	•	R	;	6	:
Double Shift Right Logical	LSRD													04	1	1	0	•	•	R	\$	6	:
Store	STAA		П		97	3	2	A7	4	2	B7	4	3			m	A → M	•	•	:	:	R	•
Accumulator	STAB	T			D7	3	2	E7	4	2	F7	4	3			Г	B → M	•	•	;	:	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	:	:	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	80	4	3		l	L.	A - M → A	•	•	1	:	1	1
	SUBB	œ	2	2	DO	3	2	EO	4	2	FO	4	3				B - M → B	•	•	1	‡	\$	1
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	B 3	5	3			Γ	A:B-M:M+1→A:B	•	•	:	:	1	:
Subtract Accumulators	SBA													10	1	1	A - B → A	•	·	:	:	:	\$
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	82	┺-	3		L	L	A - M - C → A	•	•	‡	:	1	1
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C → B	•	•	1	1	\$	1
Transfer	TAB		L											16	1	1	A → B	•	•	:	\$	R	•
Accumulators	TBA		<u> </u>				L		_			L	L	17	1	1	B → A	•	•	1	1	R	ŀ
Test Zero or	TST			L			L	6D	4	2	70	4	3		L	L	M - 00	•	•	:	:	R	F
Minus	TSTA		L				L		L			L	L	4D	1	1	A - 00	•	•	:	1	R	F
	TSTB													50	1	1	B - 00	•	•	:	\$	R	F
And Immediate	AIM				71	в	3	61	7	3							M·IMM→M	•	•	‡	‡	R	•
OR Immediate	OIM				72	6	3	62	7	3			Γ				M+IMM→M	•	•	‡	1	R	Ī
EOR Immediate	EIM			Γ	75	6	3	65	7	3		Г			Γ	Γ	M⊕IMM→M	•	•	1	1	R	•
Test immediate	TIM	T	Γ		7B	4	3	68	5	3		Π	Г			Г	M·IMM		•	1	1	R	1

Table 7 Accumulator, Memory Manipulation Instructions

Note) Condition Code Register will be explained in Note of Table 10.

New Instructions

In addition to the HD6801 Instruction Set, the HD6303R has the following new instructions:

 $AIM - - - (M) \cdot (\overline{I}MM) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM - \cdots (M) + (IMM) \rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM - - - (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

 $XGDX--(ACCD) \leftrightarrow (IX)$

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.



Table 8 Index Register, Stack Manipulation Instructions

							Add	iress	ing	Mod	des						Boolean/	(on (iste		ie
Pointer Operations	Mnemonic	IM	ME	D.	DI	REC	;T	IN	DE	×	EXT	ΓEΝ	ID	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	-	#	OP	I~	#	OP	~	#	OP	~	#	OP	~	#		н	T	N	Z	V	c
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	ВС	5	3			Г	X-M:M+1	•	•	:	1	‡	:
Decrement Index Reg	DEX		Г	Γ		T							Г	09	1	1	X – 1 → X	•	•	•		٠	•
Decrement Stack Pntr	DES		П	Π		Π	Π						П	34	1	1	SP - 1 - SP	•	•	•	•	•	•
Increment Index Reg	INX	T	Γ	Π		Г			Г	Г		Г		08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS					Π								31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	0	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3			Γ	M → SPH, (M+1) → SPL	•	•	0	1	R	•
Store Index Reg	STX		Г	Γ	DF	4	2	EF	5	2	FF	5	3			Γ	$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	Ø	:	R	•
Store Stack Pntr	STS		Г	Г	9F	4	2	AF	5	2	BF	5	3			Г	SPH → M, SPL → (M+1)	•	•	0	1	R	•
Index Reg → Stack Pntr	TXS	1	Г			Ī				Г		Г		35	1	1	X - 1 - SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	1	Г	T			Γ							30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	1										Г		3A	1	1	B + X → X	•	•	•	•	•	•
Push Date	PSHX		Π	Г		Π	Γ					Γ	Γ	3C	5	1	XL → Meo, SP - 1 → SP	•	•	•	•	•	•
		İ			l	l	1		ŀ		l						X _H → M _{sp} , SP - 1 → SP						
Pull Data	PULX	Τ		Γ						Г			Г	38	4	1	SP + 1 → SP, Mep → XH	•	•	•	•	•	•
						1				l							SP + 1 → SP, M _{SP} → X _L						İ
Exchange	XGDX		Т	Г		Т	Π					_	Г	18	2	1	ACCD↔IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 10.

Table 9 Jump, Branch Instruction

							Ac	ldres	sing	Мо	des							Ľ			on iste		le
Operations	Mnemonic	REL	AT	VE	DI	REC	ст	IN	DE	x	EXTEND		IMPLIED		D	Branch Test	5	4	3	2	1	0	
		OP	~	#	OP	~	#	OP	~	*	OP	~	#	OP	~	#		Н	1	N	Z	V	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2			Г			Г			Γ				C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2	Π								Π				C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2		Γ				П			Γ				N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2				Γ									Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2			Γ										C+Z=0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2				Ī	Г				Г				Z + (N (V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2		Γ											C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2			Γ			Г			Г				N ⊕ V = 1	•	•	•	•	•	•
Brench If Minus	BMI	28	3	2	Г		1		Г			T	1		Г		N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2	Г												Z = 0	•	•	•	•	•	•
Brench If Overflow Clear	BVC	28	3	2		Γ											V-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V=1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2			Г					Π	Γ				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2	П		Г						Γ					•	•	•	•	•	•
Jump	JMP		T	Г		Т		6E	3	2	7E	3	3			\vdash	See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				90	5	2	AD	5	2	BD	6	3				j	•	•	•	•	•	•
No Operation	NOP													01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI		Г	Г					Г			Г	Г	38	10	1		1-		- (Ď	=	_
Return From Subroutine	ATS													39	5	1	See Special Operations		•	•	•	•	•
Software Interrupt	SWI													3F	12	1		•	S	•	•	•	•
Wait for Interrupt*	WAI								Γ				Γ	3E	9	1	Ų	•	1	•	•	•	•
Sleep	SLP	T		Г	T	T	1	T	1	Г	Т	Ī		1A	4	1		•	•	•	•	•	•

Note) *WAI puts R/W high; Address Bus goes to FFFF; Date Bus goes to the three state. Condition Code Register will be explained in Note of Table 10.



Table 10 Condition Code Register Manipulation Instructions

		AddressingModes				C	Condition Code Register						
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0		
		OP	~	#		H			Z	V	C		
Clear Carry	CLC	OC.	1	1	0 → C	•	•	•	•	•	R		
Clear Interrupt Mask	CLI	OE	1	1	0 1	•	R	•	•	•	•		
Clear Overflow	CLV	OA.	1	1	0 → ∨	•	•	•	•	R	•		
Set Carry	SEC	OĐ	1	1	1 → C	•	•	•	•	•	S		
Set Interrupt Mask	SEI	OF	1	1	1 → I	•	S	•	•	•	•		
Set Overflow	SEV	OB	1	1	1 → V	•	•	•	•	S	•		
Accumulator A → CCR	TAP	06	1	1	A→ CCR			_ (<u>o</u> –		=		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•		

[NOTE] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000? (Bit C) Test: Result + 00000000?
- (Bit C) Test: BCD Character of high-order byte greater than 107 (Not cleared if previously set)
- **3345678** Test: Operand = 10000000 prior to execution? (Bit V) Test: Operand = 01111111 prior to execution? (Bit V)
- Test: Set equal to NeC=1 after the execution of instructions (Bit N)
- (Bit N) Test: Result less than zero? (Bit 15=1)
 - Load Condition Code Register from Stack. (All Bit)
 - (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait
 - state.

9

- (All Bit) Set according to the contents of Accumulator A.
- (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 11 OP-Code Map

OF	•	ļ				ACC	ACC	IND	EXT		ACCA	or SP			ACCE	or X		7
COE	DE	1				A	В	טאו	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
7	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1191	1110	1111	
LO,	\setminus	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
0000	0		SBA	BRA	TSX		N	EG					S	UB				0
0001	1	NOP	CBA	BRN	INS			A	IM				C	MP				1
0010	2			BHI	PULA			0	IM				S	BC				2
0011	3			BLS	PULB		C	MC			SU	BD			AD	DD		3
0100	4	LSRD		BCC	DES		L	SR					A	ND				4
0101	5	ASLD		BCS	TXS			E	IM				8	HT.				5
0110	6	TAP	TAB	BNE	PSHA		R	OR					LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		Α	SR				STA				STA		7
1000	8	INX	XGDX	BVC	PULX		A	SL					E	OR				8
1001	9	DEX	DAA	8VS	RTS		R	OL					A	DC				9
1010	A	CLV	SLP	BPL	ABX		D	EC					Q	RA				A
1011	В	SEV	ABA	BMI	RTI			T	IM				Α	DD				B
1100	C	CLC		BGE	PSHX		II.	AC.			CI	PX			LI	OD		С
1101	D	SEC		BLT	MUL		T	ST		BSR		JSR				STD		D
1110	E	CLI		BGT	WAI			J	MP		L	DS			LI	DΧ		E
1111	F	SEI		BLE	SWI		С	LR				STS				STX		F
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	

UNDEFINED OF CODE

^{*} Only each instructions of AIM, OIM, EIM, TIM

Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction counts the number of cycles taken between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6303R employs a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6303R.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/\overline{W} status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

	s Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus
MMEDIA	ATE					
ADC	ADD	T	1	Op Code Address+1	1	Operand Data
AND	BIT		2	Op Code Address+2	1	Next Op Code
CMP	EOR	2			1 1	
LDA	ORA					
SBC	SUB					
ADDD	CPX		1	Op Code Address+1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	Next Op Code
DIRECT						
ADC	ADD		1	Op Code Address+1	1	Address of Operand (LSB
AND	BIT		2	Address of Operand	1	Operand Data
CMP	EOR	3	3	Op Code Address+2	1	Next Op Code
LDA	ORA					
SBC	SUB					
STA			1	Op Code Address+1	1	Destination Address
		3	2	Destination Address	0	Accumulator Data
			3	Op Code Address+2	1	Next Op Code
ADDD	CPX		1	Op Code Address+1	1	Address of Operand (LSE
LDD	LDS	4	2	Address of Operand	1	Operand Data (MSB)
LDX	SUBD	-	3	Address of Operand+1	1	Operand Data (LSB)
			4	Op Code Address+2	1	Next Op Code
STD	STS		1	Op Code Address+1	1	Destination Address (LSB
STX		4	2	Destination Address	0	Register Data (MSB)
		'	3	Destination Address+1	0	Register Data (LSB)
			4	Op Code Address+2	1	Next Op Code
JSR			1	Op Code Address + 1	1	Jump Address (LSB)
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer – 1	0	Return Address (MSB)
			5	Jump Address	1	First Subroutine Op Code
TIM			1	Op Code Address + 1	1	Immediate Data
		4	2	Op Code Address+2	1	Address of Operand (LSE
			3	Address of Operand	1	Operand Data
			4	Op Code Address+3	1	Next Op Code
AIM	EIM		1	Op Code Address+1	1	Immediate Data
OIM			2	Op Code Address+2	1	Address of Operand (LSE
		6	3	Address of Operand	1	Operand Data
		_	4	FFFF	1	Restart Address (LSB)
			5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
NDEXED			<u> </u>		
JMP	T	1	Op Code Address+1	1	Offset
0	3	2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1 1	First Op Code of Jump Routin
ADC ADD	+	1	Op Code Address + 1	1	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR		3	IX+Offset	1 1	Operand Data
LDA ORA	4	4	Op Code Address+2	1	Next Op Code
SBC SUB					
TST		ļ		- }	
STA		1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
	4	3	IX+Offset	0	Accumulator Data
		4	Op Code Address+2	1	Next Op Code
ADDD		1	Op Code Address + 1	1	Offset
CPX LDD		2	FFFF	1	Restart Address (LSB)
LDS LDX	5	3	IX+Offset	1	Operand Data (MSB)
SUBD		4	IX+Offset+1	1	Operand Data (LSB)
		5	Op Code Address+2	1	Next Op Code
STD STS		1	Op Code Address+1	1	Offset
STX		2	FFFF	1	Restart Address (LSB)
	5	3	IX+Offset	0	Register Data (MSB)
		4	IX+Offset+1	0	Register Data (LSB)
	<u> </u>	5	Op Code Address+2	1	Next Op Code
JSR		1	Op Code Address+1	1	Offset
		2	FFFF	1 1	Restart Address (LSB)
	5	3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer – 1	0	Return Address (MSB)
		5	IX+Offset	1	First Subroutine Op Code
ASL ASR		1	Op Code Address+1	1	Offset
COM DEC	1	2	FFFF	1 1	Restart Address (LSB)
INC LSR	6	3	IX+Offset	1	Operand Data
NEG ROL		4	FFFF	1 1	Restart Address (LSB)
ROR		5	IX+Offset	0	New Operand Data
		6	Op Code Address+1	1	Next Op Code
TIM		1	Op Code Address+1	1	Immediate Data
	_	2	Op Code Address+2	1 1	Offset
	5	4		1 1	Restart Address (LSB)
			IX+Offset	1	Operand Data
CLR		5	Op Code Address+3	$-\frac{1}{1}$	Next Op Code
CLR		2	Op Code Address+1 FFFF	1 1	Offset
	5	3	IX+Offset	1 1	Restart Address (LSB) Operand Data
	3	4		0	Operand Data
		5	IX+Offset	1	~ ~
AIM EIM	+	1	Op Code Address + 2 Op Code Address + 1	1	Next Op Code Immediate Data
OIM		2	Op Code Address+1		Offset
Olivi		3	FFFF		Restart Address (LSB)
	7	4	IX+Offset		Operand Data
	,	5	FFFF	1 1	Restart Address (LSB)
	1		1111		
	ı	6	IX + Offset	0	New Operand Data



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
XTEND					
JMP	7	1	Op Code Address+1	1	Jump Address (MSB)
	3	2	Op Code Address+2	1	Jump Address (LSB)
		3	Jump Address	1	Next Op Code
ADC ADD TST	•	1	Op Code Address + 1	1	Address of Operand (MSB
AND BIT	4	2	Op Code Address+2	1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	Operand Data
LDA ORA		4	Op Code Address+3	1	Next Op Code
SBC SUB			•		
STA		1	Op Code Address + 1	1	Destination Address (MSB
	4	2	Op Code Address+2	1	Destination Address (LSB)
	4	3	Destination Address	0	Accumulator Data
		4	Op Code Address+3	1	Next Op Code
ADDD		1	Op Code Address+1	1	Address of Operand (MSE
CPX LDD		2	Op Code Address+2	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1 1	Operand Data (MSB)
SUBD		4	Address of Operand+1	1	Operand Data (LSB)
		5	Op Code Address+3	1	Next Op Code
STD STS		1	Op Code Address+1	1	Destination Address (MSB
STX		2	Op Code Address+2	1	Destination Address (LSB)
	5	3	Destination Address	0	Register Data (MSB)
		4	Destination Address+1	0	Register Data (LSB)
		5	Op Code Address+3	1	Next Op Code
JSR		1	Op Code Address+1	1	Jump Address (MSB)
		2	Op Code Address+2	1	Jump Address (LSB)
	6	3	FFFF	1 1	Restart Address (LSB)
	"	4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer – 1	0	Return Address (MSB)
	1	6	Jump Address	1	First Subroutine Op Code
ASL ASR		1	Op Code Address+1	1	Address of Operand (MSE
COM DEC		2	Op Code Address+2	1	Address of Operand (LSB)
INC LSR	6	3	Address of Operand	1	Operand Data
NEG ROL	"	4	FFFF	1	Restart Address (LSB)
ROR		5	Address of Operand	0	New Operand Data
		6	Op Code Address+3	1	Next Op Code
CLR		1	Op Code Address+1	1	Address of Operand (MSE
		2	Op Code Address+2	1	Address of Operand (LSB)
	5	3	Address of Operand	1	Operand Data
		4	Address of Operand	0	00
	1	5	Op Code Address+3	1	Next Op Code

Table 12 Cycle-by-Cycle Operation (Continued)

Address M Instruct		Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED						
	BX		1	Op Code Address+1	1	Next Op Code
	SLD		'	Op code Address 1 1	' '	Next op code
	BA					
_	LI					
	LV					
	EC					
	EX					
	IS					
	SR	1				
	OL					
	OP				1 1	
	EC					
	EV					
	AP					
	PA					
	SX					
TXS						
DAA X	GDX	2	1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
PULA PI	JLB		1	Op Code Address+1	1	Next Op Code
		3	2	FFFF	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	Data from Stack
PSHA PS	SHB		1	Op Code Address+1	1	Next Op Code
		4	2	FFFF	1 1	Restart Address (LSB)
		4	3	Stack Pointer	0	Accumulator Data
			4	Op Code Address+1	1	Next Op Code
PULX			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		4	3	Stack Pointer + 1	1 1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	Data from Stack (LSB)
PSHX			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Index Register (LSB)
			4	Stack Pointer - 1	0	Index Register (MSB)
			5	Op Code Address+1	1	Next Op Code
RTS			1	Op Code Address+1	1	Next Op Code
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1 1	Return Address (MSB)
			4	Stack Pointer + 2	1	Return Address (LSB)
			5	Return Address	1	First Op Code of Return Routi
MUL		 	1	Op Code Address+1	1	Next Op Code
14.02			2	FFFF	1 1	Restart Address (LSB)
			3	FFFF	1	· · ·
		7	4		1 1	Restart Address (LSB)
		'		FFFF	1 1	Restart Address (LSB)
			5	FFFF	1 1	Restart Address (LSB)
			6	FFFF	1	Restart Address (LSB)
			7	FFFF	1	Restart Address (LSB)



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED		·			
WAI	1	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
	1	3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
	9	5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
		7	Stack Pointer - 4	0	Accumulator A
		8	Stack Pointer-5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
RTI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	1	Conditional Code Register
		4	Stack Pointer + 1	1	Accumulator B
	10	5	Stack Pointer + 2	1	Accumulator A
	10	6	Stack Pointer + 3	1	Index Register (MSB)
		7	Stack Pointer + 4	1	Index Register (LSB)
		8	Stack Pointer + 5	1	Return Address (MSB)
		9	Stack Pointer + 6	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	Stack Pointer - 2	0	Index Register (LSB)
	12	6	Stack Pointer - 3	0	Index Register (MSB)
	12	7	Stack Pointer - 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
		10	Vector Address FFFA	1 1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
	i	12	Address of SWI Routine	1 1	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	Next Op Code
		2	FFFF	1 1	Restart Address (LSB)
	1	1	FFFF		High Impedance-Non MPX Mod
	1				Address Bus -MPX Mode
	4	Sleep			
		1 1			
		3	FFFF		Restart Åddress (LSB)
		4	Op Code Address+1		Next Op Code

	Address Mode & Instructions		Cycle #	Address Bus	R/W	Data Bus
RELATI	/E					
BCC	BCS		1	Op Code Address + 1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	вні		3	(Branch Address······Test="1"		First Op Code of Branch Routine
BLE	BLS		3	Op Code Address + 1 ··· Test = "0"	'	Next Op Code
BLT	BMT					
BNE	BPL					
BRA	BRN					
BVC	BVS					
BSR			1	Op Code Address+1	1	Offset
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer - 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

Table 12 Cycle-by-Cycle Operation (Continued)

LOW POWER CONSUMPTION MODE

The HD6303R has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MCU is brought to the sleep mode. In the sleep mode, the MPU sleeps (the MPU clock becomes inactive), but the contents of the registers in the MPU are secured. In this mode, the peripherals of MPU will remain operational. So the operations such as transmit and receive of the SCI data and counter may keep on functioning. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the MPU and accepted, the sleep mode escapes, then the MPU is brought to the operation mode and vectors to the interrupt routine. When the MPU has masked the interrupt, after releasing from the sleep mode, the next instruction of sleep starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the MPU.




Figure 21 Standby Mode Timing

This sleep mode is available to reduce an average power consumption in the applications of the HD6303R which may not always drive.

Standby Mode

Bringing STBY "Low", the MPU becomes reset with all clocks of the HD6303R inactive and goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6303R.

In the standby mode, the HD6303R is continuously supplied with power so the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the MCU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the standby bit, and then goes into the standby mode. If the standby bit keeps set on reset start, it means that the power supply and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 21.



■ ERROR PROCESSING

When the HD6303R fetches an undefined instruction or fetches an instruction from nonresident memory area, it generates the most precedent internal interrupt, that may protect from system burst due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD6303R will stack the MPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident RAM, or an external memory area, the MPU starts the same interrupt as op-code error. In case where the instruction is fetched from external memory area of non-resident memory, it cannot function.

The addresses which cause address error are as shown in Table 13.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Figure 22. Figures 23, 24 show a system configuration.

The system flow chart of HD6303R is shown in Fig. 25.

Table 13 Address Error

Address Error
\$0000 ~ \$001F




Figure 22 Transitions among Active Mode, Standby Mode Sleep Mode, and Reset




Figure 23 HD6303R MCU Multiplexed Mode




Figure 24 HD6303R MCU Non-Multiplexed Mode






Figure 25 HD6303R System Flow Chart

PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are set near the oscillation circuit. When designing a board, pay attention to this.




Figure 26 Precaution to the boad design of oscillation circuit

■ PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sieep State

The conditions of power supply pins (pins 1 and 21), clock pins (pins 2 and 3), input pins (pins 4, 5, 6 and 7) and E clock pin (pin 40) are the same as those of operation. Refer to Table 14 for the other pin conditions.

Standby State

Only power supply pins (pins 1 and 21) and STBY (pin 7) are active. As for the clock pin EXTAL (pin 3), its input is fixed internally so the MCU is not influenced by the pin conditions. XTAL (pin 2) is in "1" output. All the other pins are in high impedance.

Table 14 Pin Condition in Sleep State

Pin	Mode	Non Multiplexed Mode	Multiplexed Mode
Pins	Function	I/O Port	I/O Port
8~12	Condition	Keep the condition just before sleep	
Pins	Function	Address Bus (A ₀ ~A ₇)	I/O Port
13~20	Condition	Output "1"	Keep the condition just before sleep
Pins	Function	Address Bus (A ₈ ~A ₁₅)	Address Bus (A ₈ ~A ₁₅)
22~29	Condition	Output "1"	-
Pins	Function	Data Bus (D ₀ ~D ₇)	Ē: Address Bus (A₀ ~A₁), E: Data Bus
30~37	Condition	High Impedance	Ē: Output "1", E: High Impedance
n: 20	Function	R/W Signal	R/W Signal
Pin 38	Condition	Output "1"	-
Pin 39		_	Output AS

■ DIFFERENCE BETWEEN HD6303 AND HD6303R

The HD6303R is an upgraded version of the HD6303. The difference between HD6303 and HD6303R is shown in Table 15.

Table 15 Difference between HD6303 and HD6303R


Item	HD6303	HD6303R
Operating Mode	Mode 2: Not defined	Mode 2: Multiplexed Mode (Equivalent to Mode 4)
Electrical Character- istics	The electrical characteristics of 2MHz version (B version) are not specified.	Some characteristics are improved. The 2MHz version is guaranteed.
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.

MICROCOMPUTER SYSTEM HD6305X0, HD63A05X0, HD63B05X0 CMOS MCU (Microcomputer Unit)


- PRELIMINARY -

The HD6305X0 is a CMOS version of the NMOS 8-bit single-chip microcomputer, HD6805X0. The CMOS unit is upward compatible with the HD6805 family in respect to instructions. On the chip of the HD6305X0, a CPU, a clock generator, a 4KB ROM, a 128-byte RAM, 55 I/O terminals, two timers and a serial communication interface (SCI) are built in. Because of the CMOS process, the HD6305X0 consumes less power than the NMOS HD6805X0. In addition, three low power dissipation modes (stop, wait, and standby) support the low power operating.

Other distinguished features include enhanced instruction cycle of the main instructions and the use of three additional instructions to obtain more improved system throughput.



■ PIN ARRANGEMENT



(Top View)

■ HARDWARE FEATURES

- 8-bit based MCU
- 4096-bytes of ROM
- 128-bytes of RAM
- A total of 55 terminals, including 32 I/O's, 7 inputs and 16 outputs
- Two timers
- 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
 - Wait In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
- Stop In this mode, the clock stops but the RAM data, I/O status and registers are held.
- Standby. In this mode, the clock stops, the RAM data is held, and the other internal condition is reset.
- Minimum instruction cycle time
 - HD6305X0 1 μ s (f = 1 MHz)
- HD63A05X0 0.67 μ s (f = 1.5 MHz)
- HD63B05X0 ... $0.5 \mu s$ (f = 2 MHz)
- Wide operating range
 - $V_{CC} = 3 \text{ to 6V (f = 0.1 to 0.5 MHz)}$
 - HD6305X0 f = 0.1 to 1 MHz ($V_{CC} = 5V \pm 10\%$)
- HD63A05X0 f = 0.1 to 1.5 MHz (V_{CC} = 5V ± 10%)
- HD63B05X0 $f = 0.1 \text{ to } 2 \text{ MHz} \text{ (VCC} = 5V \pm 10\%)$
- •System development fully supported by an evaluation kit


SOFTWARE FEATURES

•Similar to HD6800

- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for all RAM bits and all I/O terminals)
- · A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions

- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, Stop, Wait and DAA, added to the HD6805 family instruction set
- Instructions that are upward compatible with those of Motorola's MC6805P2 and MC146805G2

■ BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 ~ +7.0	٧
Input voltage	V _{in}	-0.3 ~ V _{CC} + 0.3	٧
Operating temperature	T _{opr}	0~+70	°C
Storage temperature	T _{stg}	-55 ∼ +150	°c

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in}, V_{out}; V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70 $^{\circ}$ C unless otherwise specified)

	tem	Symbol	Test condition	Min	Тур	Max	Unit
Input	RES, STBY, INT, INT ₂			V _{CC} -0.5	_	V _{CC} + 0.3	V
voltage "High"	EXTAL	VIH		V _{CC} x 0.7	_	V _{CC} + 0.3	٧
i iigii	Others]		2.0	_	V _{CC} + 0.3	V
Input volt- age "Low"	All Input	VIL		-0.3	-	0.8	٧
	Operating			-	4	TBD	mA
Current	Wait	Icc	f = 1MHz*		-	TBD	mA
dissipation	Stop	'cc	1 - 111112	_	1	TBD	μΑ
	Standby			_	1	TBD	μΑ
Input leakage current	TIMER, RES INT, D ₁ ~ D ₇ , STBY	Hirl		_	_	1	μΑ
Three- state current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $G_0 \sim G_7$, $E_0 \sim E_7 **$ $F_0 \sim F_7 **$	l ^l TSil	V _{in} = 0.5 ~ V _{CC} - 0.5V	_	_	1	μΑ
Input capacity	All terminals	C _{in}	f = 1MHz, V _{in} = 0V	_	_	10	pF


^{*} The value at f = xMHz can be calculated by the following equation: I_{CC} (f = xMHz) = I_{CC} (f = 1MHz) multiplied by x **At standby mode

• AC Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70°C unless otherwise specified)

		Test	H	D6305X	0	HE	63A05X	(0	нс	63B05X	0	Unit
Item	Symbol	condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Clock frequency	f _{cl}		0.4	-	4	0.4	_	6	0.4	-	8	MHz
Cycle time	t _{cyc}		1.0	-	10	0.666	_	10	0.5	-	10	μs
INT pulse width	tiWL		t _{cyc} +250	-	-	TBD	-	-	TBD	-	-	ns
INT2 pulse width	tIWL2		t _{cyc} +250	-	_	TBD	_	_	TBD	_	_	ns
RES pulse width	t _{RWL}		5	_		TBD	_	_	TBD	_	_	t _{cyc}
TIMER pulse width	tTWL		t _{cyc} +250	_	-	TBD	-	_	TBD	_	_	ns
Oscillation start time (crystal)	tosc	$\begin{array}{c} C_L = 22 pF \pm \\ 20\% \\ R_s = 60\Omega \\ max \end{array}$	_	_	20	_	_	20	_	_	20	ms
Reset delay time	t _{RHL}	External cap. 2.2µF	TBD	_	-	TBD	_	_	TBD	-	_	ms

ullet Port Electrical Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND and T_a = 0 \sim +70 $^{\circ}$ C unless otherwise specified)

lte	m	Symbol	Test condition	Min	Тур	Max	Unit
Output volt-		V _{OH}	I _{OH} = -200μA	2.4	_	-	٧
age "High"	Ports A, B, C, G,	₹ОН	I _{OH} = -10μA	V _{CC} - 0.7	-	_	V
Output voltage "Low"	E, F	VoL	I _{OL} = 1.6mA		_	0.5	V
Input volt- age "High"		V _{IH}		2.0	_	V _{CC} + 0.3	V
Input volt- age "Low"	Ports A, B, C, D, G	VIL		- 0.3	_	0.8	٧
Input leak- age current		I _{IL}	V _{in} = 0.5 ~ V _{CC} - 0.5V	-1	_	1	μΑ



[NOTES] 1. The load capacitance includes stary capacitance caused by the probe, etc.

2. All diodes are 1S2074 (H) .

Figure 1 Test Load

■ DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the HD6305X0 are described here.

•Vcc, Vss

Voltage is applied to the HD6305X0 through these two terminals. V_{CC} is 5.0V \pm 10%, while V_{SS} is grounded.

• INT, INT2

External interrupt request inputs to the HD6305X0. For details, refer to "INTERRUPTS". The $\overline{INT_2}$ terminal is also used as the port D6 terminal.

•XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

• TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

• RES

Used to reset the MCU. Refer to "RESET" for details.

NUM

This terminal is not intended for user applications. It must be grounded to V_{SS} .

• Input/Output Terminals (Ao \sim A7, Bo \sim B7, Co \sim C7, Go \sim G7)

These 32 terminals consist of four 8-bit I/O ports (A, B, C, G). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "INPUT/OUTPUT."

• Input Terminals (D1 ~ D7)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, D6 is also used as $\overline{\text{INT2}}$. If D6 is used as a port, the $\overline{\text{INT2}}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{\text{INT2}}$ interrupt from being accidentally accepted.

• Output Terminals (E₀ \sim E₇, F₀ \sim F₇)

These 16 output-only terminals are TTL or CMOS compatible.

• STBY

This terminal is used to place the MCU into the standby mode. With \overline{STBY} at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "STAND-BY MODE."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C_5 , C_6 and C_7 . For details, refer to "SERIAL COMMUNICATION INTERFACE."

• CK (Cs)

Used to input or output clocks for serial operation.

TV (Ca)

Used to transmit serial data.

• Rx (C₆)

Used to receive serial data.

■MEMORY MAP

The memory map of the HD6305X0 MCU is shown in Fig. 2. During interrupt processing, the contents of the MCU registers are saved into the stack in the sequence shown in Fig. 3. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CCR) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.





Figure 2 Memory Map of HD6305X0 MCU



* In a subroutine call, only PCL and PCH are stacked.

Figure 3 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 4 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

• Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

• Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

• Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

• Condition Code Register (CCR)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CCR bits are as follows:

Half Carry (H): Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the

CLI has been executed.)

Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").

Zero (Z): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.

Carry/ Represents a carry or borrow that occurred Borrow (C): in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

■ INTERRUPT

There are six different types of interrupt: external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT2 and TIMER or the SCI and TIMER2 generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT ₂	4	\$1FF8, \$1FF9
SCI/TIMER ₂	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 5. A block diagram of the interrupt request source is shown in Fig. 6.




Figure 5 Interrupt Flowchart

In the block diagram, both the external interrupts $\overline{\text{INT}}$ and $\overline{\text{INT}}$ are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The $\overline{\text{INT}}$ interrupt request is automatically cleared if jumping is made to the $\overline{\text{INT}}$ processing routine. Meanwhile, the $\overline{\text{INT}}$ request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The $\overline{\text{INT}_2}$ interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER2 interrupt by setting bit 4 of the serial status register.

The status of the INT terminal can be tested by a BIL or BIH instruction. The INT falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the INT2 terminal.

• Miscellaneous Register (MR; \$000A)

The interrupt vector address for the external interrupt $\overline{INT2}$ is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the $\overline{INT2}$ interrupts.

Bit 7 of this register is the $\overline{INT_2}$ interrupt request flag. When the falling edge is detected at the $\overline{INT_2}$ terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is $\overline{INT_2}$ interrupt. Bit 7 can be reset by software.



Miscellaneous Register (MR; \$000A)

Bit 6 is the INT2 interrupt mask bit. If this bit is set to "1", then the INT2 interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

TIMER

Figure 7 shows an MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 6 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the MCU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached 0, it starts counting down with "FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt reques
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled

• Timer Control Register (TCR, \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized to "\$7F". This bit always shows "0" when read.

Table 2 Clock Source Selection

тс	R	Clask incut course
Bit 5	Bit 4	- Clock input source
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 7 Timer Block Diagram

A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

	TCR		
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1·
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128


A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one eighth counter and one prescaler. (See Fig. 8.) SCI communicates with the MPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR; \$0010)






Figure 8 SCI Block Diagram

SCR7	C ₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)
SCR6	C ₆ terminal
^	Used as I/O terminal (by DDR)

SCR5	SCR4	Clock source	C ₅ terminal
0	0	_	Used as I/O terminal (by
0	1	_	DDR).
1	0	Internal	Clock output (DDR output
1	1	External	Clock input (DDR input)

Serial data input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C_7 becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C_6 becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

Bits $3 \sim 0$ (SCR3 \sim SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCRO	Transfer o	lock rate
3CR3	SCR2	SCRI	SCRU	4.00 MHz	4.194 MHz
0	0	0	0	1 με	0.95 μs
0	0	0	1	2 μs	1.91 μs
0	0	1	0	4 μs	3.82 μs
0	0	1	1	8 μs	7.64 µs
₹	₹	≀		₹	₹ .
1	1	1	1	32768 μs	1/32 μs

●SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

•SCI Status Register (SSR; \$0011)



Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER₂ interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits 2 ~ 0

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present
SSR6	TIMER ₂ interrupt request
0	Absent
1	Present
SSR5	SCI interrupt mask
0	Enabled
1	Disabled
SSR4	TIMER ₂ interrupt mask
0	Enabled

Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C_7/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig.9.) When 8 bits of

Disabled

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C_7/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits $0\sim3$ of the SCI control register is ignored, and the C_5/\overline{CK} terminal is set as input. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0\sim3$ of the SCI control register.




Figure 9 SCI Timing Chart


Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed for the second and subsequent data receptions. It must be taken only after resetting.)

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the leading edge of the serial clock (see Fig. 9). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits $3\sim0$ of the SCI control register is input to bit 6 of the SCI status register and the TIMER2 interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.



- :Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- 2, 4 : TIMER2 interrupt request
- 3, 5 : TIMER2 interrupt request bit cleared


TIMER2 is commonly used with the SCI transfer clock generator. If wanting to use TIMER2 independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS


There are 32 input/output terminals (ports A, B, C, G). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 10-a.) For port G, in such a case, the level of the pin is always read when it is read. (See Fig. 10-b.) This implies that, even when "1" is being output, port G may read "0" if the load condition causes the output voltage to decrease to below 2.0V.

When reset, the data direction register goes "0" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to MCU
1	0	0	0
1	1	1	1
0	Х	3-state	Pin

a. Ports A, B and C



b. Port G

Figure 10 Input/Output Port Diagram

There are 16 output-only terminals (ports E and F). Each of them can also read. In this case, latched data is read even with the output terminal level being fluctuated by the output load (as with ports A, B and C).

When reset, "Low" level is output from each output terminal. Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals, output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

■RESET

The MCU can be reset either by external reset input (\overline{RES}) or power-on reset. (See Fig. 11.) On power up, the reset input must be held "Low" for at least 20 ms to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the \overline{RES} input as shown in Fig. 12.




Figure 11 Power On and Reset Timing




Figure 12 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut $2.0 \sim 8.0 \text{MHz}$) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 13. Figs. 14 and 15 illustrate the specifications and typical arrangement of the crystal, respectively.




Figure 13 Internal Oscillator Circuit





Figure 14 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 15 Typical Crystal Arrangement

=LOW POWER DISSIPATION MODE

The HD6305X0 has three low power dissipation modes: wait, stop and standby.

• Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The MPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt ($\overline{\text{INT}}$, TIMER/ $\overline{\text{INT2}}$ or SCI/TIMER2), $\overline{\text{RES}}$ or $\overline{\text{STBY}}$. The $\overline{\text{RES}}$ resets the MCU and the $\overline{\text{STBY}}$ brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the MPU and accepted, the wait mode escapes, then the MPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the \$\overline{\text{INT}}\$ (i.e., \$\overline{\text{TIMER}}/\overline{\text{INT}}\$ or \$\overline{\text{CI/TIMER2}}\$) is masked by the timer control register, miscellaneous register or serial status register, there is no interrupt request to the MPU, so the wait mode cannot be released.

Fig. 16 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the MPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before

entering into the stop mode.

The escape from this mode can be done by an external interrupt (INT or INT2), RES or STBY. The RES resets the MCU and the STBY brings into the standby mode.

When interrupt is requested to the MPU and accepted, the stop mode escapes, then the MPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the $\overline{\text{INT}_2}$ interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 17 shows a flowchart for the stop function. Fig. 18 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by \overline{RES} , oscillation starts when the \overline{RES} goes "0" and the CPU restarts when the \overline{RES} goes "1". The duration of \overline{RES} ="0" must exceed t_{osc} to assure stabilized oscillation.

Standby Mode

The MCU enters into the standby mode when the STBY terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The stanby mode should escape by bringing STBY "High". The CPU must be restarted by reset. The timing of input signals at the RES and STBY terminals is shown in Fig. 19.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 20.




Figure 16 Wait Mode Flowchart




Figure 17 Stop Mode FLowchart




Figure 18 Timing Chart of Releasing from Stop Mode




Figure 19 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

					Co	ndition			
Mode		Start	Oscil- lator	CPU	Timer, Serial	Register	RAM	I/O terminal	Escape
WAIT	Soft-	WAIT in- struction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT ₂ , each interrupt request of TIMER, TIMER ₂ , SCI
STOP	ware	STOP in- struction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT ₂
Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High im- pedance	STBY="High"




Figure 20 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

BIT MANIPULATION

The HD6305X0 MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 \sim \$FF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM, or I/O can be manipulated, the user may use a bit within the RAM as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 21 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of $10\mu s$ from zeto-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

SELF 1. BRCLR 0, PORT A, SELF 1 BSET 1, PORT A BCLR 1, PORT A

Figure 21 Example of Bit Manipulation

ADDRESSING MODES

Ten different addressing modes are available to the HD6305X0 MCU.

• Immediate

See Fig. 22. The immediate addressing mode provides access to a constant which does not vary during execution of

the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from the byte that follows the operation code.

• Direct

See Fig. 23. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. All RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

Extended

See Fig. 24. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

Relative

See Fig. 25. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

• Indexed (No Offset)

See Fig. 26. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

• Indexed (8-bit Offset)

See Fig. 27. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

• Indexed (16-bit Offset)

See Fig. 28. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

Bit Set/Clear

See Fig. 29. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

• Bit Test and Branch

See Fig. 30. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The result of the test is written in the carry bit of the condition code register. (Set if true, cleared otherwise)

Implied

See Fig. 31. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 22 Example of Immediate Addressing




Figure 23 Example of Direct Addressing




Figure 24 Example of Extended Addressing




Figure 25 Example of Relative Addressing




Figure 26 Example of Indexed (No Offset) Addressing




Figure 27 Example of Index (8-bit Offset) Addressing




Figure 28 Example of Index (16-bit Offset) Addressing




Figure 29 Example of Bit Set/Clear Addressing




Figure 30 Example of Bit Test and Branch Addressing




Figure 31 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305X0 MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305X0 MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

• Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

• Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

• Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305X0 MCU in the alphabetical order.

• Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.

Table 5 Register/Memory Instructions

								A	ddre	ssir	g M	ode													
											In	dex	bed	In	dex	ed	In	dex	ed	Boolean/			ndi Cod		
Operations	Mnemonic	lm	med	iate	(Direc	t	Ex	tend	led	(No	Off	set)	(8-8	lit O	fset)	(16-	Bit O	ffset)	Arithmetic Operation			Loa	•	
		OP	#	-	OP	#	~	OP	#	~	OP	#	~	OP	#	~	OP	#	~		н	1	N	Z	C
Load A from Memory	LDA	A6	2	2	В6	2	3	Св	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	•	•	٨	٨	•
Load X from Memory	LDX	ΑE	2	2	BΕ	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	•	•	^	٨	•
Store A in Memory	STA		-	<u> </u>	В7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	•	•	^	^	•
Store X in Memory	STX	-	-	-	BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•	^	٨	•
Add Memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5	A+MA	_	•	^	^	^
Add Memory and Carry				Γ															_					Г	
to A	ADC	A9	2	2	89	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	_	•	_	Λ.	^
Subtract Memory	SUB	ΑO	2	2	во	2	3	CO	3	4	FO	1	3	ΕO	2	4	DO	3	5	A-M→A	•	•	^	٨	^
Subtract Memory from																									
A with Borrow	SBC	A2	2	2	В2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	•	•			^
AND Memory to A	AND	A4	2	2	В4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A · M→A	•	•	٨	^	•
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	•	•	٨	Λ	•
Exclusive OR Memory								Ī																	
with A	EOR	A8	2	2	88	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5	A⊕M→A	•	•		٨	•
Arithmetic Compare A				T																			Г		
with Memory	СМР	A1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A-M	•	•	^	^	^
Arithmetic Compare X				<u> </u>															Г				Г		
with Memory	CPX	АЗ	2	2	вз	2	3	СЗ	3	4	F3	1	3	E3	2	4	D3	3	5	х-м	•	•	^	^	^
Bit Test Memory with				Г																			Г		
A (Logical Compare)	BIT	A5	2	2	B 5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A · M	•	•	^	^	•
Jump Unconditional	JMP	-	-	-	вс	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•
Jump to Subroutine	JSR	-	-	_	BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•	•	•	•

Table 6 Read/Modify/Write Instructions

		l					Add	tress	ing	Mod	ies											
Operations	Mnemonic	lm	plied	I(A)	lm	plied	I(X)		Direc	et.		dex	-	In (8-E	dexi		Boolean/Arithmetic Operation			ndit Cod		
		OP	#	~	OP	#	-	OP	#	~	OP	#	~	OP	#	~	1	н	ı	N	z	C
ncrement	INC	4C	1	2	5C	1	2	зс	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M	•	•	^	^	•
ecrement	DEC	4A	1	2	5A	1	2	ЗА	2	5	7A	1	5	6A	2	6	A-1-A or X-1-X or M-1-M	•	•	^	^	•
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	•	•	0	1	•
Complement	сом	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā⊸A or Ā⊸X or M⊸M	•	•	Λ	^	1
Negate																	00 – A → A or 00 – X → X					
2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00 – M→M	•	•	^	^	٨
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6	C b) A or X or M b	•	•	^	٨	٨
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6	-C - A or X or M	•	•	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	C b, bo 0	•	•	^	^	^
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6	0 - A or X or M - C	•	•	0	^	^
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6	b,	•	•	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2.	6	Equal to LSL	•	•	٨	٨	٨
Test for Negative																						Γ
or Zero	TST	4D	1	2	5D	1	2	3D	2	4	70	1	4	6D	2	5	A-00 or X-00 or M-00	•	•	Λ	^	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 7 Branch Instructions

		Addr	essing l	Modes			Conc	litior	Coo	40
Operations	Mnemonic	F	Relativ	е	Branch Test	'	CONC	וטוזונ	COC	ie
		OP	#	~		Н	I	N	Z	С
Branch Always	BRA	20	2	3	None	•	•	•	•	•
Branch Never	BRN	21	2	3	None	•	•	•	•	•
Branch IF Higher	ВНІ	22	2	3	C+Z=0	•	•	•	•	•
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•
Branch IF Carry Clear	BCC	24	2	3	C=0	•	•	•	•	•
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	•	•	•	•
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•
Branch IF Half Carry Clear	внсс	28	2	3	H=0	•	•	•	•	•
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•
Branch IF Plus	BPL	2A	2	3	N=0	•	•	•	•	•
Branch IF Minus	ВМІ	2B	2	3	N = 1	•	•	•	•	•
Branch IF Interrupt Mask		<u> </u>								
Bit is Clear	вмс	2C	2	3	I=0	•	•	•	•	•
Branch IF Interrupt Mask		—								
Bit is Set	BMS	2D	2	3	l=1	•	•	•	•	•
Branch IF Interrupt Line										
is Low	BIL	2E	2	3	INT=0	•	•	•	•	•
Branch IF Interrupt Line						-				
is High	ВІН	2F	2	3	INT=1	•	•	•	•	•
Branch to Subroutine	BSR	AD	2	5		•	•	•	•	•

Symbols: Op = Operation # = Number of bytes ~ = Number of cycles

Table 8 Bit Manipulation Instructions

			Add	ressi	ng Modes			Boolean/					_	_
Operations	Mnemonic	Bit Set,	Set/Clear		Bit Test and	d Bra	nch	Arithmetic	Branch Test		ond	itior	Coc	je
		OP	#	~	OP	#	~	Operation	1036	Н	Ī	N	Z	С
Branch IF Bit n is set	BRSET n(n=0···7)	_		_	2·n	3	5		Mn = 1	•	•	•	•	\wedge
Branch IF Bit n is clear	BRCLR n(n=0···7)	_	_		01+2·n	3	5		Mn=0	•	•	•	•	$\overline{}$
Set Bit n	BSET n(n=07)	10+2·n	2	5	_			1→Mn		•	•	•	•	•
Clear Bit n	BCLR n(n=07)	11+2·n	2	5	_	_	Ι-	0→Mn		•	•	•	•	•

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 9 Control Instructions

		Addre	essing	Modes					_	_
Operations	Mnemonic		Implie	d	Boolean Operation	0	ond	tion	Coc	je
		OP	#	~		Н	T	N	Z	С
Transfer A to X	TAX	97	1	2	A→X	•	•	•	•	•
Transfer X to A	TXA	9F	1	2	X→A	•	•	•	•	•
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1
Clear Carry Bit	CLC	98	1	1	0→C	•	•	•	•	0
Set Interrupt Mask Bit	SEI	9B	1	1	1→I	•	1	•	•	•
Clear Interrupt Mask Bit	CLI	9A	1	1	0→I	•	0	•	•	•
Software Interrupt	SWI	83	1	10		•	1	•	•	•
Return from Subroutine	RTS	81	1	5		•	•	•	•	•
Return from Interrupt	RTI	80	1	8		?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	•	•	•
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	•	•	•	•	•
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	•	•	_	^	\ \
Stop	STOP	8E	1	4		•	•	•	•	•
Wait	WAIT	8F	1	4		•	•	•	•	•

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes					C	Cond	ition	Cod	le
Mnemonic	Implied	Immediate	·Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
ADC		×	×	×		×	×	×			^	•	٨	٨	٨
ADD		×	×	×		×	×	×			٨	•	٨	^	٨
AND		×	×	×		×	×	×			•	•	٨	٨	•
ASL	×		×			×	×				•	•	٨	Λ	٨
ASR	×		×			×	×				•	•	٨	٨	^
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•		•	•
BEQ	l				×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS		1			×						•	•	•	•	•
ВНІ				1	×						•	•	•	•	•
(BHS)				1	·×					1	•	•	•	•	•
BIH		 		\vdash	×						•	•	•	•	•
BIL					×				-		•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	_	٨	•
(BLO)					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
BMI				T	×						•	•	•	•	•
BMS		1			×				*		•	•	•	•	•
BNE					×	<u> </u>					•	•	•	•	•
BPL					×						•	•	•	•	•
BRA		 			×					1	•	•	•	•	•

(to be continued)

Condition Code Symbols:

H Half Carry (From Bit 3) C Carry/Borrow

Interrupt Mask ı

N Negative (Sign Bit)

Zero

Test and Set if True, Cleared Otherwise \wedge

Not Affected

? Load CC Register From Stack

Table 10 Instruction Set (in Alphabetical Order)

	Addressing Modes												lition	Coc	je
	1	T				Ī	I		Bit	Bit	†		Т		Г
Mnemonic				1	1	Indexed	Indexed	Indexed	Set/	Test &					
	Implied	Immédiate	Direct	Extended	Relative	(No Offset)	(8-Bit)	(16-Bit)	Clear	Branch	Н	1	N	z	C.
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	٨
BRSET										×	•	•	•	•	٨
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	٨	Λ	٨
СОМ	×		×			×	×				•	•	٨	Λ	1
CPX		×	×	×		×	×	×			•	•	٨	Λ	٨
DAA	×										•	•	^	^	^
DEC	×		×			×	×				•	•	^	Λ	•
EOR		×	×	×		×	×	×			•	•	٨	Λ	•
INC	×		×			×	×				•	•	Λ	Λ	•
JMP			×	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	×		-	•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	^	Λ	•
LDX		×	×	×		×	×	×			•	•	Λ	Λ	•
LSL	×		×			×	×				•	•	^	٨	٨
LSR	×		×			×	×		***************************************		•	•	0	Λ	^
NEG	×		×			×	×				•	•	^	^	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	Λ	•
ROL	×		×			×	×				•	•	Λ	Λ	٨
ROR	×		×			×	×				•	•	٨	Λ	٨
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	Λ	Λ	_
SEC	×	†									•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×		1	•	•	٨	Λ	•
STOP	×									-	•	•	•	•	•
STX			×	×		×	×	×			•	•	٨	٨	•
SUB		×	×	×		×	×	×		1	•	•	^	Λ	^
SWI	×									1	•	1	•	•	•
TAX	×								***************************************		•	•	•	•	•
TST	×		×			×	×				•	•	_	_	•
TXA	×									 	•	•	•	•	•
WAIT	×									†	•	•	•	•	•

Condition Code Symbols:

Н Half Carry (From Bit 3)

С Interrupt Mask

Ν Negative (Sign Bit)

Z Zero Carry Borrow

Test and Set if True, Cleared Otherwise

Not Affected

Load CC Register From Stack

Table 11	Operation	Code	Man
labie II	Operation	Code	mad

	Bit Mani	pulation	Branch	F	Read/Modify/Write			Cor	ntrol	Register/Memory								
	Test & Branch	Set/ Clear	Rel	DIR	A	×	.X1	,xo	IMP	IMP	IMM	DIR	EXT	.X2	.X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F		HIGI
0	BRSETO	BSETO	BRA	 		NEG			RTI*				SI	JB			0]
1	BRCLRO	BCLRO	BRN	 				RTS*		CMP						1	1	
2	BRSET1	BSET1	ВНІ		- -			 -		SBC						2	1	
3	BRCLR1	BCLR1	BLS		СОМ			SWI*	_	CPX						3	L	
4	BRSET2	BSET2	BCC	1	LSR			_	_	AND						4	ŵ	
5	BRCLR2	BCLR2	BCS	<u> </u>		_			-	-			В	IT			5	1 ''
6	BRSET3	BSET3	BNE			ROR							LI	DA .			6	1
7	BRCLR3	BCLR3	BEQ		•••••	ASR		***************************************	-	TAX.			S	ГА		STA(+1)	7	1
8	BRSET4	BSET4	ВНСС		L	SL/AS	SL		_	CLC			E	OR			8	1
9	BRCLR4	BCLR4	BHCS			ROL			-	SEC			Al	DC			9	1
Α	BRSET5	BSET5	BPL			DEC			_	CLI			0	RA			Α	1
В	BRCLR5	BCLR5	BMI						-	SEI			Al	DD			В]
С	BRSET6	BSET6	BMC			INC				RSP*			J	MP(-	1)		С	Ī
D	BRCLR6	BCLR6	BMS	TST(-1)	T	ST	TST	(-1)	DAA.	NOP	BSR*	JSR	(+2)	JSR	(+1)	JSR(+2)	D	
Ε	BRSET7	BSET7	BIL						STOP.	_			LI	ΣX			E	1
F	BRCLR7	BCLR7	ВІН			CLR			WAIT.	TXA*	_		S	TX		STX(+1)	F]
	3/5	2/5	2/3	2/5	1/2	1/2	2/6	1/5	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/3		•

(NOTES) 1. "-" is an undefined operation code.

The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles).
 The number of cycles for the mnemonics asterisked (*) is as follows:

RTI	8	TAX	2
RTS	5	RSP	2
SWI	10	TXA	2
DAA	2	BSR	5
STOP	4		
WAIT	4		

3. The perenthesized numbers must be added to the cycle count of the particular instruction.

Additional Instructions

The following new instructions are used on the HD6305X0:


DAA Converts the contents of the accumulator into BCD code.

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

■ PACKAGE DIMENSIONS (Unit; mm)

DP-64S



HD63L05F1 CMOS MCU (Microcomputer Unit)

-PRELIMINARY-


The HD63L05F1 is a CMOS single-chip microcomputer suitable for low-voltage and low-current operation. Having CPU functions similar to those of the HMCS6800 family, the HD63L05F1 is equipped with a 4k bytes ROM, 96 bytes RAM, I/O, timer, 8 bits A/D, and LCD (6 \times 7 segments) drivers, all on one chip.

■ HARDWARE FEATURES


- 3V Power Supply
- 8-Bit Architecture
- Built-in 4k Bytes ROM (Mask ROM)
- Built-in 96 Bytes RAM
- 20 Parallel I/O Ports
- Built-in 6 x 7 Segments LCD Driver Capability
- Built-in 8-Bit Timer
- Built-in 8-Bit A/D Converter
- Program Halt Function for Low Power Dissipation
- Stand-by Input Terminal for Data Holding

■ SOFTWARE FEATURES


- An Instruction Set Similar to That of The HMCS6800 Family (Compatible with The HD6805S)
- HMCS6800 Family Software Development System Is Applicable



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +5.5	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Output Voltage	V _{out}	-0.3 ~ V _{CC} +0.3	V
Operating Temparature	T _{opr}	-20 ∼ +75	°C
Storage Temparature	T _{stg}	-55 ∼ +125	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded.

Normal operation should be under recommended operating conditions.

If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS (V_{CC} = 3.0V ±0.8V, V_{SS} = 0V, T_a = -20 ~ +75°C, typ means typical value at V_{CC} = 3.0V, unless otherwise noted.)

• DC CHARACTERISTICS

	Item		Symbol	Test Condition	min	typ	max	Unit
	XTAL, XIN RES, INT, SB			Connect C _L = 0.5µF to V _{CH}	V _{cc} -0.3	_	V _{cc}	٧
Input "High" Level Voltage Input "Low" Level Voltage Self Check Input Voltage Input Pull-Up Current Input Leakage Current Current Dissipa-			VIH		0.5V _{CC} +0.9	_	V _{cc}	٧
	TIMER				0.8V _{CC}	_	V _{cc}	V
	NUM (Normal Mode)				V _{CC} -0.2	_	V _{cc}	V
	XTAL, X	IN		Connect C _L = 0.5µF to V _{CH}	V _{cc} -2.1	_	V _{CC} -1.8	٧
	RES, INT	Ī, SB	VIL		V _{SS}	_	0.2V _{CC}	٧
Level Voltage	TIMER			· · · · · · · · · · · · · · · · · · ·	V _{SS}	_	0.2V _{CC}	V
Salf Chack Input	NUM (Test Mode)				V _{SS}	-	0.2	٧
	NUM (Self Check Mode)		VIM	-	0.5V _{CC} -0.2	_	0.5V _{CC} +0.2	٧
	RES (INT: Mask Op- tion) NUM		-I _{R1}	V _{CC} = 3.0V, V _{in} = 0V	3	15	30	μΑ
	TIMER, SB		I _{IN}	V _{in} = 0V ~ V _{CC}	_	_	1.0	μΑ
	Crystal	During System Operation		f = 400kHz No load.	_	100	200	μΑ
	Oscilla- tion	At Halt	I _{CC1}	Tested after setting	_	40	80	μΑ
		At Standby		up the internal status by self check.	_	2	5	μΑ
		At A/D Operation			_	200	600	μΑ
tion	RC	During System Operation		R = 100k Ω No load.	_	120	200	μΑ
	Oscilla-	At Halt	I _{CC2}	Tested after setting	_	30*	60*	μΑ
	tion	At Standby	-002	up the internal status	_	2	5	μΑ
		At A/D Operation		by self check.	-	220	420	μΑ
Output "Low" Level Voltage	E		V _{OL}	I _{OL} = 30μA	_	_	0.3	٧

^{*} In the case that OSC1 is stopped by Halt.



These values can be changed without notice, because they are provisional.

• AC CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
Operating Clock Freque	ncy	f _{cl}		100	400	500	kHz
Cycle Time		t _{cyc}		8	10	40	μs
Oscillation Frequency (Resistor Option)		fosca	R = 100kΩ ±1%	300	400	500	kHz
External Clock Duty		Duty		45	50	55	%
Oscillation Start Time (Crystal Option)		toscf	$C_D = 10pF \pm 20\%$, $R_S = 1k\Omega$ max	_	_	150	ms
Oscillation Start Time (Resistor Option)		tosca	R = $100k\Omega \pm 1\%$, Connect C _L = 0.5μ F to V _{CH}	_	_	2	ms
Oscillation Start Time (32kHz)		t _{osc1}	$C_D = 10pF \pm 20\%, R_S = 20k\Omega \text{ max}$		_	1	s
Internal Capacitance	EXTAL	0			10	T -	pF
of Oscillator	XOUT	CD		-	10	_	pF
Delay Time of Oscillation	n Delay	t _{DLY}	Selected by mask option	0	_	1	s
Reset Delay Time		tRLH	External Capacitance = 2.2µF	200	_	-	ms
RES Pulse Width		t _{RWL}		t _{cyc} +1	_		μs
INT Pulse Width			When OSC1 is not stopped by Halt	t _{cyc} +1	_		μs
		t _{IWL}	When OSC1 is stopped by Halt	32			μs
TIMER Pulse Width	t _{TWL}		In the case of counter	t _{cvc} +1	_		μs


• PORT CHARACTERISTICS

1tem		Symbol	Test Condition	min	typ	max	Unit
Output "High" Level Voltage	Port A, B, C		CMOS Output, I _{OH} = -100µA	V _{CC} -0.3	_	_	٧
	Port A, B, C	V _{OH}	Key Load CMOS Output I _{OH} = -10μA	V _{CC} -0.3	-	-	٧
Output "Low" Level Voltage	Port A, B, C	VoL	I _{OL} = 100μA	-	-	0.3	V
Input "High" Level Voltage	Port A, B, C	V _{IH}		0.8V _{cc}	_	Vcc	V
Input "Low" Level Voltage	Port A, B, C	V _{IL}		V _{SS}	-	0.2V _{CC}	V
Input Leakage Current	Port A, B, C	IIIN	V _{in} = 0V ~ V _{CC}	_	_	1.0	μΑ
Input Pull-Up Current	Port A, B, C	-I _{R2}	V _{CC} = 3.0V, V _{in} = 0V	4	20	40	μΑ




• LCD DRIVER OUTPUT CHARACTERISTICS (V_{CC} = 3.0V, V_{SS} = 0V, T_a = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item	-	Symbol	Test Condition	min	typ	max	Unit
		V _{OH1}		2.8		-	٧
Output "High" Level Voltage	Segment	V _{OH2}	$V_1 = 1.00V, V_2 = 2.00V$ $I_{OH} = -1\mu A$	1.8		-	٧
		V _{OH3}	TOR THE S	0.8		-	V
Output "Low" Level Voltage		V _{OL1}		-		2.2	V
	Segment	V _{OL2}	$V_1 = 1.00V, V_2 = 2.00V$	_	_	1.2	. V
		V _{OL3}	OL IM	_		0.2	V
	Common	V _{OH1}	$V_1 = 1.00V, V_2 = 2.00V$ $I_{OH} = -5\mu A$	2.8	_	_	V
Output "High" Level Voltage		V _{OH2}		1.8	-	_	٧
		V _{ОНЗ}		0.8	_	- "	٧
	1:	V _{OL1}	$V_1 = 1.00V, V_2 = 2.00V$ $I_{OL} = 5\mu A$	-	_	 - 2.2	V
Output "Low" Level Voltage	Common	V _{OL2}		_		1.2	٧
		V _{OL3}	, OL OP,	_		0.2	V
Dividing Resistor		R _{LCD}	Tested between V ₁ and V ₂	45	90	180	kΩ
Output "High" Level Voltage	Segment	V _{он}	In the case of Output Port, $I_{OH} = -30\mu A$	V _{CC} -0.3		_	٧
Output "Low" Level Voltage	Segment	VoL	In the case of Output Port, $I_{OL} = 30\mu A$	_	_	0.3	V



Output Level of SEG and COM




Power Supply Circuit for LCD Display

• A/D CONVERTER CHARACTERISTICS *(V_{CC} = 3.0V, V_{SS} = 0V, T_a = -20°C \sim +75°C, unless otherwise noted.)


Item		Symbol	Test Condition	min	typ	max	Unit
Conversion Accuracy	Resolution			_	_	8	bit
Conversion Accuracy	Absolute Accuracy		$V_{RL} = 0.2V < V_{in} < V_{RH} = 2.0V$	-2	_	. +2	LSB
Reference Voltage	"High" Side	V _{RH}		_	_	V _{cc}	٧
	"Low" Side	VRL		Vss	_		٧
	V _{RH} - V _{RL}	ΔV _{REF}		2.0	_	_	٧
Input Voltage Range	Input Range	V _{IN}		V _{RL}	_	V _{RH}	٧
input voltage hange	Input Dynamic Range	V _{DYN}		0.2	-	V _{cc} -1.0	٧
Ladder Resistor (V _{RH}	-V _{RL})	R _{HL}		40	80	160	kΩ
Conversion Time		t _{CNV}		2		4	ms
Programmable Voltage Comparison	Judge Error]	$V_{RL} = 0.2V < V_{in} < V_{RH} = 2.0V$	-4	_	+4	LSB
	Judge Time	t _{CMP}		_		60	μs

^{*} These value can be changed without notice, because they are provisional.



Analog Input Voltage (When the input voltage is in the dead zone, the result of the conversion is not guaranteed.)

Dynamic Range of the Comparator



Example of 3 bit Resolution

SIGNALS

The input and output signals of the MCU are described in the following:

V_{CC}, V_{SS}

Power is applied to the MCU at these two terminals. V_{CC} is a positive power input port and V_{SS} is grounded.

• INT

This terminal is used to envoke an external interruption to the MCU. For details, see the information given under the title, "Interruptions" (——Negative going edge).

XTAL, EXTAL

These are control input ports to the built-in clock circuit. A crystal or resistor is connected to each of them depending on the degree of stability of the internal oscillation. For the method of using the input terminals, see the information, "Internal Oscillator Option".

XIN, XOUT

Connected to these terminals are crystals for the oscillator on the time base. A clock operation is possible by using a 32.768kHz crystal. For details, see "Internal Oscillator Option".

TIMER

An external input terminal at which the internal timer is counted down. For details, see the information, "Timer".

RES

Used to reset the MCU. For details, see "Reset".

STANDBY (SB)

An external input terminal used to stop the MCU and hold data. For details, see "Internal Oscillator Option".

• A/D Input Terminals (CH $_1 \sim$ CH $_8$)

Input terminals for analog voltages needed for A/D conversion. These may also be used as level check inputs under program control. For details, see the information, "A/D Converter".

V_{RH}, V_{RL}

Reference voltages for A/D conversion are applied to these two terminals. For details, see "A/D Converter".

• CC1, CC2

These are not intended for user applications. Open them.

NUM

This is not intended for user applications. Connect it to V_{CC} .

• Input/Output Terminals ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_3$)

Each of these 20 terminals consists of two 8 bits ports and one 4 bits ports. It may be used as an input or output under program control of the data direction register. For details, see "Input/Output".

Liquid Crystal Driver Terminals (COM₁ ~ COM₃, SEG₁ ~ SEG₁₇)

 $COM_1 \sim COM_3$ are for driving common electrodes, while $SEG_1 \sim SEG_{17}$ are for driving segments. $SEG_1 \sim SEG_{17}$ can be used as outputs by mask-option and $SEG_{13} \sim SEG_{17}$ can be used as analog inputs for A/D converter by mask-option.

V₁, V₂

These are terminals for LCD driver. V_1 and V_2 are connected to V_{CC} via capacitors (0.1 μ F each). These two terminals can be used as output or analog inputs by mask-option when segments are used as output ports.

V_{CH}

Output terminal from internal voltage regulator. A capacitor $(0.5\mu F)$ is connected between V_{CH} and V_{CC} .

• E

System clock output (cycle clock 100kHz typ.)

This NMOS open-drain output stays at "Low" level when the MCU is in halt status, standby or reset.

MEMORY

The MCU memory is configured as shown in Figure 1. During the processing of an interrupt, the contents of the MCU resisters are pushed onto the stack in the order shown in Figure 2. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.





Figure 1 MCU Memory Map



(Cautions)

It is not possible to change the contents of the Write Only Register (For example, the Data Direction Register of the I/O port) of the HD63L05F1 by applying the Read/Modify/Write instructions, BSET, or BCLR.

For preventing the system from wild running, don't read the Not Used area of the memory map.



* Only the PCH and PCL are stacked in the case of a subroutine call.

Figure 2 Interruption Stack Sequence

REGISTER

The CPU has five registers that can be operated by the programmer. They are shown in Figure 3.




Figure 3 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

• Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data mani-

pulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage register.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The most significant bits of the stack pointer are permanently set to 0000011. During a MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allow the programmer to use 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bit 3 and bit 4.

Interrupt (I)

This bit is set to mask the internal interrupts and external interrupt (\overline{INT}). If an interrupt occurs while this bit is set, it is latched and will be processed as soon as the interrupt bit is reset

(Note)

CLÍ (clear interrupt mask bit) is used to allow the interruption from the instruction after next. SEI (set interrupt mask bit) masks the interruption from next instruction.

Negative (N)

Used to indicate that the result of the last arithmetic, logical of data manipulation was negative (bit 7 in result equal to logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical of data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instruction, shifts, and rotates.

■ SYSTEM CONTROL REGISTER

Apart from the registers for program operation explained above, there is a register that controls system operation. Its configuration is shown in Figure 4.






Figure 4 System Control Register Configuration Res

Time Base Instruction Request Flag (TB INT)

Stores an interruption request from the time base which is selected by the TB select bit and is cleared by system reset or by program. If the TB MASK bit or I (Interrupt bit in the CCR) is set, the interruption request is not acknowledged. Only logical "0" can be written into this bit by program.

Time Base Instruction Mask (TB MASK)

If this bit is set, any interrupt request from the time base is not acknowledged.

Time Base Select Bit (TB SELECT)

This bit selects the time base. In logical "1", an interruption from the 1-second cycle time base is acknowledged. In logical "0", 1/16 second cycle time base is acknowledged.

Time Base Reset Bit (TB RESET)

This bit resets the frequency divider behind the 32kHz oscillator. When this bit is set, one shot reset pulse is generated by the hardware. Then it resets the frequency divider and after that, the frequency divider restarts. As this bit has not a register, the CPU always reads this bit as logical "0".

The frequency divider also provides the system clocks to the A/D converter and LCD drivers. So, it is needed to pay an attention when "TB RESET" is used.

Halt (HALT)

Used to halt the CPU. When this bit is set, the registers are saved onto the stack in the same sequence as interruption processing. After all registers have been saved, the CPU halts and is wait-for-interrupt state.

If this bit is reset by an external interruption or an internal interruption, the CPU restarts operating. By using the Halt function with Time Base Interruption, the CPU can operate intermittently itself.

EXT

When the form of output port is selected by DUTY selecting bit, ϕ WRITE can be got every time data is written into LCD register in the case that this bit is "1". ϕ WRITE can be used with the designation of pin location as the clock for writing in the case of transferring data of LCD register to the outside. Normally, EXT is reset.

Duty Select Bit (LCD DUTY)

The LCD drive signal is based on 1/3 bias – 1/3 duty. However, there are switching circuits built in for static drive signal and output ports. For details, see the information given in "LCD Circuit".

(Note)

The EXT bit and the LCD DUTY bits have to be initiallized in 1 milli second from the beginning of the system reset when the static drive signal or output port is selected.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal signal $(\phi_2 \text{ or } \phi_{32}k)$. When the internal clock signal is used as the source, the clock input is gated by the input applied to the timer input terminal; this permits easy measurement of its pulse width. There are two types of internal clock signals $(\phi_2 \text{ and } \phi_{32}k)$ to allow timer operation when the CPU is halted. $(\phi_2 \text{ is active when OSC1}$ is not stopped.) These clock signals are under program control. Note that the timer operation is asynchronous to the CPU when the clock signal is from external source or $\phi_{32}k$.

A 7-bit prescaler is provided to extend the timing interval up to a maximum of 128 counts before being applied to the timer. The number of prescaling counts can be program controlled by the lower 3 bits within the timer control register. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At the time or resetting, the prescaler and the counter are all initialized to logical "1". The timer interruption request bit is cleared and the timer interruption mask bit is set. The timer interrupt request bit (bit 7 of Timer Control Register) is set to logical "1" when timer count reaches zero, and is cleared by program or by system reset. Only logical "0" can be written into this bit by program. The bit 6 of Timer Control Register is writable by program. Both of these bits can be read by CPU.

RESETS

The MCU can be reset either by initial powerup or by the external reset input (\overline{RES}). All the I/O ports are initialized to Input mode (DDRs are cleared) during RESET.

Upon power up, a minimum of 150 milliseconds is needed before allowing the reset input to go "High". This time allows the internal oscillator (OSC1) to stabilize. Connecting a capacitor to the \overline{RES} input as shown in Figure 8 will provide sufficient delay.

■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the port is functional. Connect the MCU as shown in Figure 9 and monitor the output of port C bit 3 for an oscillation of approximately 0.5Hz. This self check capability also provides the internal state of the MCU to measure the LSI current. After a system reset, the MCU goes into each current measurement mode by the combination of the control switches. The LSI current can be measured when the NUM is returned to $V_{\rm CC}$ after setting of the current mode.




Figure 5 Timer Block Diagram




Figure 6 Timer Control Register Configuration





Figure 7 Application of Power and Reset Timing





			Se	electi	on of S	witch		
	So	Sı	S2	S ₃	S ₄	S,	S ₆	S,
unction	Х	X	х	×	×	×	1	0
During operation	0	×	×	×	o→x	×	⊕•2	×
Halt	0	0	0	X	o→x	×	①→②	X
A/D	0	0	X	Х	о→х	×	①→②	Х
Standby	0	0	0	Х	o→x	x→o	①→②	X
	During operation Halt A/D	During operation O Halt O A/D O	During O X Halt O O A/D O O	So S1 S2 Inction X X X During operation operation O X X Halt O O O A/D O X X	S ₀ S ₁ S ₂ S ₃	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	During	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Figure 9 Self Check Connections

■ INTERNAL OSCILLATOR OPTIONS

The MCU incorporates two oscillators: oscillator 1 for system clock supply and oscillator 2 for time base, analog to digital converter, and LCD drivers.

Oscillator 1 (OSC1; XTAL, EXTAL)

The internal oscillator circuit can be driven by an external crystal or resistor depending on the stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The oscillator 1 can stop when power is applied in either Halt or Standby status. Figure 10 shows the connection. A resistor selection graph is given in Figure 11.

Oscillator 2 (OSC2: XIN, XOUT)

Clocks for time base, LCD drivers, an analog-to-digital converter, and a timer can be supplied by the OSC2 (32.768kHz crystal) or by the OSC1 through the frequency divider. In Halt status, oscillator 2 operates and permits the operation of the peripheral modules with low power consumption. In Standby status, only OSC2 keeps on running. Figure 12 shows the connection and the relation between oscillator 1 and oscillator 2 is shown Figure 13 and Table 1.

(Note)

When OSC2 is not available or OSC1 is the crystal option, OSC1 is not allowed to stop at Halt. The accuracy of the time base is kept when OSC2 is 32.768kHz crystal oscillator.




Figure 10 Mask Option for Oscillator 1





Figure 11 Typical Resistor Selection Graph








Figure 13 Relation between Oscillator 1 and Oscillator 2

Figure 12 Connection of Oscillator 2

Table 1 Oscillator 2 Mask-option and System Operation

			When OSC	1 is Crys	tal				When OS	C1 is RC	:	
Mask Option	N	OSC: ot Avai			OSC2 Availat		N	OSC2 ot Avai			OSC: Availal	
System	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	СРИ	Peripheral
During System Operation	0	0	0	0	0	0	0	0	0	0	0	0
At Halt	0	X	0	0	X	0	0	X	0	×	X	0
At Standby	X	×	X	X	X	X	Х	×	X	X	X	X

(NOTE) ○ run

X stop

■ STANDBY

When the STANDBY (SB) terminal becomes "High" level, the MCU goes into standby mode at its instruction fetch cycle. On standby mode, only 32 kHz oscillator (OSC2) keeps on running while the others are stopped with holding the current data except A/D converter, timer, and time base. Restarting of the MCU from standby mode is controlled by the Delay Time which is available by counting the 32 kHz clock in frequency divider after the STANDBY terminal turned to "Low" level. Therefore, the CPU restarts operation after the Delay Time (0 sec, 1/16 sec, 1/2 sec, or 1 sec).

(Note)

STANDBY terminal has to be kept at "Low" when resetting the MCU. This terminal has to be kept at "Low" during the Delay Time. Starting of the MCU by RESET is also controlled by the Delay Time.

INTERRUPTS

There are six different interruptions to the MCU: external interruption via external interrupt terminal (\overline{INT}) , internal timer interruption, interruption by termination of A/D conversion, time base interruption (2 types), and software interruption

by an instruction (SWI).

When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt instruction (RTI) which allows the MCU to resume processing of the program prior to the interrupt. Table 2 provides a listing of the interrupts, their priority, and the vector address that contains the starting address of the appropriate interrupt routine.

Figure 14 shows the system operation flow, in which the portion surrounded with dot-dash lined contains interruption execution sequence.

(Note)

A clear interrupt bit instruction (CLI) allows to suspend the processing of the program by an interruption after execution of the next instruction while a set interrupt bit instruction (SEI) inhibits any interrupts before execution of the next instruction. When a mask bit of a control register is cleared by an instruction, interruption is allowed before execution of the next instruction.

Table 2 Interruption Priority

Interruption	Priority	Vector Address
RES	1	\$FFE,\$FFF
SWI	2	\$FFC, \$FFD
INT	3	\$FFA, \$FFB
TIMER	4	\$FF8, \$FF9
A/D	5	\$FF6, \$FF7
TIME BASE	6	\$FF4, \$FF5




Figure 14 System Operation Flowchart

Acknowledging an INT in HALT Status

In HALT status, the CPU is not operating but the peripherals are operating. When an interruption is acknowledged, the CPU is activated and executes interruption service matching the interruption condition by means of vectoring.

Acknowledging an INT in Standby Status

In Standby status, the system is not operating with power supplied to it, therefore, any interruption request (including RES) is not acknowledged.




■ INPUT/OUTPUT

There are 20 input/output terminals, which are program controlled by data direction registers for use as either input or output. If an I/O port has been programmed as an output and is read, then the latched logical level data is read even though

the output level changes due to the output load.

If a port is to be used as an input terminal, the user must specify whether or not it will be equipped with a pull-up PMOS. Figure 15 shows the port I/O circuit.



Configuration of Port

Figure 16 shows the configuration of I/O ports. As the output is on/off controlled by a data direction register, an I/O port may directly be applied as an input terminal. No problem

is involved with the input if both "High" and "Low" levels are applied. For only one level, the user must specify the use of a pull-up PMOS for "Open/Low" input application.




Figure 16 Selection of Input Configuration for I/O Port

■ A/D CONVERTER

The MCU incorporates an 8 bits A/D converter based on the resistor ladder system. Figure 17 shows its block diagram.

The "High" side of reference voltage is applied to V_{RH} , while the "Low" side of reference voltage is applied to V_{RL} . The reference voltage is divided by resistors into voltages matching each bit, which is compared with analog input voltage for A/D conversion. As the analog input voltage is applied to the MOS gate of the comparator through the analog multiplexer, this voltage comparison system achieves high input impedance.

The A/D DATA Register stores the results of an A/D conversion or can be set 8 bit data for programmed comparator. These functions are controlled by software-controlled A/D CTRL Register. The result of A/D conversion is not assured if the conversion is interrupted by STANDBY. Whenever CNV = "1" or bit 4 = "1", the comparator draws A/D current even on standby mode. Figure 18 shows the configuration of the A/D control register.

A/D INT

The A/D INT bit is set to logical "1" after completion of

A/D conversion and is cleared by program or by system reset. Only logical "0" can be written into this bit by program.

A/D MASK

If this bit is set, interrupt from the A/D converter is not acknowledged. This bit can be written by program.


CNV

To start A/D conversion, set this bit to logical "1". During conversion, data of this bit stays at "1". The bit is automatically reset to "0" when the A/D conversion ends. In A/D conversion, supply voltage is applied to the comparator only when CNV = "1". The digital data which is obtained by the A/D conversion is held in the A/D data register. This data is reset when the CNV is set to "1" again.

Auto/Program

Used to select either auto-run 8 bits A/D conversion or 8 bit programmed comparator operation (Auto 8 bits A/D conversion at "0").

Offset Comp. Capacitor



MPX	Channel
000	CH ₁
001	(CH ₂)
010	(CH ₃)
011	(CH₄)
100	(CH _s)
101	(CH ₆)
110	(CH ₇)
111	(CH ₈)

Figure 17 8 Bits A/D Converter Block Diagram




Figure 18 A/D Control Register Configuration

COMP OUT

The result of comparator operation under program control can be read from this bit (Logical "1" means that input voltage is higher than programmed reference voltage).

MPX

Used to select 8-channel analog inputs. The multiplexer is an analog switch based on CMOS. Note that the analog inputs from CH₂ to CH₈ are mask option while CH₁ is exclusive.

When 1/3 bias -1/3 duty or static LCD is used, CH₇ and CH₈ are not available because these two terminals are used for LCD power supply as V_1 and V_2 .

■ LCD CIRCUIT

The system configuration of the LCD circuits is shown in Figure 19. Segment data for display are stored in data registers LCD1 to LCD8. Since the circuits are connected to the output terminals via pin location block, the user may specify a combination of data to be multiplexed to the segment output terminals.

The bit data of the LCD register is combined with the timing clock $(\phi_1, \phi_2 \text{ or } \phi_3)$ and three combined bit data are gathered to make a segment output data for 1/3 bias -1/3 duty driving in the pin location block. In case of static LCD drive of output port, timing is always fixed at ϕ_1 (always "High") and one bit

data of the LCD register is transferred for an output terminal.

Note that the output terminals from SEG₁₃ to SEG₁₇ are mask option while the others (SEG₁ to SEG₁₂) are always available when the Duty bits are "01" or "11".

When the form of output port is selected by Duty bit ("00"), ϕ WRITE can be got every time data is written into LCD1 register in the case that EXT bit is "1". As LCD1 register has 8 bits latches, it is easy to transfer the internal 8 bits data to external devices via output ports, with automatically generated write clock ϕ WRITE. The cycle clock pulse can be also available as an internal data source for the output terminal when output port is selected as 1/4 XTAL.

Assignment of segment terminals to the bits of the LCD data register, including the case where they are used as output terminals, is to be specified by the user when he orders masks. In case of static LCD or output ports, only LCD1, LCD2, and LCD3 are allowed to be used. These registers are initialized at "0" by system resetting.

■ LIQUID CRYSTAL DRIVER WAVEFORMS

The LCD circuit is based on 1/3 bias -1/3 duty driving. Figure 20 shows the common electrode output signal waveforms (COM₁, COM₂, COM₃), segment signal waveforms (SEG₁ to SEG₁₇) and LCD bias waveforms (between COM and SEGMENT).




Figure 19 LCD Circuit System Configuration




Figure 20 LCD Driving Waveforms

BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines.

(Note)

It is needed to pay attention to the system control register, the timer control register, and A/D control register when BSET, BCLR, or Read/Modify/Write instructions are applied to them. If own interrupt request occured onto the interrupt request bit (bit 7) of the control register between read cycle and write cycle of these instructions, the bit 7 might be cleared in the write cycle and not acknowledged by CPU.

■ ADDRESSING MODE

There are 10 addressing modes available to the MCU for programming. Familiarize yourself with these modes by reading the information and referring to the diagrams that follow.

Immediate

See Figure 21. In immediate addressing mode, constants that will not change during execution of a program are accessed.

The instruction used for that purpose has a length of 2 bytes. The effective address (EA) is PC. The operand is fetched from the byte that follows the OP code.

Direct

See Figure 22. In direct addressing mode, the address of the operand is contained in the second byte of the instruction. The user can gain direct access to the LSB 256 of memory. All RAM bytes, I/O registers, and 128 bytes of ROM are located on page 0 in order to utilize this useful addressing mode.

Extended

See Figure 23. The extended addressing mode is used for referencing to all addresses of memory. The EA consists of the contents of the two bytes that follow the OP code. The instruction used for extended addressing has a length of 3 bytes.

Relative

See Figure 24. Only Branch instructions are used in relative addressing mode. When a branching takes place, the contents of the byte next to the OP code are added to the program counter. EA = (PC) + 2 + Rel., where Rel. indicates signed 8 bits data at the address following the OP code. When no branching takes place, Rel. = 0. When a branching occurs, the program jumps to any byte of +129 to -127 of the current instruction. The length of the Branch instruction is 2 bytes.

Indexed (without Offset)

See Figure 25. In this addressing mode, the lower 256 bytes of memory are accessed. The length of the instruction used for this mode is one byte. The EA consists of the contents of the index register.

Indexed (8 Bits Offset)

See Figure 26. The EA consists of the contents of the byte following the OP code, and the contents of the index register. In this mode, the lower addresses of memory up to 511 can be accessed. Two bytes are required for the instruction.

Indexed (16 Bits Offset)

See Figure 27. The EA consists of the contents of the two bytes following the OP code, and the contents of the index register. In this mode, the whole of the memory can be accessed. The instruction using this addressing mode has a length of 3 bytes.

Bit Set/Clear

See Figure 28. This addressing mode can be applied to any instruction that permits any bit on page 0 to be set or cleared. The byte following the OP code indicates an address within

page 0.

Bit Test, Branch

See Figure 29. This addressing mode can be applied to instructions that test bits at the first 256 addresses (\$00 to \$FF) and are branched by relative qualification. The byte to be tested is addressed by the contents of the address next to the OP code. The individual bits of the byte to be tested are designated by the lower 3 bits of the OP code. The third byte indicates a relative value that is to be added to the program counter when a branch condition is satisfied. The instruction has a length of 3 bytes. The value of the bit that has been tested is written at the carry bit of the condition code register.

Implied

See Figure 30. There is no EA for this mode. All information needed for execution of instructions is contained in the OP code. Operations that are carried out directly on the accumulator and index register are included in the implied addressing mode. In addition, the SWI and RTI instructions are also included in the group of this operation. The instruction using this addressing has a length of one byte.





Figure 21 Example of Immediate Addressing



EΑ 06E5 Memory Adder 0000 40 C6 PROG LDA CAT 0409 Index Reg 040A 06 040B E5 Stack Point **Prog Count** CAT FCB 64 06E5 40 040C CC

Figure 23 Example of Extended Addressing






Figure 24 Example of Relative Addressing




Figure 25 Example of Indexed (without Offset) Addressing




Figure 26 Example of Indexed (8 Bits Offset) Addressing




Figure 27 Example of Indexed (16 Bits Offset) Addressing






Figure 28 Example of Bit Set/Clear Addressing




Figure 29 Example of Bit Test and Branch Addressing






Figure 30 Example of Implied Addressing

INSTRUCTION SET

There are 59 instructions available to the MCU. They can be divided into five groups: Register/Memory, Read/Modify/Write, Branch, Bit Processing, and Control. All of these instructions are explained below according to the groups, and are summarized in individual tables.

Register/Memory

Most of these instructions use two operands. One operand is either the accumulator or index register, while the other is acquired from memory using one of the addressing modes. No operand of register is available in the unconditional Jump (JMP) and Subroutine Jump (JSR) instructions. See Table 3.

Read/Modify/Write

These instructions read a memory address or register, modify or test its contents, and writes a new value into the memory or register. Negative or Zero instructions (TST) do not provide writing, and are exceptions for the Read/Modify/Write. See Table 4.

Branch

A Branch instruction will branch from the program sequence in progress if the specific branch condition is satisfied. See Table 5.

Bit Processing

This instruction can be used for any bit of the first 256 bytes of memory. One group is used for setting or clearing, while the other is used for bit testing and branching. See Table 6.

Control

The Control instruction controls the operation of the MCU for which a program is being executed. See Table 7.

A List of Instructions Arranged in Alphabetical Order

All instructions are listed in Table 8 in the alphabetical order.

OP Code Map

Table 9 shows an OP code map of the instructions used with the MCU.



Table 3 Register/Memory Instructions

								****	1	Addressi	ng Mod	e							
		10	mmedia	te		Direct		E	xtende	d		Indexed to Offse			Indexed Bit Off			Indexe	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	2	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	2	EE	2	4	DE	3	5
Store A in Memory	STA	_	_	_	87	2	4	C7	3	5	F7	1	3	E7	2	5	D7	3	6
Store X in Memory	STX	_	_	-	BF	2	4	CF	3	5	FF	1	3	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	2	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	А9	2	2	В9	2	3	С9	3	4	F9	1	2	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	В0	2	3	C0	3	4	F0	1	2	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	2	E2	2	4	D2	3	5
AND Memory to A	AND	Α4	2	2	В4	2	3	C4	3	4	F4	1	2	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	2	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	А8	2	2	B8	2	3	С8	3	4	F8	1	2	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	3	C1	3	4	F1	1	2	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	А3	2	2	В3	2	3	СЗ	3	4	F3	1	2	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	В5	2	3	C5	3	4	F5	1	2	E5	2	4	D5	3	5
Jump Unconditional	JMP	_	-	-	BC	2	2	СС	3	3	FC	1	1	EC	2	3	DC	3	4
Jump to Subroutine	JSR	_	-	-	BD	2	4	CD	3	5	FD	1	3	ED	2	4	DD	3	5

Symbols: Op = Operation

= Instruction

Table 4 Read/Modify/Write Instructions

								Add	dressing N	/lode						
		1	mplied (A	A)	ı	mplied ()	<)		Direct		(Indexed No Offse		(8	Indexed Bit Offs	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	1	5C	1	1	3C	2	4	7C	1	3	6C	2	5
Decrement	DEC	4A	1	1	5A	1	1	ЗА	2	4	7A	1	3	6A	2	5
Clear	CLR	4F	1	1	5F	1	1	3F	2	4	7F	1	3	6F	2	5
Complement	COM	43	1	1	53	1	1	33	2	4	73	1	3	63	2	5
Negate (2's Complement)	NEG	40	1	1	50	1	1	30	2	4	70	1	3	60	2	5
Rotate Left Thru Carry	ROL	49	1	1	59	1	1	39	2	4	79	1	3	69	2	5
Rotate Right Thru Carry	ROR	46	1	1	56	1	1	36	2	4	76	1	3	66	2	5
Logical Shift Left	LSL	48	1	1	58	1	1	38	2	4	78	1	3	68	2	5
Logical Shift Right	LSR	44	1	1	54	1	1	34	2	4	74	1	3	64	2	5
Arithmetic Shift Right	ASR	47	1	1	57	1	1	37	2	4	77	1	3	67	2	5
Arithmetic Shift Left	ASL	48	1	1	58	1	1	38	2	4	78	1	3	68	2	5
Test for Negative or Zero	TST	4D	1	1	5D	1	1	3D	2	4	7D	1	3	6D	2	5

Symbols: Op = Operation

= Instruction

Table 5 Branch Instructions

		Re	lative Addressing N	lode
Operation	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	2 or 3 *
Branch IF Higher	ВНІ	22	2	2 or 3 *
Branch IF Lower or Same	BLS	23	2	2 or 3 *
Branch IF Carry Clear	ВСС	24	2	2 or 3 *
(Branch IF Higher or Same)	(BHS)	24	2	2 or 3 *
Branch IF Carry Set	BCS	25	2	2 or 3 *
(Branch IF Lower)	(BLO)	25	2	2 or 3 *
Branch IF Not Equal	BNE	26	2	2 or 3 *
Branch IF Equal	BEQ	27	2	2 or 3 *
Branch IF Half Carry Clear	внсс	28	2	2 or 3 *
Branch IF Half Carry Set	BHCS	29	2	2 or 3 *
Branch IF Plus	BPL	2A	2	2 or 3 *
Branch IF Minus	BMI	2B	2	2 or 3 *
Branch IF Interrupt Mask Bit is Clear	BMC	2C	2	2 or 3 *
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	2 or 3 *
Branch IF Interrupt Line is Low	BIL	2E	2	2 or 3 *
Branch IF Interrupt Line is High	BIH	2F	2	2 or 3 *
Branch to Subroutine	BSR	AD	2	4

Symbol: Op = Operation

Table 6 Bit Processing Instructions

				Addressi	ng Mode		
		В	it Set/Clear		Bit Te	st and Bra	nch
Operations	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is Set	BRSET n (n = 07)	_	_	_	2 · n	3	4 or 5 *
Branch IF Bit n is Clear	BRCLR n (n = 07)	_	_	_	01 + 2 · n	3	4 or 5 *
Set Bit n	BSET n (n = 07)	10 + 2 · n	2	4	_	_	_
Clear Bit n	BCLR n (n = 07)	11 + 2 · n	2	4	_	-	

Symbol: Op = Operation

= Instruction

^{# =} Instruction

^{*} If branched, each instruction will be a 3-cycle instruction.

^{*} If Branched, each instruction will be a 5-cycle instruction.

Table 7 Control Instructions

			Implied	
Operation	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	1
Transfer X to A	TXA	9F	1	1
Set Carry Bit	SEC	99	1	1
Clear Carry Bit	CLC	98	1	1
Set Interrupt Mask Bit	SEI	9B	1	1
Clear Interrupt Mask Bit	CLI	9A	1	1
Software Interrupt	SWI	83	1	9
Return from Subroutine	RTS	81	1	4
Return from Interrupt	RTI	80	1	7
Reset Stack Pointer	RSP	9C	1	1
No-Operation	NOP	9D	1	1

Symbol: Op = Operation

= Instruction

Table 8 Instruction Set

						Address	ing Modes	3				ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			٨	•	Λ	٨	Λ
ADD		×	×	×		×	×	×			Λ	•	٨	٨	Λ
AND		×	×	×		×	×	×			•	•	٨	٨	•
ASL	×		×			×	×				•	•	Λ	٨	Λ
ASR	×		×			×	×				•	•	٨	Λ	
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
ВНСС					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
BHI					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					х						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•

Symbols for condition code:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected



(Continued)

Table 8 Instruction Set (Continued)

			A	ddressing	Modes						(Cond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	H	ı	N	z	С
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	Λ
BRSET										×	•	•	•	•	٨
BSET									×		•	•	•	•	•
BSR					x						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	x	×		×	×	x			•	•	٨	Λ	Λ
СОМ	×		×			×	×				•	•	٨	Λ	1
CPX		×	×	х		×	×	×			•	•	٨	٨	Λ
DEC	×		×			×	×				•	•	٨	Λ	•
EOR		×	×	×		×	×	×			•	•	٨	Λ	•
INC	×		×			×	×				•	•	٨	٨	•
JMP			×	х		×	x	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		х	×	×		×	×	×			•	•	\wedge	$\overline{\Lambda}$	•
LDX		×	×	×		×	×	×			•	•	$\overline{\Lambda}$	Λ	•
LSL	×		×			×	×				•	•	٨	Λ	\wedge
LSR	×		×			×	×				•	•	0	٨	\wedge
NEG	×		×			×	×				•	•	\wedge	\wedge	$\overline{\Lambda}$
NOP	×				-						•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	\wedge	•
ROL	×		×			×	×				•	•	Λ	\wedge	$\overline{}$
ROR	×		×			×	×				•	•	^	^	$\overline{}$
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC	†	×	×	×		×	×	×			•	•	$\overline{}$	Λ	$\overline{}$
SEC	×		<u> </u>								•	•	•	•	1
SEI	×										•	1	•	•	•
STA	1		×	×		×	×	×	-		•	•	^	^	•
STX			×	×		×	×	×			•	•	$\frac{1}{\lambda}$	$\frac{1}{\lambda}$	•
SUB	1	x	×	×		X	×	×		 	•	•	1	1	1
SWI	×		<u> </u>			···		- ^		-	•	1	•	•	•
TAX	×				-						•	•	•	•	•
TST	×		×			×	x				•	•	<u> </u>	^	•
	-	-	<u> </u>			<u> </u>	 ^- -				•	•	•	•	-
TXA	×		l		l		L	l			<u> </u>			<u> </u>	<u> </u>

Symbols for condition code:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 9 OP Code Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Cor	trol			Reg	ister/Mer	nory		ĺ	
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,χο	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	+1	HIGH
0	BRSET0	BSET0	BRA		····	NEG	<u> </u>		RTI*				S	UB			0	
_1	BRCLRO	BCLRO	BRN			-			RTS*	-			c	MP			1	
2	BRSET1	BSET1	вні						_				s	вс			2	
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	_			C	PX			3	Ĺ
4	BRSET2	BSET2	всс			LSR			_				Δ	ND			4	0
5	BRCLR2	BCLR2	BCS			-							8	IT			5	W
6	BRSET3	BSET3	BNE			ROR			_	_			L	DA			6	
7	BRCLR3	BCLR3	BEQ			ASR				TAX	_		S	TA (+1)			7	
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC	Ī		E	OR			8	_
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC			Α	DC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI			C	RA			Α	
В	BRCLR5	BCLR5	BMI			_			_	SEI			Α	DD			В	
_ <u>c</u>	BRSET6	BSET6	вмс			INC				RSP			J	MP(-1)			С	
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*	JSR	(+1)	J	SR	JSR (+1)	D	_
E	BRSET7	BSET7	BIL										L	DX			E	
F	BRCLR7	BCLR7	BIH			CLR			-	TXA			S	TX(+1)			F	
	3/4 or 5	2/4	2/2 or 3	2/4	1/1	1/1	2/5	1/3	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/2		

(NOTES)

1. "—" is an undefined operation code.

2. The figure in the lowest row of each column gives the number of bytes and the cycles needed for the instruction. The number of cycles for the asterisked (*) mnemonics is a follows:

RTI 7

RTS 4

SWI 9

BSR 4

3. The parenthesized figure must be added to the cycle count of the associated instruction.

4. If the instruction is branched, the cycle count is the larger figure.

Mask Option List

Select one from each item and check

Date of Order	
Customer	
Dept	
Accepted by	
ROM Code ID.	
LSI Type No.	

(1) Mask Option

ftem	Opt	tion		Check	Remarks
Selection of Oscillator 1	Crystal			oscx	
Selection of Oscillator 1	Resistor		OSCR		
Selection of Oscillator	Wish 22 760 L	With 32.768 kHz Crystal			
Selection of Oscillator	WITH 32.706 K	mz Crystai		No	1/3 of cycle clock is provided
	No Delay time	1		No.	
But at 10004	1/16 seconds		Yes		
Delay time of OSC1	1/2 seconds		Yes		
	1 seconds		Yes		
		Static		Yes	
Configuration of SEG $_1$ \sim SEG $_{17}$	Segment	1/3 Bias 1/3 Duty	0	Yes	
	Output Port			Yes	

(2) 1/O Option

PIN	1/0			Mask (Option	1		Remarks	Pin	1/0		Mask (Option	1	Remarks
FIN	1/0	Α	В	С	D	E	F	Heiliaiks	- 117	1/0	G	Н	J	K	Nemarks
Ao	1/0					•	*		SEG ₁	0	•			*	
Αı	1/0					*	•		SEG ₂	0	*			٠	
A ₂	1/0					*			SEG ₃	0	*			*	
A ₃	1/0					*	*		SEG ₄	0	*			*	
A ₄	1/0					*	•		SEG ₅	0	•			*	
A ₅	1/0					*	*		SEG ₆	0	*			*	
A ₆	1/0					*	*		SEG,	0				*	
Α,	I/O					*	*		SEG ₈	0	•			*	
Bo	1/0			-		*	*		SEG,	0				*	
В	1/0					•	•		SEG ₁₀	0	*			*	
B ₂	1/0						*		SEG ₁₁	0	*			•	
B ₃	1/0					*	*		SEG ₁₂	0	*			*	
B ₄	1/0					*	*		SEG ₁₃ /CH ₆	1/0				*	
85	1/0					*	*		SEG ₁₄ /CH ₅	1/0				*	
B ₆	1/0					*			SEG ₁₅ /CH ₄	1/0				*	
В,	1/0					•	*		SEG ₁₆ /CH ₃	1/0				•	
Co	1/0					*	*		SEG ₁₇ /CH ₂	1/0				•	
Cı	1/0					•	*		V ₁ /CH ₇	1/0		*			
C ₂	I/O					*	*		V ₂ /CH ₈	1/0		*			
C ₃	1/0					*	*								
INT	1	*	*	•	•				L						

- (NOTE) A: CMOS Output without Input pull-up PMOS
 B: CMOS Output with Input pull-up PMOS
 C: CMOS Output for Key scanning
 D: NMOS Open-drain Output
 E: Input without pull-up PMOS
 F: Input without pull-up PMOS
 G: A/D Input
 H: Segment Output
 J: Port Output (SEG₁ ~ SEG₁₇, V₁, and V₃)
 K: Terminals for LCD Display



 CH_{7} and CH_{8} are available only when output port is selected.



(3) LCD Pin Location

Bit 0 1 1 1 1 1 1 1 1 1	Tim COM ₁	COM,	COM ₃	SEG ₁	SEG,	SEG,	SEG.	SEG,			SEG.				SEG,2	SEG ₁₃	SEG ₁₄	SEG ₁₅	SEG ₁₄	SEG ₁₇	O:•	O ₁
LCD1 0 1 2 3 4 5 6 6 7 7 LCD3 0 1 2 2 3 4 5 6 6 7 7 LCD3 0 1 2 2 3 4 5 6 6 7 7 LCD3 0 1 5 6 6 7 7 LCD3 0 1 5 6 6 7 7 LCD3 0 1 5 6 6 7 7 1 1 2 2 5 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																						
LCD2 0 1 2 3 4 4 5 6 6 7 7 LCD3 0 1 1 2 3 3 4 4 5 6 6 7 7 LCD3 0 0 1 1 2 3 3 4 4 5 6 6 6 7 7 LCD3 0 0 1 1 2 3 3 4 4 5 6 6 6 7 7 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																						
2 3 4 5 6 6 7 LCD2 0 1 2 2 3 3 4 5 5 6 6 7 LCD3 0 1 2 2 3 3 4 5 5 6 6 7 1 5 5 6 6 7 1 5 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6 6 7 1 5 6																					<u> </u>	
LCD2 0 1 2 3 3 4 5 6 6 7 7 LCD3 0 1 2 2 3 3 4 5 6 6 7 7 LCD3 0 1 2 2 3 3 4 5 6 6 7 7 LCD3 0 0 1 1 2 2 3 3 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																						$\overline{}$
LCD2 0 1 2 3 4 4 5 6 6 6 7 7 LCD3 0 1 1 2 2 3 3 4 4 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6																						
5 6 7 1 1 2 2 3 3 4 4 5 6 7 3 3 4 4 5 6 6 7 3 5 6 6 7 5 6 7 5 6 7 6 7 6 7 6 7 6 7 6 7											l .	_			-			·				
LCD3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									!			-							-			+
CCD2 0 1 2 3 4 5 6 6 7 7 CCD3 0 1 2 3 4 4 5 6 6 6 7 7 CCD3 0 1 2 3 4 5 6 6 CCD4 0 CCD4 0															<u> </u>				_			+
LCD2 0 1 2 3 4 4 5 6 6 7 7 LCD3 0 1 2 3 4 4 5 6 6 LCD4 0							i .			<u></u>											 i	-
1 2 3 4 5 6 6 LCD4 0					<u> </u>		 										-				<u> </u>	├ ─
2 3 4 5 6 7 LCD3 0 1 2 3 4 5 6 6 CD3 0							-	_				-	_	-			-					
3 4 5 6 7 LCD3 0 1 2 2 3 4 5 6 LCD4 0						-	<u> </u>				-	<u> </u>		ļ			<u> </u>			<u> </u>	\vdash	₩
4 5 6 7 LCD3 0 1 2 3 4 5 6 LCD4 0								_			<u> </u>	-		ļ	<u> </u>						-	₩
5 6 7 LCD3 0 1 2 3 4 5 6 LCD4 0													L-								لـــــــا	
6 7 7 LCD3 0 1 2 3 4 5 6 LCD4 0													<u> </u>		<u> </u>			ļ			ļ	
7 LCD3 0 1 2 3 4 5 6 LCD4 0																						
LCD3 0 1 2 3 4 5 6 LCD4 0		- 1																				
1 2 3 4 5 6 LCD4 0																						L .
2 3 4 5 6 LCD4 0																						
3 4 5 6 LCD4 0	I																					
4 5 6 LCD4 0																						
5 6 LCD4 0	I																					
6 LCD4 0															<u> </u>							
LCD4 0																						
- 1																						
1 ' 1																						
2										· · · ·												
3																						
4							-									-						_
5																						
6																_						
LCD5 0																						
1																						
2						<u> </u>																
3	$\overline{}$				_																	
4	\neg																					
5																						_
6					_																	_
LCD6 0												·										\vdash
1																			_			-
2	-+					 						 	 								\vdash	+-
3	-+		-								-				<u> </u>						\vdash	
4			-									i —							 		\vdash	-
5										-				_	<u> </u>			<u> </u>	<u> </u>			₩
6													 		-				-			+-
LCD7 0	\rightarrow					-									ļ		-				 -	
1									-	-	-	-		ļ				-				\vdash
2		-+	\rightarrow			-		-		-	-		-	\vdash				_	-		\vdash	+
3	\rightarrow				⊢-			-	ļ			 			-		_	-			\vdash	₩
4						ļ				<u> </u>		ļ			ļ	<u> </u>		<u> </u>		L		
5					<u> </u>	<u> </u>				<u> </u>		<u> </u>	<u></u>	<u> </u>			L	ļ	ļ .		<u> </u>	<u> </u>
6					<u> </u>	-				-	<u> </u>		_				<u> </u>	<u> </u>	ļ		 	<u> </u>
					<u> </u>	ļ		ļ		<u> </u>			 		L		ļ	ļ	ļ			-
LCD8 0						<u> </u>	L				-			<u> </u>							\vdash	-
1						ļ								ļ			<u> </u>				 	<u> </u>
2	+				-	<u> </u>		ļ		L				L			<u> </u>	L				
3			!		3	1				1	I	ĺ	I	1	l .	1	1		L '			i
φWRITE			+		 	-		 -									-				1	
1/4 XTAL	0																					

(NOTE)
Select Display
Timing and SEGMENT
Terminal for each bit
of LCD1 ~ LCD8.
In case of Static
Driving or Output
Port, the Timing is
fixed at COM₁.

♦WRITE clock is generated when data is written into the LCD1. 1/4 XTAL is a quarter of the OSC1 clock speed. When the MCU is in standby, it becomes "Low".

 ϕ WRITE and 1/4 XTAL are available when output mode is selected. Incase of 1/3 bias 1/3 duty or static LCD, only LCD1, LCD2, and LCD3 are allowed to use.

HD68P01S0,HD68P01V05, HD68P01V07,HD68P01M0 MCU(Microcomputer Unit)

The HD68P01 is an 8-bit single chip microcomputer unit (MCU) which significantly enhances the capabilities of the HMCS6800 family of parts. It can be used in production systems to allow for easy firmware changes with minimum delay or it can be used to emulate the HD6801 for software development. It includes 128 bytes of RAM, Serial Communications Interface (SCI), parallel I/O and a three function Programmable Timer on chip, and 2048 bytes, 4096 bytes or 8192 bytes of EPROM on package. It includes an upgrade HD6800 microprocessing unit (MPU) while retaining upward source and object code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned 8 by 8 multiply with 16-bit result. The HD68P01 can function as a monolithic microcomputer or can be expanded to a 65k byte address space. It is TTL compatible and requires one +5 volt power supply. A summary of HD68P01 features includes:

FEATURES

- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatible with HD6800
- 16-bit Three-function Programmable Timer
- Applicable to All Type of EPROM

2048 bytes; HN462716

4096 bytes; HN462732 or HN462532


8192 bytes: HN482764

- 128 Bytes of RAM (64 bytes Retainable on Powerdown)
- 29 Parallel I/O and Two Handshake Control Line
- Internal Clock Generator with Divide-by-Four Output
- Full TTL Compatibility
- Full Interrupt Capability
- Single-Chip or Expandable to 65k Bytes Address Space
- Bus compatible with HMCS6800 Family


TYPE OF PRODUCTS


Type No.	Bus Timing	EPROM Type No.
HD68P01S0	1 MHz	HN462716
HD68P01V05	1 MHz	HN462532
HD68P01V07	1 MHz	HN462732
HD68P01M0	1 MHz	HN482764

Note) EPROM is not included.




■ PIN ARRANGEMENT (Top View)





■ BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	0 ~+70	°c
Storage Temperature	T _{stg}	-55 ∼ +150	°c

^{*} With respect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

lter	m	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES	.,		4.0	_	V _{cc}	V
input High Voltage	Other Inputs*	V _{IH}		2.0	_	V _{cc}	V
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	٧
	P ₄₀ ~ P ₄₇		Vin = 0 ~ 2 4V	_	_	0.5	
Input Load Current	SC ₁	l _{in}	Vin = U ~ 2.4V			0.8	mA
	EXTAL		V _{in} = 0 ~ V _{CC}	-	_	1.2	
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	$V_{in} = 0 \sim 5.25V$	_	_	2,5	μΑ
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$		$V_{in} = 0.5 \sim 2.4 V$	-	_	10	^
Leakage Current	$P_{20} \sim P_{24}$	I _{TSI}	Vin = 0.5 - 2.4V	_		100	μΑ
	$P_{30} \sim P_{37}$		$I_{LOAD} = -205 \mu A$	2.4			
Output "High" Voltage	$P_{40} \sim P_{47}$, E, SC_1 , SC_2	V _{OH}	$I_{LOAD} = -145 \mu\text{A}$	2.4	_	_	V
	Other Outputs	1	$I_{LOAD} = -100 \mu\text{A}$	2.4	_	_	
Output "Low" Voltage	All Outputs	VoL	1 _{LOAD} = 1.6 mA	-	_	0.5	٧
Darlington Drive Current	$P_{10} \sim P_{17}$	-l _{oh}	V _{out} = 1.5V	1.0	-	10.0	mA
Power Dissipation		PD		-		1200	mW
Innut Conscitous	P ₃₀ ~ P ₃₇ , P ₄₀ ~ P ₄₇ , SC ₁	_	$V_{in} = 0V$, $Ta = 25$ °C,	_		12.5	
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz	_	-	10.0	pF
Vcc Standby	Powerdown	V _{SBB}		4.0	_	5.25	V
ACC grandby	Operating	V _{SB}		4.75	_	5.25	٧
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	_	_	8.0	mA

^{*}Except Mode Programming Levels: See Figure 8.

• AC CHARACTERISTICS BUS TIMING (V_{CC} = $5.0V\pm5\%$, V_{SS} = 0V, Ta = $0\sim+70^{\circ}$ C, unless otherwise noted.)

l:	tem	Symbol	Test Condition	min	typ	max	Unit
Cycle Time	Cycle Time			1	_	10	μs
Address Strobe Pulse Width "High"		PWASH		200	_	_	ns
Address Strobe Rise	Address Strobe Rise Time			5	_	50	ns
Address Strobe Fall Time		tasf		5	-	50	ns
Address Strobe Dela	y Time	t _{ASD}		60	_	_	ns
Enable Rise Time		ter		5	-	50	ns
Enable Fall Time		t _{Ef}		5	-	50	ns
Enable Pulse Width "High" Time		PWEH		450	_	_	ns
Enable Pulse Width "Low" Time		PWEL]	450	-		ns
Address Strobe to E	nable Delay Time	tASED	1	60	_	_	ns
Address Delay Time		t _{AD}	Fig. 1	_	_	260	ns
Address Delay Time for Latch (f=1.0MHz)		t _{ADL}	Fig. 2	_	_	270	ns
Data Set-up Write Time		t _{DSW}		225	_	_	ns
Data Set-up Read Ti	me	t _{DSR}	1	80	_	_	ns
D-1-11-13 T'	Read	t _{HR}		10	_		
Data Hold Time	Write	t _{HW}		20	-	_	ns
Address Set-up Time	for Latch	tASL	1	60	-	-	ns
Address Hold Time for Latch		tAHL	1	20	-	_	ns
Address Hold Time		t _{AH}		20		_	ns
Peripheral Read Non-Multiplexed Bus		(t _{ACCN})	1	_	_	(610)	
Access Time	Access Time Multiplexed Bus		1	_	-	(600)	ns
Oscillator stabilization	on Time	t _{RC}	Fig. 11	100	-	_	ms
Processor Control Se	t-up Time	t _{PCS}	Fig. 12	200	_	_	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V ±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	_	-	ns
Delay Time, Enable Positive T to OS3 Negative Transition	t _{OSD1}	Fig. 5	_	_	350	ns	
Delay Time, Enable Positive T to OS3 Positive Transition	Fransition	t _{OSD2}	Fig. 5	_	_	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	_	_	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	tcmos	Fig. 4		_	2.0	μs
Input Strobe Pulse Width		t _{PWIS}	Fig. 6	200	-	-	ns
Input Data Hold Time	port 3	t _{IH}	Fig. 6	50	-	_	ns
Input Data Set-up Time	Port 3	t _{iS}	Fig. 6	20	-	_	ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2

TIMER, SCI TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2 t _{cyc} +200	-	-	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_	-	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4		0.6	tscyc

MODE PROGRAMMING (V_{CC} = 5.0V ±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Mode Programming Inpu	V _{MPL}			_	1.7	V	
Mode Programming Inpu	V _{MPH}		4.0	-	_	V	
RES "Low" Pulse Width		PWRSTL	Fig. 8	3.0	_		t _{cyc}
Mode Programming Set-up Time		t _{MPS}]	2.0	_	_	t _{cyc}
Mode Programming	RES Rise Time ≥ 1μs			0	-	_	ne
Hold Time	RES Rise Time < 1μs	ТМРН		100			ns




Figure 1 Expanded Multiplexed Bus Timing






Figure 2 Expanded Non-Multiplexed Bus Timing




*Port 3 Non-Latched Operation (LATCH ENABLE = 0)

Figure 3 Data Set-up and Hold Times (MPU Read)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



- (NOTE) 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC}

 - Not applicable to P₂₁
 Port 4 cannot be pulled above V_{CC}

Figure 4 Port Data Delay Timing (MPU Write)




Figure 6 Port 3 Latch Timing (Single Chip Mode)






Figure 7 Timer Output Timing




Figure 8 Mode Programming Timing




Figure 9 Bus Timing Test Loads

INTRODUCTION

The HD68P01 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the MCU's 40 pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set).

The term "port", by itself, refers to all of its associated hardware. When the port is used as a "data port" or "I/O port", it is controlled by its Data Direction Register and the programmer has direct access to its pins using the port's Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit.

The Microprocessor Unit (MPU) is an enhanced HD6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the HD6800. The programming model is depicted in Figure 10 where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the HMCS6800 instruction set are shown in Table 8.

The basic difference between the HD6801 and the HD68P01 is that the HD6801 has an on-chip ROM while the HD68P01 has

an on-package EPROM. The HD68P01 is pin and code compatible with the HD6801 and can be used to emulate the HD6801, allowing easy software development using the on-package EPROM. Software developed using the HD68P01 can then be masked into the HD6801 ROM.




Figure 10 HD68P01 Programming Model



■ INTERRUPTS

The MCU supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt ($\overline{NM1}$) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register's 1-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts, there are two types: $\overline{IRQ_1}$ and $\overline{IRQ_2}$. The Programmable Timer and Serial Communications Interface use an internal $\overline{IRQ_2}$ interrupt line, as shown in BLOCK DIAGRAM. External devices (and $\overline{IS3}$) use $\overline{IRQ_1}$. An $\overline{IRQ_1}$ interrupt is serviced before $\overline{IRQ_2}$ if both are pending.

All $\overline{IRQ_2}$ interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order where each is vectored to a separate location. All MCU interrupt vector locations are shown in Table 1.

The Interrupt flowchart is depicted in Figure 13 and is common to every MCU interrupt excluding Reset. The Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is

set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RES timing is illustrated in Figure 11 and 12.

Table 1 MCU Interrupt Vector Locations

MSB	LSB	Interrupt
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĪRQ ₁ (or IS3)
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)




Figure 11 Interrupt Sequence




Figure 12 Reset Timing






Figure 13 Interrupt Flowchart

■ FUNCTIONAL PIN DESCRIPTIONS

 V_{CC} and V_{SS}
 V_{CC} and V_{SS} provide power to a large portion of the MCU. The power supply should provide +5 volts (±5%) to V_{CC}, and VSS should be tied to ground. Total power dissipation (including V_{CC} Standby), will not exceed P_D milliwatts.

V_{CC} Standby

V_{CC} Standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts (±5%) and must reach VSB volts before RES reaches 4.0 volts. During powerdown, V_{CC} Standby must remain above V_{SBB} (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed ISBB.

It is typical to power both V_{CC} and V_{CC} Standby from the same source during normal operation. A diode must be used between them to prevent supplying power to V_{CC} during powerdown operation. V_{CC} Standby should be tied to either ground or V_{CC} in Mode 3.




Figure 14 Battery Backup for V_{CC} Standby

RAM Control Register (\$14)

The RAM Control Register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during powerdown operation. It is intended that RAME be cleared and STBY PWR be set as part of a powerdown procedure.

RAM Control Register							
_ 7	6	5	4	3	2	1	0
STBY PWR	RAME	х	х	х	х	х	х

Bit 0~5 Not Used Bit 6 RAME

RAM Enable. This Read/Write bit can be used to remove the entire RAM from the internal memory map, RAME is set (enabled) during Reset provided standby power is available on the positive edge of RES. If RAME is clear, any access to a RAM address is external. If RAME is set and not in Mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a Read/Write status bit which is cleared whenever V_{CC} Standby decreases below VSBB (min). It can be set only by software and is not affected by RES.

XTAL and EXTAL

These two input pins interface either a crystal or TTL com-

patible clock to the MCU's internal clock generator. Divide-byfour circuitry is included which allows use of the inexpensive 3.58 MHz Color Burst TV crystals. A 22 pF capacitor is required from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL may be driven with an external TTL compatible clock with a duty cycle of 50% (±10%) with XTAL connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator or a ceramic resonator operated in parallel resonance mode in the frequency range specified for 3.2 ~ 4 MHz. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals and ceramic resonators and nominal crystal parameters are shown in Figure 15.

RES

This input is used to reset the MCU's internal state and provide an orderly startup procedure. During powerup, RES must be held below 0.8 volts: (1) at least t_{RC} after V_{CC} reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until V_{CC} Standby reaches 4.75 volts. \overline{RES} must be held low at least three E-cycles if asserted during powerup operation.

When a "High" level is detected, the MCU does the following:

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- 3) The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set; must be cleared before the MPU can recognize maskable interrupts.

E (Enable)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divide-byfour result of the MCU input frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

NMI (Non-Maskable Interrupt)

An NMI negative edge request an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD, transferred to the Program Counter and instruction execution resumes. \overline{NMI} typically requires a 3.3 k Ω (nominal) resistor to V_{CC}. There is no internal NMI pullup resistor. NMI must be held low for at least one E-cycle to be recognized under all conditions.

• IRQ1 (Maskable Interrupt Request 1)

IRQ₁ is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MCU will begin an interrupt sequence. Finally, a vector is fetched from \$FFF8 and \$FFF9, transferred to the Program Counter, and instruction execution is resumed.

 \overline{IRQ}_1 typically requires an external 3.3 k Ω (nominal) resistor to V_{CC} for wire-OR application. IRQ₁ has no internal pullup resistor.



SC₁ and SC₂ (Strobe Control 1 and 2)

The function of SC_1 and SC_2 depends on the operating mode. SC_1 is configured as an output in all modes except single chip mode, whereas SC_2 is always an output. SC_1 and SC_2 can drive one Schottky load and 90 pF.

SC₁ and SC₂ in Single Chip Mode

In Single Chip Modes, SC_1 and SC_2 are configured as an input and output, respectively, and both function as Port 3 control lines, SC_1 functions as $\overline{IS3}$ and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with $\overline{IS3}$ are controlled by Port 3's Control and Status Register and are discussed in Port 3's description. If unused, $\overline{IS3}$ can remain unconnected.

 $\overline{SC_2}$ is configured as $\overline{OS3}$ and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in Port 3's Control and Status Register. The strobe is generated by a read (OSS= 0) or write (OSS = 1) to Port 3's Data Register. $\overline{OS3}$ timing is shown in Figure 5.

SC₁ and SC₂ in Expanded Non-Multiplexed Mode


In the Expanded Non-Multiplexed Mode, both SC_1 and SC_2 are configured as outputs. SC_1 functions as Input/Output Select (\overline{IOS}) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC₂ is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.


SC₁ and SC₂ in Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC_1 and SC_2 are configured as outputs. SC_1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 20.

SC₂ is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.



(a) Nominal Recommended Crystal Parameters



(b) Oscillator Stabilization Time (tRC)

Figure 15 Oscillator Characteristics



PORTS

There are four I/O ports on the MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause the I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address		
I/O Port 1	\$0002	\$0000		
I/O Port 2	\$0003	\$0001		
I/O Port 3	\$0006	\$0004		
I/O Port 4	\$0007	\$0005		

P₁₀~P₁₇ (Port 1)

Port 1 is a mode independent 8-bit I/O port where each line is an input or output as defined by its Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by $\overline{\text{RES}}$. Unused lines can remain unconnected.

P₂₀~P₂₄ (Port 2)

Port 2 is a mode independent 5-bit I/O port where each line is configured by its Data Direction Register. During \overline{RES} , all lines are configured as inputs. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF or CMOS devices using external pullup resistors. P_{20} , P_{21} and P_{22} must always be connected to provide the operating mode. If lines P_{23} and P_{24} are unused, they can remain unconnected.

 P_{20} , P_{21} , and P_{22} provide the operating mode which is latched into the Program Control Register on the positive edge of \overline{RES} . The mode may be read from Port 2 Data Register as shown where PC2 is latched from pin 10.

Port 2 also provides an interface for the Serial Communications Interface and Timer. Bit 1, if configured as an output, is dedicated to the timer's Output Compare function and cannot be used to provide output from Port 2 Data Register.

Port 2 Data Register

 7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

• P₃₀~P₃₇ (Port 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

Port 3 in Single-Chip Mode

Port 3 is an 8-bit I/O port in Single-Chip Mode where each line is configured by its Data Direction Register. There are also

two lines, $\overline{1S3}$ and $\overline{OS3}$, which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and available only in Single-Chip Mode: (1) Port 3 input data can be latched using $\overline{1S3}$ as a control signal, (2) $\overline{OS3}$ can be generated by either an MPU read or write to Port 3's Data Register, and (3) an $\overline{1RQ_1}$ interrupt can be enabled by an $\overline{1S3}$ negative edge. Port 3 latch timing is shown in Figure 6.

Port 3 Control and Status Register

			_
IS3 Flag IRQ1 Enable X OSS Latch Enable X	×	x	\$000F

Bit 0~2

Bit 3

Not used.

LATCH ENABLE. This bit controls the input latch for Port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of Port 3's Data Register. LATCH ENABLE is cleared by RES.

Bit 4

OSS (Output Strobe Select). This bit determines whether OS3 will be generated by a read or write of Port 3's Data Register.

read or write of Port 3's Data Register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is cleared by RES.

Bit 5 Not used.

Bit 6

IS3 IRQ₁ ENABLE. When set, an IRQ₁ interrupt will be enabled whenever IS3

FLAG is set; when clear, the interrupt is inhibited. This bit is cleared by RES.

Bit 7

IS3 FLAG. This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by a read or write to Port 3's Data Register or by RES.

Port 3 in Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus $(D_0 \sim D_7)$ in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC_2) and clocked by E (Enable).

Port 3 in Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address $(A_0 \sim A_7)$ and data bus $(D_0 \sim D_7)$ in Expanded Multiplexed Mode where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent potential bus conflicts.

P40~P47 (Port 4)

Port 4 is configured as an 8-bit I/O port, address outputs, or data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

Port 4 in Single Chip Mode

In Single Chip Mode, Port 4 functions as an 8-bit I/O port where each line is configured by its Data Direction Register.

Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

Port 4 in Expanded Non-Multiplexed Mode

Port 4 is configured from RES as an 8-bit input port where its Data Direction Register can be written to provide any or all of address lines, A₀ to A₇. Internal pullup resistors are intended to pull the lines high until its Data Direction Register is configured.

Port 4 in Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A_8 to A_{15} . In Mode 6, the port is configured from RES as an 8-bit parallel input port where its Data Direction Register can be written to provide any or all of address lines, A_8 to A_{15} . Internal pullup resistors are intended to pull the lines high until its Data Direction Register is configured where bit 0 controls A_8 .

■ OPERATING MODES

The MCU provides eight different operating modes which are selectable by hardware programming and referred to as Mode 0 through Mode 7. The operating mode controls the memory map, configuration of Port 3, Port 4, SC_1 , SC_2 , and the physical location of interrupt vectors.

Fundamental Modes

The MCU's eight modes can be grouped into three fundamental modes which refer to the type of bus it supports: Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed. Single chip modes include 4 and 7, Expanded Non-Multiplexed mode 5 and the remaining five are Expanded Multiplexed modes. Table 3 summarizes the characteristics of the operating modes.

Single Chip Modes (4, 7)

In Single-Chip Mode, the MCU's four ports are configured as parallel input/output data ports, as shown in Figure 16. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. In addition to other peripherals, another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 17.

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the ROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is Reset and then programmed into Mode 4, execution will begin at \$XXFE:XXFF. Mode 5 can be irreversibly entered from Mode 4 without going through Reset by setting bit 5 of Port 2's Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

Expanded Non-Multiplexed Mode (5)

A modest amount of external memory space is provided in the Expanded Non-Multiplexed Mode while retaining significant on-chip resources. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to Port 4's Data Direction Register. Stated alternatively, any combination of A_0 to A_7 may be provided while retaining the remainder as input data lines. Internal pull-

up resistors are intended to pull Port 4's lines high until it is configured.

Figure 18 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directly with HMCS6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. \overline{100}{100} provides an address decode of external memory (\$100-\$1FF) and can be used similarly to an address or chip select line.

Table 3 Summary of HD6800 Operating Modes

Common to all Modes:

Reserved Register Area

Port 1 Port 2 Programmable Timer Serial Communication Interface Single Chip Mode 7 128 bytes of RAM; 2048 bytes of ROM Port 3 is a parallel I/O port with two control lines Port 4 is a parallel I/O port SC₁ is Input Strobe 3 (IS3) SC₂ is Output Strobe 3 (OS3) **Expanded Non-Multiplexed Mode 5** 128 bytes of RAM; 2048 bytes of ROM 256 bytes of external memory space Port 3 is an 8-bit data bus Port 4 is an input port/address bus SC₁ is Input/Output Select (IOS) SC_2 is read/write (R/\overline{W}) Expanded Multiplexed Modes 1, 2, 3, 6 Four memory space options (65k address space): (1) No internal RAM or ROM (Mode 3) (2) Internal RAM, no ROM (Mode 2) (3) Internal RAM and ROM (Mode 1) (4) Internal RAM, ROM with partial address bus (Mode 6) Port 3 is a multiplexed address/data bus Port 4 is an address bus (inputs/address in Mode 6) SC₁ is Address Strobe (AS) SC₂ is Read/Write (R/W) Test Modes 0 and 4 Expanded Multiplexed Test Mode 0

Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

May be used to test RAM and ROM

Single Chip and Non-Multiplexed Test Mode 4

In the Expanded-Multiplexed Modes, the MCU has the ability to access a 65k bytes memory space. Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS) and the data bus valid while E is high. In Modes 0 to 3, Port 4 provides address lines A_8 to A_{15} . In Mode 6, however, Port 4 is configured during RES as data port inputs and the Data Direction Register can be changed to provide any combination of address lines, A_8 to A_{15} . Stated alternatively, any subset of A_8 to A_{15} can be provided while retaining the remainder as input data lines. Internal pullup resistors are intended to pull Port 4's lines high until software configures the port.

(1) May be changed to Mode 5 without going through Reset

(2) May be used to test Ports 3 and 4 as I/O ports

Figure 19 depicts a typical configuration for the Expanded-Multiplexed Modes. Address Strobe can be used to control a transparent D-type latch to capture addresses A_0 to A_7 , as shown in Figure 20. This allows Port 3 to function as a Data Bus when E is high.

In Mode 0, the Reset vector is external for the first two E-cycles after the positive edge of \overline{RES} and internal thereafter. In

addition, the internal and external data buses are connected and there must be no memory map overlap to avoid potential bus conflicts. Mode 0 is used primarily to verify the ROM pattern and monitor the internal data bus with the automated test equipment.




Figure 16 Single Chip Mode

Single Chip Dual Processor Configuration




Figure 18 Expanded Non-Multiplexed Configuration




Figure 19 Expanded Multiplexed Configuration






Figure 20 Typical Latch Arrangement

Programming The Mode

The operating mode is programmed by the levels asserted on P₂₂, P₂₁, and P₂₀ which are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RES. The operating mode may be read from Port 2 Data Register as shown below, and programming levels and timing must be met as shown in Figure 8. A brief outline of the operating modes is shown in Table 4.

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 21 may be used: otherwise, three-state buffers can be used to provide isolation while programming the mode.

			Port 2	2 Data	Regis	ter		
7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

Table 4 Mode Selection Summary

Mode	P ₂₂ (PC2)	P ₂₁ (PC1)	P ₂₀ (PCO)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	1		i		Single Chip
6	Н	Н	L	ı	1	ı	MUX(5, 6)	Multiplexed/Partial Decode
5	Н	L	Н	ī	ī	1	NMUX(5, 6)	Non-Multiplexed/Partial Decode
4	Н	L	L	J(2)	J(1)	ı	ı	Single Chip Test
3	L	Н	Н	E	E	E	MUX ⁽⁴⁾	Multiplexed /No RAM or ROM
2	L	Н	L	E	1	E	MUX ⁽⁴⁾	Multiplexed /RAM
1	L	L	Н	ı		E	MUX ⁽⁴⁾	Multiplexed/RAM & ROM
0	L	L	L	ī		Į(3)	MUX ⁽⁴⁾	Multiplexed Test

Legend:

- I Internal
- E External
- MUX Multiplexed
- NMUX Non-Multiplexed
- L Logic "0"
- H Logic "1"
- - (1) Internal RAM is addressed at \$XX80
 - (2) Internal ROM is disabled
 - (3) RES vector is external for 2 cycles after RES goes high
 - (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0, 1, 2, and 3
 - (5) Addresses associated with Port 3 are considered external in Modes 5 and 6
 - (6) Port 4 default is user data input; address output is optional by writing to Port 4 Data Direction Register





Figure 21 Recommended Circuit for Mode Selection



	1	rut	h T	able		
Contr	ol le	npu	t	0-	Swit	- h
Inhibit	s	elec	t	Un	SWIT	cn
Innibit	С	В	Α	HD	1405	3B
0	0	0	0	Z ₀	Yo	X ₀
0	0	0	1	Z ₀	Y ₀	X_1
0	0	1	0	Z ₀	Υ1	X ₀
0	0	1	1	Z ₀	Yı	X_1
0	1	0	0	Zı	Yo	X ₀
0	1	0	1	Z ₁	Y ₀	X_1
0	1	1	0	Zı	Yı	Χo
0	1	1	1	Zi	Yı	x_1
1	X	X	×		_	

Figure 22 HD14053B Multiplexers/Demultiplexers

MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. The HD68P01 provides 8k byte address space for EPROM, but the maps differ in EPROM types as follows.

1) HN462716 (a 2k byte ROM)

In order to support the HD6801SO, EPROM of the HD68P01SO must be located at \$F800-\$FFFF.

2) HN462532, HN462732 (a 4k byte ROM)

In order to support the HD6801V0 EPROM of the HD68P01V05 and the HD68P01V07 must be located at \$F000-\$FFFF.

3) HN482764 (a 8k byte ROM)

The HD68P01M0 can provide up to 8k byte address space using HN482764 instead of HN462732. In this case, EPROM of the HD68P01M0 is located at \$E000-\$FFFF.

A memory map for each operating mode is shown in Figure 23. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 5, with exceptions as indicated.

Table 5 Internal Register Area

Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register***	04*
Port 4 Data Direction Register***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA
Output Compare Register (High Byte)	OB
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Port 3 control and Status Register	0F*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No $\overline{\text{IOS}}$)

^{**} External addresses in Modes 0, 1, 2, 3

^{*** 1 =} Output, 0 = Input




Figure 23 HD68P01 Memory Maps




Figure 23 HD68P01 Memory Maps (Continued)




Figure 23 HD68P01 Memory Maps (Continued)




Figure 23 HD68P01 Memory Maps (Continued)

PROGRAMMABLE TIME

The Programmable Timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the Timer is shown in Figure 24.

Counter (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (Enable). It is cleared during RES and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI's internal bit rate clock. TOF is set whenever the counter contains all 1's

Output Compare Register (\$0B:0C)

The Output Compare Register is a 16-bit Read/Write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E-cycle. When a match is found, OCF is set and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P₂₁ and the Output Compare Register and OLVL can then be changed for the next compare. The function is inhibited for one cycle after a write to its high byte of the Compare Resister (\$0B) to ensure a valid compare.

The Output Compare Register is set to \$FFFF by RES.

Input Capture Register (\$0D: 0E)

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always senses P_{20} even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

Timer Control and Status Register (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable while bits 0~4 can be written. The three most significant bits provide the timer's status and indicate if:

- · a proper level transition has been dtected,
- a match has been found between the free-running counter and the output compare register, and
- · the free-running counter has overflowed.

Each of the three events can generate an \overline{IRQ}_2 interrupt and is controlled by an individual enable bit in the TCSR.





Figure 24 Block Diagram of Programmable Timer

Timer Control and Status Register (TCSR)



Bit 0 OLVL Output level. OLVL is clocked to the output level register by a successful output compare and will appear at P₂₁ if Bit 1 of Port 2's Data Direction Register is set. It is cleared by RES.

Bit 1 IEDG Input Edge. IEDG is cleared by RES and controls which level transition will trigger a counter transfer to the Input Capture Register:

IEDG = 0 Transfer on a negative-edge IEDG = 1 Transfer on a positive-edge.

Bit 2 ETOI Enable Timer Overflow Interrupt. When set, an \overline{IRQ}_2 interrupt is enabled for a timer overflow; when clear, the interrupt is inhibited. It is cleared by \overline{RES} .

Bit 3 EOCI

Enable Output Compare Interrupt. When set, an IRQ₂ interrupt is enabled for an output compare; when clear, the interrupt is inhibited. It is cleared by RES.

Bit 4 EICI Enable Input Capture Interrupt. When set, an IRQ₂ interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared by RES.

Bit 5 TOF

Timer Overflow Flag. TOF is set when the counter contains all 1's. It is cleared by reading the TCSR (with TOF set) followed by the counter's high byte (\$09), or by RES.

Bit 6 OFC

Output Compare Flag. OCF is set when the Output Compare Register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$OC), or by RES.

Bit 7 ICF Input Capture Flag. ICF is set to indicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or by RES.

■ SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with a data format and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data format is standard mark/space (NRZ) and provides one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

Wake-Up Feature

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive 1's or by RES. Software must provide for the required idle string between consecutive messages and prevent it within messages.

• Programmable Options

The following features of the SCI are programmable:

format: Standard mark/space (NRZ)

- · clock: external or internal bit rate clock
- Baud (or bit rate): one of 4 per E-clock frequency, or external bit rate (X8) input
- · wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to $P_{2\,2}$
- Port 2 (bit 3, 4): dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Registers

The Serial Communications Interface includes four addressable registers as depicted in Figure 25. It is controlled by the Rate and Mode Control Register and the Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.




Figure 25 SCI Registers

Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P_{22} . The register consists of four write-only bits which are cleared by \overline{RES} . The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

Rate and Mode Control Register (RMCR)

7	6	5	4	3	_2	1	0	_
х	×	х	x	CC1	CCO	SS1	SS0	\$0010

Bit 1: Bit 0 SS1: SSO Speed Select. These two bits select the Baud when using the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates

for three selected MCU frequencies.

Bit 3: Bit 2 CC1:CCO Clock Control Select. These two bits select the serial clock source. If CC1 is set, the DDR value for P₂₂ is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the clock source, and use of P₂₂.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P_{22} at eight times (8×) the desired bit rate, but not greater than E, with a duty cycle of 50% (± 10%). If CC1:CC0 = 10, the internal bit rate clock is provided at P_{22} regardless of the values for TE or RE.

(Note) The source of SCI internal bit rate clock is the timer's free running counter. An MPU write to the counter can disturb serial operations.

Transmit/Receive Control and Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by \overline{RES} .

Transmit/Receive Control and Status Register (TRCSR)

7	6	5	4_	3	2	1	0	
RDR	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$0011

Bit 0 WU

"Wake-up" on Idle Line. When set, WU enables the wake-up function; it is cleared by ten consecutive 1's or by \overline{RES} . WU will not set if the line is idle.

Bit 1 TE

Transmit Enable. When set, P_{24} DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P_{24}

and a preamble of nine consecutive 1's is trans-

mitted. TE is cleared by RES.

Bit 2 TIE Transmit Interrupt Enable. V

Transmit Interrupt Enable. When set, an \overline{IRQ}_2 interrupt is enabled when TDRE is set; when clear, the interrupt is inhibited. TE is cleared by

RES.

Bit 3 RE

Receive Enable. When set, P23's DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared by

RES.

Bit 4 RIE

Receiver Interrupt Enable. When set, an \overline{IRQ}_2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is

cleared by RES.

Bit 5 TDRE

Transmit Data Register Empty. TDRE is set when the Transmit Data Register is transferred to the output serial shift register or by RES. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register. Additional data will be transmitted only if TDRE has been cleared.

has been cleared.

Bit 6 ORFE

Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the Receiver Data Register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the value of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun or framing error condition. ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data Register, or by RES.

Bit 7 RDRF

DRF Receive Data Register Full. RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the Receive Data Register, or by RES.

Table 6 SCI Bit Times and Rates

		XTAL	2.4576 MHz	4.0 MHz
SS1	: SSO	E	614.4 kHz	1.0 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud
0	1	E ÷ 128	208μs/4,800 Baud	128µs/7812.5 Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud

Table 7 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	_	_	-	**	**
0 1	NRZ	Internal	Not Used	**	**
1 0	NRZ	Internal	Output*	**	**
1 1	NRZ	External	Input	**	**

^{*} Clock output is available regardless of values for bits RE and TE.

^{**} Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Internally Generated Clcok

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1X the bit rate and will have a rising edge at mid-bit.

• Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11.
- the external clock must be set to 8 times (X8) the desired hand rate and
- · the maximum external clock frequency is 1.0 MHz.

Serial Operations

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then to the Transmit/Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit operations

The transmit operation is enabled by TE in the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P₂₄ and the serial output by first transmitting to a ten-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or
- if a byte has been written to the Transmit Data Register (TDRE = 0), it is transferred to the output serial shift register and transmission will begin.

During the transfer itself, the start bit (0) is first transmitted.

Then the 8 data bits (beginning with bit 0) followed by the stop bit (1), are transmitted. When the Transmitter Data Register has been emptied, the TDRE flag bit is set.

If the MCU fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operations

The receive operation is enabled by RE which configures P_{23} . The receive operation is controlled by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and ORFE is set. If the tenth bit is a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the MCU responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cieared.

INSTRUCTION SET

The HD68P01 is upward source and object code compatible with the HD6800. Execution times of key instructions have been reduced and several new instructions have been added, including hardware multiply. A list of new operations added to the HD6800 instruction set is shown in Table 8.

In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the Program Counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

Table 8 New Instructions

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD	Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit
BRN	Branch Never
LDD	Loads double accumulator from memory
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply; multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator



Programming Model

A programming model for the HD68P01 is shown in Figure 10. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

Program Counter

The program counter is a 16-bit register which always points to the next instruction.

Stack Pointer

The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

Index Register

The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators

The MCU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers

The condition code register indicates the results of an instruction and includes the following five condition bits: Negative (N), Zero (Z), Overflow (V), Carry/Borrow from MSB (C), and Half Carry from bit 3 (H). These bits are testable by the conditional branch instruction. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, b6 and b7 are read as ones.

Addressing Modes

The MCU provides six addressing modes which can be used to reference memory. A summary of addressing modes for all instructions is presented in Table 9, 10, 11, and 12 where execution times are provided in E-cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E-cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in Figure 26.

Immediate Addressing

The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

Direct Addressing

The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

Extended Addressing

The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

Indexed Addressing

The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions.

Table 9 Index Register and Stack Manipulation Instructions

					١.	: <u>.</u>		١.			ļ				_1:_		Boolean/	C	one	1. C	ode	Re	g.
Pointer Operations	Mnemonic	""	nme	ea .	"	irec	τ	"	nde:	×		ten	a	1111	plie	u	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	z	٧	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M: M + 1	•	•	‡	‡	‡	‡
Decrement Index Reg	DEX					Γ			T					09	3	1	$X - 1 \rightarrow X$	•	•	•	\$	•	•
Decrement Stack Pntr	DES			Г			Γ							34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	3	1	X + 1 → X	•	•	•	‡	•	•
Increment Stack Pntr	INS	1					T	ļ						31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	ΕE	5	2	FE	5	3				$M \rightarrow X_H, (M+1) \rightarrow X_L$	•	•	‡	‡	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	‡	\$	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	‡	‡	R	•
Store Stack Pntr	STS			Γ	9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	‡	‡	R	•
Index Reg → Stack Pntr	TXS													35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	3	1	$B + X \rightarrow X$	•	•	•	•	•	•
Push Data	PSHX								Γ	_				3C	4	1	X _L → M _{SP} , SP -1 → SP	•	•	•	•	•	•
				1				1									X _H → M _{SP} , SP - 1 → SP						
Pull Data	PULX													38	5	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	•
																	SP + 1 → SP, M _{SP} → X _L						

The Condition Code Register notes are listed after Table 12.



Implied Addressing

The operand(s) are registers and no memory reference is required. These are single byte instructions.

Relative Addressing

Relative addressing is used only for branch instructions. If

the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of -126 to 129 bytes from the first byte of the instruction. These are two byte instructions.

Table 10 Accumulator and Memory Instructions

Accumulator and	Mnemonic	-	me	d		irec	t		de	-		ten	d	-	plie	, —	Boolean Expression		on	1. C	_		eg
Memory Operations	Willemonic	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	Doolean Expression	Н	Ī	N	Z	V	4
Add AcmItrs	ABA	1		L		L		<u> </u>			L	L		1B	2	1	$A + B \rightarrow A$	\$	•	1	1	1	:] :
Add B to X	ABX												Ĺ	3A	3	1	$B + X \rightarrow X$	•	•	•	•	•	1
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				$A + M + C \rightarrow A$	\$	•	1	\$	1	: [:
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		Ī		$B + M + C \rightarrow B$	\$	•	\$	\$	1	; [:
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	ВВ	4	3				$A + M \rightarrow A$	1	•	\$	\$	1	; :
	ADDB	СВ	2	2	DB	3	2	EВ	4	2	FB	4	3				B + M → A	1	•	1	1	1	;] :
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3				D + M:M + 1 → D	•	•	1	1	1	: :
And	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3				$A \cdot M \rightarrow A$	•	•	\$	\$	R	1
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B · M → B	•	•	\$	\$	R	1
Shift Left, Arithmetic	ASL			Γ		T		68	6	2	78	6	3					•	•	\$	\$	1	7
	ASLA													48	2	1		•	•	\$	\$	1	
	ASLB	1	T										T	58	2	1		•	•	1	\$	1	;
Shift Left Dbl	ASLD		1			<u> </u>			T	\vdash	\vdash	\vdash	1	05	3	1		•	•	\$	1	1	
Shift Right, Arithmetic	ASR	T					Π	67	6	2	77	6	3					•	•	1	1	-	-
	ASRA	t	T			\vdash			1		<u> </u>	T	1	47	2	1		•	•	\$	1	-	_
	ASRB	T	T	\vdash		†	\vdash	 	T	\vdash		\vdash	t	57	2	1		•	•	\$	\$	-+ <u>-</u>	-
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3	<u> </u>	\vdash	-	A·M	•	•	\$	\$	_	-
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3	 	1-	-	B · M	•	•	\$	\$	~+	-
Compare Acmitrs	CBA	1	╁	+-		 -	+-		t	-	1	H	广	11	2	1	A - B		•	\$	1	+-	-
Clear	CLR	+	1	†		╁─		6F	6	2	7F	6	3	' '	<u> </u>	<u> </u>	00 → M	•	•	R	s	-	_
Cital	CLRA	 	╁	\vdash		╁─	\vdash	<u> </u>	۲	<u> </u>	 ``	۲	+	4F	2	1	00 → A	•	-	R	s		-+
	CLRB	 	╁╴	╁╌	-	├	╁	 	-	┢╌	 	⊢	+-	5F	2	1	00 → B	+	•	R	s	+	-
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	31	-	-	A - M	•	-	\$	\$	-	-
Compare	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3		┝	-	B - M	-		1	*	-	-
1/2 (2		C1	2	2	וטו	3	2		+			+	+	-	-				+-	+·-	÷	+-	-
1's Complement	СОМ	├	├	├	<u> </u>	-	├	63	6	2	73	6	3	40	-	-	M→M	•	•	\$	\$	-	-
	COMA	╁	├	├		-	-	├	⊬	-	├	╁	┼	43	2	1	Ā→A	•	•	\$	\$	-	\rightarrow
	СОМВ		⊢	-	-	-	-	-	├	├-		⊢	-	53	2	1	B→B	•	•	1	\$	-+-	-
Decimal Adj, A	DAA	-	├-	ļ		 	1_	ļ	<u> </u>	-	ļ	Ļ	 	19	2	1	Adj binary sum to BCD	•	•	\$	\$	-+-	-+-
Decrement	DEC	<u> </u>	╙	-		├		6A	6	2	7A	6	3	<u> </u>	L-		M - 1 → M	•	•	\$	\$	_	-+-
	DECA	 	ļ	ļ		-	├ -	<u> </u>	_	<u> </u>	-	L	1	4A	2	1	A - 1 → A	•	•	\$	1	-+-	-+-
	DECB	 	<u> </u>	<u> </u>		ļ_	-	<u> </u>	ļ.,	<u> </u>	l	<u> </u>	 	5A	2	1	B - 1 → B	•	•	\$	\$		-
Exclusive OR	EORA	88	2	2	98	3	-	A8	4	2	88	4	3		-		$A \oplus M \rightarrow A$	•	•	\$	1	_	-+-
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	<u> </u>	ļ		B⊕M→B	•	•	\$	\$		
Increment	INC	ļ	L	↓_	Ĺ	_	<u> </u>	6C	6	2	7C	6	3		_		M + 1 → M	•	•	1	1	_	-
	INCA	ļ		L_		<u> </u>	_	L	<u> </u>		<u> </u>	_	↓_	4C	2	1	A + 1 → A	•	•	\$	\$	-	-
	INCB	<u> </u>	┖	<u> </u>		_			_	L	<u> </u>	L	_	5C	2	1	B + 1 → B	•	•	\$	1		-
Load Acmitrs	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3				$M \rightarrow A$	•	•	\$	1		-
·	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	L	L		M→B	•	•	\$	\$	-	4
Load Double	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3		L		M:M + 1 → D	•	•	\$	\$	R	1
Logical Shift, Left	LSL	<u> </u>	L	L				68	6	2	78	6	3	<u></u>	L			•	•	\$	1	1	-
	LSLA		L					L	L			L	1 .	48	2	1		•	•	\$	\$		-
	LSLB					Ĺ				Ĺ		Ĺ		58	2	1		•	•	\$	1	‡	
	LSLD											L		05	3	1		•	•	\$	\$	\$: [
Shift Right, Logical	LSR							64	6	2	74	6	3					•	•	R	\$	1	
	LSRA			Γ		Г				Γ		Γ		44	2	1		•	•	R	\$	1	:
	LSRB			T		1	T							54	2	1	· · · · · · · · · · · · · · · · · · ·	•	•	R	\$	-	-
	LSRD	1		1		Ι_				T-	1		1	04	3	1		•	•	R	\$	_	-

(Continued)

Table 10 Accumulator and Memory Instructions (Continued)

Accumulator and	Mnemonic	Im	me	d	Di	rec	t	In	dex	•	Ex	ten	d	Im	plie	d	Boolean Expression	С	one	d.C	ode	Re	g.
Memory Operations	Willemonic	OP	~	#	OP	~	#	OP	~	#	ΟP	~	#	OP	~	#	Boolean Expression	Н	١	N	Z	V	C
Multiply	MUL													3D	10	1	AXB→D	•	•	•	•	•	1
2's Complement	NEG							60	6	2	70	6	3				00 - M → M	•	•	1	\$	\$	1
(Negate)	NEGA													40	2	1	00 - A → A	•	•	\$	\$	\$	1
	NEGB													50	2	1	00 - B → B	•	•	1	\$	\$	1
No Operation	NOP		П											01	2	1	PC + 1 → PC	•	•	•	•	•	•
Inclusive OR	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3				A+M→A	•	•	\$	\$	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M → B	•	•	1	\$	R	•
Push Data	PSHA		Π											36	3	1	A → Stack	•	•	•	•	•	•
	PSHB													37	3	1	B → Stack	•	•	•	•	•	•
Pull Data	PULA			П								T-		32	4	1	Stack → A	•	•	•	•	•	•
	PULB													33	4	1	Stack → B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3					•	•	\$	\$	\$	1
	ROLA													49	2	1		•	•	1	1	1	1
	ROLB		1						1	Γ.				59	2	1		•	•	1	\$	\$	1
Rotate Right	ROR						1	66	6	2	76	6	3	1				•	•	\$	1	\$	\$
	RORA													46	2	1		•	•	1	\$	\$	1
	RORB											1		56	2	1		•	•	\$	1	\$	1
Subtract Acmitr	SBA												1	10	2	1	A - B → A	•	•	\$	1	\$	1
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3				A - M - C → A	•	•	1	\$	\$	1
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C → B	•	•	\$	1	\$	1
Store Acmitrs	STAA				97	3	2	A7	4	2	B7	4	3				A→M	•	•	1	1	R	
	STAB	<u> </u>	 	T	D7	3	2	E7	4	2	F7	4	3		-	 Τ	$B \rightarrow M$	•	•	\$	1	R	•
	STD				DD	4	2	ED	5	2	FD	5	3				D → M:M + 1	•	•	1	1	R	
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3			_	$A - M \rightarrow A$	•	•	\$	1	\$	1
	SUBB	CO	2	2	DO	3	2	EO	4	2	FO	4	3	 		\Box	B - M → B	•	•	1	\$	\$	1
Subtract Double	SUBD	83	4	3	93	5	2	A3	6	2	ВЗ	6	3		_		D - M:M + 1 → D	•	•	1	1	\$	1
Transfer Acmitr	TAB	T -		<u> </u>			1		1		1	1		16	2	1	A→B	•	•	\$	\$	R	•
	TBA	T	1	t		\vdash	 			\vdash		1	-	17	2	1	B → A	•	•	1	\$	R	•
Test, Zero or Minus	TST	\vdash	 	H			1	6D	6	2	7D	6	3		r	-	M - 00	•	•	1	\$	R	F
.,	TSTA	 	T	<u> </u>		I^-	1	-	† <u> </u>	<u> </u>	-	 		4D	2	1	A - 00	•	•	1	1	R	F
	TSTB	 	+-			\vdash	 	_	 -	+		1	\vdash	5D	2	1	B - 00		•	1	\$	R	F

The Condition Code Register notes are listed after Table 12.

Table 11 Jump and Branch Instructions

		_ n	rec		Rel			۱.,	dex	,		ten	4		plie	,		С	onc	I. C	ode	Re	g.
Operations	Mnemonic		iiec		ne	ativ		111	uez			1611	u 	1111	pne	<u> </u>	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	T	N	Z	٧	(
Branch Always	BRA				20	3	2										None	•	•	•	•	•	•
Branch Never	BRN				21	3	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC				24	3	2										C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS				25	3	2										C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ				27	3	2										Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE				2C	3	2										N + V = 0	•	•	•	•	•	•
Branch If > Zero	BGT				2E	3	2										Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні				22	3	2										C + Z = 0	•	•	•	•	•	•
Branch If Higher or Same	BHS				24	3	2										C = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE				2F	3	2										Z + (N + V) = 1	•	•	•	•	•	•
Branch If Carry Set	BLO				25	3	2										C = 1	•	•	•	•	•	1
Branch If Lower Or Same	BLS				23	3	2					-	Γ				C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT		<u> </u>		2D	3	2					1			Ī		N + V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ				2B	3	2										N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE			T	26	3	2								1		N = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC				28	3	2										V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS		Ī		29	3	2										V = 1	•	•	•	•	•	1
Branch If Plus	BPL				2A	3	2										N = 0	•	•	•	•	•	Ī
Branch To Subroutine	BSR		Ī		8D	6	2										1	•	•	•	•	•	1
Jump	JMP							6E	3	2	7E	3	3				See Special Operations Figure 26	•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2				AD	6	2	BD	6	3) rigure 20	•	•	•	•	•	Ī
No Operation	NOP												1	01	2	1		•	•	•	•	•	Ī
Return From Interrupt	RTI													3В	10	1)	1	\$	\$	\$	\$	Ī
Return From Subroutine	RTS					Γ						Ī-		39	5	1	See Special Operations	•	•	•	•	•	Ī
Software Interrupt	SWI									Π				3F	12	1			s	•	•	•	Ť
Wait For Interrupt	WAI		Π				Γ			Г				3E	9	1		•	•	•	•	•	T

The Condition Code Register notes are listed after Table 12.

Table 12 Condition Code Register Manipulation Instructions

	1.	mplied				Cond. Code Reg.							
Operations	"	mpneu			Boolean Operation	5	4	3	2	1	0		
	Mnemonic	OP	~	#		н	ı	N	Z	V	С		
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R		
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•		
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•		
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S		
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	•		
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	S	•		
Accumulator A → CCR	TAP	06	2	1	A→ CCR	\$	\$	\$	\$	\$	1		
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•			

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MPU Cycles

M_{SP} Contents of memory location pointed to by Stack Pointer

- # Number of Program Bytes
- + Arithmetic Plus Arithmetic Minus
- Boolean AND
- X Arithmetic Multiply
- + Boolean Inclusive OR Boolean Exclusive OR
- M Complement of M
- → Transfer Into 0 Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3
 - Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always Affected
- Not Affected

Table 13 Instruction Execution Times in E-Cycles

		ΑΑ	ddressi	ng Mod	e	
	Immediate	Direct	Extended	Indexed	Implied	Relative
ABA ABX ADC ADD ADDD AND ASL	• • 2 2 4 2 •	• 3 3 5 3 •	• 4 4 6 4 6	• 4 4 6 4 6	2 3 • • • • 2	•
ASLD ASR BCC BCS BEQ BGE BGT	•	•	6	6	3 2	• 3 3 3 3 3
BHI BHS BIT BLE BLO BLS BLT	2	3	4	4	•	• 3 3 3 3 3 3 3 3 3 3 3 3 3 3
BMI BNE BPL BRA BRN BSR BVC	•	•	•	•	•	3 3 3 3
BVS CBA CLC CLI CLR CLV CMP	•	•	• • • 6 • 4	6	2 2 2 2 2	6 3 3 • • • • • •
COM CPX DAA DEC DES DEX EOR INC	• 4 • • • • • • • • • • • • • • • • • •	• 5 • • • • • • • • • • • • • • • • • •	6 6 • 4 6	6 6 • 4 6	2 2 2 3 3 •	•

			Addressi	ng Mod	e	
	Immediate	Direct	Extended	Indexed	Implied	Relative
INX JMP JSR LDA LDD LDS LDS	• • 2 3 3 3	• 5 3 4 4 4 4	• 3 6 4 5 5 5 5	• 3 6 4 5 5 5 5	3	•
LSL LSLD LSR LSRD MUL NEG NOP	•	•	6 6 • 6	6 • 6 •	2 3 2 3 10 2	•
ORA PSH PSHX PUL PULX ROL ROR	2	3	4 • • 6 6	4 • • 6 6	3 4 4 5 2	•
RTI RTS SBA SBC SEC SEI SEV	• • • 2 •	3	4	4	10 5 2 • 2 2 2 2	•
STA STD STS STX SUB SUBD SWI	• • • 2 4 •	3 4 4 4 3 5	4 5 5 5 4 6	4 5 5 4 6	•	•
TAB TAP TBA TPA TST TSX TXS WAI	•	•	6	6	2 2 2 2 2 3 3 9	•

■ SUMMARY OF CYCLE BY CYCLE OPERATION

Table 14 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write (R/\overline{W}) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug to both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruc-

tion. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external Data Bus except in Mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

Table 14 Cycle by Cycle Operation

Address Mode & Instructions	LVCIPS Address Bile		R/W Line	Data Bus	
IMMEDIATE					
ADC EOR ADD LDA AND ORA BIT SBC	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
CMP SUB	3	1	Op Code Address	1	Op Code
LDX LDD		2 3	Op Code Address + 1 Op Code Address + 2	1	Operand Data (High Order Byte) Operand Data (Low Order Byte)
CPX SUBD ADDD	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 2 Address Bus FFFF	1 1 1 1	Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector
DIRECT					
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1 2 3	Op Code Address Op Code Address + 1 Address of Operand	1 1	Op Code Address of Operand Operand Data
STA	3	1 2 3	Op Code Address Op Code Address + 1 Destination Address	1 1 0	Op Code Destination Address Data from Accumulator
LDS LDX LDD	4	1 2 3 4	Op Code Address Op Code Address + 1 Address of Operand Operand Address + 1	1 1 1	Op Code Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte)
STS STX STD	4	1 2 3 4	Op Code Address Op Code Address + 1 Address of Operand Address of Operand + 1	1 1 0	Op Code Address of Operand Register Data (High Order Byte) Register Data (Low Order Byte)
CPX SUBD ADDD	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Operand Address Operand Address + 1 Address Bus FFFF	1 1 1 1	Op Code Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector
JSR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Subroutine Address Stack Pointer Stack Pointer + 1	1 1 1 0 0	Op Code Irrelevant Data First Subroutine Op Code Return Address (Low Order Byte) Return Address (High Order Byte)

(1) HITACHI

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
XTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byt
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byt
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, the line condition of the sixth cycle does the following: R/W = "High", AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)



Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA	ļ	2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
	ł	5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
0.0		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	Ö	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG	ł	2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST *	į.	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1 .	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	11	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
	·	6	Stack Pointer - 1	0	Return Address (High Order Byte)

[•] In the TST instruction, the line condition of the sixth cycle does the following: R/W = "High", AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Operand Data from Stack
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction

(Continued)



Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI **	9	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
]	3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	Ō	Return Address
		,			(High Order Byte)
		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	ŏ	Index Register (High Order Byte)
		7	Stack Pointer — 4	Ö	Contents of Accumulator A
	1	l é	Stack Pointer - 5	ŏ	Contents of Accumulator B
		9	Stack Pointer – 6	Ö	Contents of Accommutator B
****		<u> </u>			<u> </u>
MUL	10	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
	1	6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
	1	9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1 1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
		1	Ctdok v Sinter v 1	'	from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B
]]	Stuck Former / 2	'	from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A
		"	Stack Former 7.3	'	from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
		1 '	Stack Folliter + 4	'	(High Order Byte)
		8	Stack Pointer + 5	1	1
	1	0	Stack Pointer + 5	1	Index Register from Stack
			0. 10. 10		(Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from
	ľ				Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from
		ļ			Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer – 1	0	Return Address
					(High Order Byte)
	1	5	Stack Pointer - 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer - 3	0	Index Register (High Order Byte)
	1	7	Stack Pointer - 4	0	Contents of Accumulator A
	1	8	Stack Pointer - 5	Ō	Contents of Accumulator B
	1	9	Stack Pointer - 6	Ö	Contents of Cond. Code Register
	1	10	Stack Pointer – 7	1	Irrelevant Data
	1	11	Vector Address FFFA (Hex)	i	Address of Subroutine
	1	''	Total Address 111 A (Hex)	'	(High Order Byte)
	1	12	Vector Address FFFB (Hex)	1	Address of Subroutine
	1	12	COLO Address FFB (Mex)	'	(Low Order Byte)
		L			(Low Order Byte)

^{**} While the MCU is in the "Wait" state, its bus state will appear as a series of the MCU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

(Continued)



Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
RELATIVE					
BCC BHT BNE BLO	3	1	Op Code Address	1	Op Code
BCS BLE BPL BHS		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC					
BGT BMT BVS		ļ		l	
BSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer — 1	0	Return Address (High Order Byte)

■ SUMMARY OF UNDEFINED INSTRUCTIONS OPERA-TION

The MCU has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the ISI

Table 15 Op Codes Map

					HD68	8P01 MI	CROCO	MPUT	ER INS	STRUCT	IONS							
OP						ACC	ACC	INID	EVE		ACCA	or SP			ACC	B or X		1
COD	E					Α	В	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT]
	HI	0000	0001	0010	0011	0100	0100 0101 0110 0111			1000	1001	1010	1011	1100	1101	1110	1111]
LO		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	l
0000	0		SBA	BRA	TSX	NEG				SUB								
0001	1	NOP	CBA	BRN	INS					СМР							1	
0010	2			вні	PULA (+1)	1)							SE	BC				2
0011	3			BLS	PULB (+1)		CO	М			S	UBD (+:	2)		Α	DDD (+	2)	3
0100	4	LSRD (+1)		всс	DES	LSR				AND							4	
0101	5	ASLD (+1)		BCS	TXS						BIT							5
0110	6	TAP	TAB	BNE	PSHA		RC	R			LDA							6
0111	7	TPA	TBA	BEQ	P\$HB		AS	R			S	TA				STA		7
1000	8	INX (+1)		BVC	PULX (+2)		AS	L			EOR							8
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		RC)L			ADC							9
1010	Α	CLV		BPL	ABX		DE	C					OF	RA				A
1011	В	SEV	ABA	вмі	RTI (+7)								Αſ	DD				В
1100	С	CLC		BGE	PSHX (+1)		INC					CPX (+2)		L	.DD (+1)	С
1101	D	SEC		BLT	MUL (+7)	TST			BSR (+4)		JSR (+2)	• (+1)	(+1) STD (+1))	D	
1110	E	CLI		BGT	WAI (+6)	** JMP (-3)			-3) • LDS (+1) • LDX (+1)		* LDX (+)	E				
1111	F	SEI		BLE	SWI (+9)	CLR				* (+1)	STS (+1)			• (+1)	+1) STX (+1))	F
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	

(NOTES) 1. Undefined Op codes are marked with

2. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).

The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".

■ COMPATIBLE WITH THE HD6801S AND THE HD6801V

In order to be pin compatible with the HD6801S, ROM of the HD68P01 must be located at \$F800 – \$FFFF. Memory addresses \$E000 to \$F7FF are not usable. The other addresses are available same as the HD6801S's.

In order to be pin compatible with the HD6801V ROM of the HD68P01 must be located at \$F000 - \$FFFF. Memory addresses \$E000 to \$EFFF are not usable. The other addresses are available same as the HD6801V's.







Figure 26 Special Operations

■ PRECAUTION TO USE EPROM ON THE PACKAGE 8-BIT SINGLE-CHIP MICROCOMPUTER

As this microcomputer takes a special packaging type with pin sockets on its surface, pay attention to the followings;

- (1) Do not apply higher electro-static voltage or serge voltage etc. than maximum rating, or it may cause permanent damage to the device.
- (2) There are 28 pin sockets on its surface. When using 32k



Let the index-side four pins open. When using 24 pin EPROM, match its index and insert it into lower 24 pin sockets.

EPROM (24 pins), let the index-side four pins open.

- (3) When assembling this LSI into user's system products as well as the mask ROM type 8-bit single-chip microcomputer, pay attention to the followings to keep the good ohmic contact between EPROM pins and pin sockets.
 - (a) When soldering on a printed circuit board, etc., keep its condition under 250°C within 10 seconds. Over-time/ temperature may cause the bonding solder of socket pins to meet and the sockets may drop.
 - (b) Keep out detergent or coater from the pin sockets at aft-solder flux removal or board coating. The flux or coater may make pin socket contactivity worse.
 - (c) Avoid the permanent use of this LSI under the evervibratory place and system.
 - (d) Repeating insertion/removal of EPROMs may damage the contactivity of the pin sockets, so it is recommended to assemble new ones to your system products.

Ask our sales agent about anything unclear.

HD68P05V05, HD68P05V07 MCU (Microcomputer Unit)

The HD68P05V is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set. Setting EPROM on the package, this MCU has the equivalent function as the HD6805U and HD6805V. HD68P05V05 uses HN462532 as EPROM. HD68P05V07 uses HN462732 as EPROM. The following are some of the hardware and software highlights of the MCU.


■ HARDWARE FEATURES

- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External, Timer and Software
- 24 I/O Ports + 8 Input Port
- (8 Lines LED Compatible; 7 Voltage Comparator Inputs)
- On-Chip Clock Circuit
- Master Reset
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply


SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with HD6805

Note) EPROM is not included.




PIN ARRANGEMENT (Top View)





■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	., *	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stq}	- 55 ~ +150	°C

With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, T_a=0∼+70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	RES	V _{IH}		4.0		Vcc	٧
Input "High" Voltage	INT			3.0	_	V _{cc}	٧
	All Other			2.0	_	Vcc	V
	RES	Vil		-0.3	_	0.8	V
Input "Low" Voltage	INT			-0.3	_	0.8	٧
	XTAL (Crystal Mode)			-0.3	_	0.6	٧
	All Other			-0.3	_	0.8	V
Power Dissipation		P _D		_	_	700	mW
Low Voltage Recover		LVR		_	_	4.75	٧
	TIMER		V _{in} =0.4V~V _{CC}	-20		20	μΑ
Input Leak Current	INT	I _{IL}		-50	-	50	μΑ
	XTAL (Crystal Mode)			-1200	_	0	μΑ

• AC CHARACTERISTICS (V_{CC} =5.25V \pm 0.5V, V_{SS} =GND, Ta=0 $^{\sim}$ +70 $^{\circ}$ C, unless otherwise noted.)


ltem		Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	_	4.0	MHz
Cycle Time		t _{cyc}		1.0	-	10	μs
INT Pulse Width		t _{IWL}		t _{cyc} + 250	_	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	_	_	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	_	_	ns
Oscillation Start-up Time (Crystal Mode)		t _{osc}	$C_L = 22pF \pm 20\%$, $R_S = 60\Omega$ max.	-	_	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	_	-	ms
Input Capacitance	EXTAL	6	V -0V	-	_	35	pF
input Capacitance	All Other	C _{in}	V _{in} =0V	_		10	pF

PORT ELECTRICAL CHARA	ACTERISTICS (Vcc = 5.25V ± 0	$0.5V_{.}V_{SS} = GND_{.}Ta = 0$	0 ~ +70°C unless otherwise noted.)
-----------------------	------------------------------	----------------------------------	------------------------------------

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		$I_{OH} = -10 \mu\text{Å}$	3.5	_	_	V
Output "High" Voltage	FOILA	V _{OH}	$I_{OH} = -100 \mu A$	2.4	_	_	٧
	Port B		I _{OH} = -200 μA	2.4	_	_	٧
			I _{OH} = -1 mA	1.5	-	-	٧
	Port C]	I _{OH} = -100 μA	2.4	_	_	٧
	Port A and C		I _{OL} = 1.6 mA	-		0.4	٧
Output "Low" Voltage	Port B	VOL	I _{OL} = 3.2 mA			0.4	V
		}	l _{OL} = 10 mA			1.0	V
Input "High" Voltage	Port A, B, C, and D*	VIH		2.0	-	Vcc	V
Input "Low" Voltage		VIL		-0.3	-	0.8	٧
	Port A	l _{IL}	V _{in} = 0.8V	-500	_		μΑ
Input Leak Current			V _{in} = 2V	-300	-	_	μΑ
	Port B, C, and D		$V_{in} = 0.4V \sim V_{CC}$	- 20	-	20	μΑ
Input "High" Voltage	Port D** $(D_0 \sim D_6)$	V _{IH}		_	V _{TH} +0.2		٧
Input "Low" Voltage	Port D** $(D_0 \sim D_6)$	V _{IL}		_	V _{TH} -0.2	-	>
Threshold Voltage	Port D**(D ₇)	V _{TH}		0	_	0.8×V _{CC}	٧

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074 (Hor equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V ±0.5V. V_{SS} is the ground connection.

• INT

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCILLATOR

for recommendations about these inputs.

TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.



• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to IN-PUTS/OUTPUTS for additional information.

Input Lines (D₀ ~ D₁)

These are 8-bit input lines, which has two functions. Firstly, these become TTL compatible inputs, by reading \$003 address. The other function of them is 7 Voltage comparators, by reading \$007 address. Please refer to INPUT PORT for more detail.

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 2 and are explained in the following paragraphs.




Figure 2 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$007F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 00000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$007F. Subroutines and interrupts may be nested down to location \$0061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)


Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

- TIMER

The MCU timer circuitry is shown in Figure 3. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$0FF8 and \$0FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the time control



register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to the counter. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

The timer data register is 8-bit read/write register with address \$008 on memory-map. This timer data register and the prescaler are initialize with all logical ones at reset time.

The timer interrupt request bit (bit 7 of timer control register) is set to one by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of timer control register is writable by program. Both of those bits can be read by MPU.

The bit 5 and bit 4 of the timer control register is a clock input source. The combinations are shown in Table 1. The bit 3 is not used. The bit 2, bit 1 and bit 0 are used to select a dividing ratio of the prescaler. The options of the dividing ratio are shown in Table 2. An internal clock is selected as a clock input source and the dividing ratio of a prescaler is set at "Bypass Prescaler" at reset time.

Table 1 Clock Input Source Option

Clock In	Timer Control Register (TCR)		Clock Input Source
	b ₄	b ₅	
	0	0	
φ ₂ (Inter	1	0	φ ₂ (Internal Clock)
	0	1	
TIMERI	1	1	TIMER Input Pin

(NOTE) 0, 0 and 1, 0 are not usable in mask option of 6805.

Table 2 Prescaler Dividing Ratio Option

Timer Control Register (TCR)			Prescaler Dividing Rati		
b ₂	b ₁	b ₀			
0	0	0 >	Bypass Prescaler		
0	0	1	Prescaler ÷ 2		
0	1	0	Prescaler ÷ 4		
0	1	1	Prescaler ÷ 8		
1	0	0	Prescaler ÷ 16		
1	0	1	Prescaler ÷ 32		
1	1	0	Prescaler ÷ 64		
1	1	1	Prescaler ÷ 128		

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit (mask option) see Figure 4. All the I/O port are

initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input as shown in Figure 5 will provide sufficient delay.




Figure 4 Power and RES Timing





Figure 5 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) is sufficient to drive the internal oscillator with varying degrees of stability. The different connection methods are shown in Figure 6. Crystal specifications are given in Figure 7.







Figure 6 Internal Oscillator



AT - Cut Parallel Resonance Crystal

 $C_0 = 7 pF max.$

f = 4 MHz $R_S = 60 \Omega \text{ max}.$


Figure 7 Crystal Parameters

INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack in the order shown in Fig. 8, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order five bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will canse only

the program counter (PCH, PCL) contents to be pushed onto the stack. This interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 3 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.

A flowchart of the interrupt processing sequence is given in Fig. 9.




* For subroutine calls, only PCH and PCL are stacked.

Figure 8 Interrupt Stacking Order

Table 3 Interrupt Priorities

Vector Address Priority Interrupt \$0FFE and \$0FFF RES \$0FFC and \$0FFD SWI 2 \$0FFA and \$0FFB 3 INT




Clea 0 → DDR's CLR INT Logic Stack PC, X, A, CC INT F→ Prescale 7F → TCR TIMER Load PC From CR7 Load PC From SWI: OFFC, OFFD INT: OFFA, OFFB TIMER: OFF8, OFF9 Reset: OFFE, OFFF N Instruction SWI N Execute

Figure 9 Interrupt Processing Flowchart

■ INPUT/OUTPUT


There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Fig. 10). When port B is


programmed for outputs, it is capable of sinking 10 millamperes on each pin ($V_{OL} = 1V$ max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 11 provides some examples of port connections.



Data Direction Register Bit	Output Data Bit	Output State	Input to MCU
1	0	0	0
1	1	1	1
0	×	3-State	Pin


Figure 10 Typical Port I/O Circuitry






Port A Programmed as output(s) driving CMOS and TTL Load directly.

Port B Programmed as output(s) driving Darlington base directly.
(b)



Port B Programmed as output(s) driving LED(s) directly.
(c)



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)

Figure 11 Typical Port Connections

= INPUT

Port D is 8-bit input port, which has two functions. One of them is usual digital signal input port and the other is voltage compare type input port. In the former case, the input data can be read by MPU at \$003 address. In the latter case, D_7 (pin 17) is the input pin of V_{TH} (reference level), and the other seven input pins $(D_0 \sim D_6)$ are analog level inputs, which are compared with V_{TH} (see Figure 12(a), (b)).


"1" or "0" signals appear at internal data bus, if the input levels are higher or lower respectively when \$007 address is read. This function is effective in such case that unusual logic level inputs are used. A capacitive touch panel interface and a diode isolated keyboard interface are the examples. Figure 12(c) shows the application of Port D to A/D converter, and Figure 12(d) shows 3 levels inputs.


BIT MANIPULATION


The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 13 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.









Input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

Figure 12 Configuration and Application of Port D




Figure 13 Bit Manipulation Example

■ ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 14. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 15. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 16. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 17. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 18. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

• Indexed (8-bit Offset)

Refer to Figure 19. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 20. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 21. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 22. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 23. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 4.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 5.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 6.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 7.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 8.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 9.

Opcode Map

Table 10 is an opcode map for the instructions used on the MCU.




Figure 14 Immediate Addressing Example




Figure 15 Direct Addressing Example






Figure 16 Extended Addressing Example




Figure 17 Relative Addressing Example




Figure 18 Indexed (No Offset) Addressing Example




Figure 19 Indexed (8-Bit Offset) Addressing Example




Figure 20 Indexed (16-Bit Offset) Addressing Example




Figure 21 Bit Set/Clear Addressing Example




Figure 22 Bit Test and Branch Addressing Example




Figure 23 Implied Addressing Example



Table 4 Register/Memory Instructions

										Address	ing Mo	des							
Function	Mnemonic	1	mmedia	te	Direct			Extende	d	l .	Indexed		1	Indexe			Indexe	-	
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	_	-	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	_	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	F0	1	4	E0	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	82	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	88	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A 5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_		_	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_		-	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 5 Read/Modify/Write Instructions

								Addı	ressing l	Modes						
Function	Mnemonic	Im	Implied (A)		Im	Implied (X)		Direct				Indexed No Offs		1	Indexed Bit Offs	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	_1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6 D	2	7

Table 6 Branch Instructions

Function	1	Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycle:
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	вні	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	28	2	4
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 7 Bit Manipulation Instructions

		Addressing Modes									
Function	Mnemonic	8	it Set/Clear		Bit Test and Branch						
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles				
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10				
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2•n	3	. 10				
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_				
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_		_				

Table 8 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 9 Instruction Set

						Address	ing Modes	;			(ond	lition	Coc	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			\wedge	•	$\overline{}$	$\overline{}$	\wedge
ADD		×	×	×		×	×	×			٨	•	٨	_	^
AND		×	×	×		×	×	×			•	•	\wedge	_	•
ASL	×		×			×	×				•	•	V	1	1
ASR	×		×			×	×				•	•	Λ	Λ	Λ
всс					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					х						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×					}	•	•	•	•	•
BHS					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
вмс					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	Λ
BRSET										×	•	•	•	•	\wedge
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	x										•	0	•	•	•
CLR	×		×			x	×				•	•	0	1	•
СМР		×	x	×		×	x	х			•	•	Λ	Λ	Λ
СОМ	×		×			×	×				•	•	٨	Λ	1
CPX		×	×	×		х	×	×			•	•	Λ	Λ	Λ
DEC	×		×			×	x				•	•	٨	٨	•
EOR		х	×	×		×	×	×			•	•	٨	٨	•
INC	×		×			×	×				•	•	Λ	٨	•
JMP			×	×		х	x	×			•	•	•	•	•
JSR			×	×		х	x	х			•	•	•	•	•
LDA		×	×	×		×	×	x			•	•	^	$\overline{\Lambda}$	•
LDX		×	×	×		×	×	×			•	•	\ \	$\frac{1}{\Lambda}$	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

(to be continued)

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected



Table 9 Instruction Set

			Α	ddressing	Modes						C	ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
LSL	×		×			х	x				•	•	Λ	Λ	Λ
LSR	×		×			×	х				•	•	0	^	٨
NEG	×		×			×	×				•	•	٨	^	٨
NOP	×										•	•	•	•	•
ORA		x	x	×		x	×	×			•	•	Λ	Λ	•
ROL	×		x			×	×				•	•	٨	Λ	Λ
ROR	×		x			×	×				•	•	Λ	٨	Λ
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	٨	Λ	٨
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	Λ	•
STX			×	×		×	×	×			•	•	٨	٨	•
SUB		×	×	x		×	×	×			•	•	٨	Λ	Λ
SWI	×										•	1	•	•	•
TAX	×						<u> </u>				•	•	•	•	•
TST	×		×			×	×				•	•	^	Λ	•
TXA	×										•	•	•	•	•

Condition Code Symbols:
H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

	Bit Manis	oulation	Branch		Read/	Modify/V	Vrite		Cor	itrol			Regi	ister/Men	nory			
	Test & Branch	Set/ Clear	Rei	DIR	A	×	,X1	,x0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,x0		
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	 	н
0	BRSET0	BSET0	BRA	~		NEG			RTI*	_				SUB			0	<u>.</u>
1	BRCLR0	BCLR0	BRN			_			RTS*	-				CMP			1	
2	BRSET1	BSET1	вні			_			-	-				SBC			2	-
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	-				AND			4	- o
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	_				LDA			6	•
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	T			STA(+	1)		7	-
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	•
9	BRCLR4	BCLR4	внсѕ			ROL			_	SEC				ADC			9	-
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			A	•
В	BRCLR5	BCLR5	ВМІ						_	SEI	1		******	ADD			В	-
С	BRSET6	BSET6	вмс			INC				RSP	_			JMP(-	1)		C	-
D	BRCLR6	BCLR6	BMS			TST			_	NOP	BSR*			JSR(-3	3)		D	
E.	BRSET7	BSET7	BIL						_	-				LDX			E	
F	BRCLR7	BCLR7	він			CLR			_	TXA	-			STX(+	1)		F	-
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	1	

Table 10 Opcode Map

(NOTE) 1. Undefined opcodes are marked with "-".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles). Mnemonics followed by a "*" require a different number of cycles as follows:

9 RTS 6 SWI 11 BSR 8

) indicate that the number in parenthesis must be added to the cycle count for that instruction.

■ HD68P05V USED FOR HD6805U/V

Fig. 25 provides the memory configuration of MCU. Fig. 25(a) provides the configuration of HD68P05V used for HD6805U. "Not Used" memory map may be used for HD68P05V but not used for HD6805U. If used for HD6805V, HD68P05V will have the configuration shown in Fig. 25(b).


The timer part of HD6805U/V is mask-option. If used for HD6805U/V, HD68P05V sets the bit 0 to 5 of timer control

register in the program just after reset and selects the dividing ratio of the prescaler and the clock input source. Fig. 24 shows an example of the program which selects the external clock as an input source at 128 dividing.


If the program specified by the HD68P05V is masked as HD6805U/V, the command to operate this bit is ignored because HD6805U/V doesn't have the bit 0 to 5 of the timer control register.



Figure 24 Example to initialize timer control register (TCR)



(a) HD6805U Configuration



(b) HD6805V Configuration


Figure 25 MCU Memory Configuration



■ PRECAUTION TO USE EPROM ON THE PACKAGE 8-BIT SINGLE-CHIP MICROCOMPUTER

As this microcomputer takes a special packaging type with pin sockets on its surface, pay attention to the followings;

- Do not apply higher electro-static voltage or serge voltage etc. than maximum rating, or it may cause permanent damage to the device.
- (2) There are 28 pin sockets on its surface. When using 32k



Let the index-side four pins open. When using 24 pin EPROM, match its index and insert it into lower 24 pin sockets.

EPROM (24 pins), let the index-side four pins open.

- (3) When assembling this LSI into user's system products as well as the mask ROM type 8-bit single-chip microcomputer, pay attention to the followings to keep the good ohmic contact between EPROM pins and pin sockets.
 - (a) When soldering on a printed circuit board, etc., keep its condition under 250°C within 10 seconds. Over-time/ temperature may cause the bonding solder of socket pins to meet and the sockets may drop.
 - (b) Keep out detergent or coater from the pin sockets at aft-solder flux removal or board coating. The flux or coater may make pin socket contactivity worse.
 - (c) Avoid the permanent use of this LSI under the evervibratory place and system.
 - (d) Repeating insertion/removal of EPROMs may damage the contactivity of the pin sockets, so it is recommended to assemble new ones to your system products.

Ask our sales agent about anything unclear.

HD63P01M1, HD63PA01M1, HD63PB01M1 (Microcomputer Unit)

The HD63P01M1 is an 8-bit single chip Microcomputer Unit (MCU) which has 4096 bytes or 8192 bytes of EPROM on the package. It is pin and function (except ROM) compatible with the HD6301V1. The HD63P01M1 can be used to emulate the HD6301V1 for software development or it can be used in production to allow for easy firmware changes with minimum delay.


■ FEATURES

- Pin Compatible with HD6301V1
- On Chip Function Compatible with HD6301V1
 - 128 Bytes of RAM
 - · 29 Parallel I/O
 - 16 Bit Programmable Timer
 - · Serial Communication Interface
- Low Power Consumption Mode Sleep Mode, Standby Mode
- Minimum Instruction Cycle Time
 1μs (f = 1MHz), 0.67μs (f = 1.5MHz),
 0.5μs (f = 2MHz)
- Bit Manipulation, Bit Test Instruction
- Protection from System Burst
- Address Trap Op-Code Trap
 Up to 65k Words Address Space
- Applicable to 4k or 8k Bytes of EPROM 4096 Bytes: HN462732, HN482732A 8192 Bytes: HN482764, HN27C64

TYPE OF PRODUCTS


Type No.	Bus Timing	EPROM Type No.
HD63P01M1	1MHz	HN462732, HN482764-4, HN27C64*
HD63PA01M1	1.5MHz	HN462732-2, HN482764-3, HN27C64*
HD63PB01M1	2MHz	HN482732A-25, HN482764, HN27C64*

^{*} Under development



■ PIN ARRANGEMENT


HD63P01M1, HD63PA01M1, HD63PB01M1



(Top View)

(NOTE) EPROM is not included.

■ BLOCK DIAGRAM



8-BIT MICROCOMPUTER HMCS6800 MULTI-CHIP SERIES


HD6800, HD68A00, HD68B00 MPU (Micro Processing Unit)

The HD6800 is a monolithic 8-bit microprocessor forming the central control function for Hitachi's HMCS6800 family. Compatible with TTL, the HD6800 as with all HMCS6800 system parts, requires only one 5V power supply, and no external TTL devices for bus interface. The HD68A00 and HD68B00 are high speed versions.

The HD6800 is capable of addressing 65k bytes of memory with its 16-bit address lines. The 8-bit data bus is bi-directional as well as 3-state, making direct memory addressing and multiprocessing applications realizable.


■ FÉATURES


- Versatile 72 Instruction Variable Length (1~3 Byte)
- Seven Addressing Modes Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt
- Separate Non-Maskable Interrupt Internal Registers Saved
- Six Internal Registers Two Accumulators, Index Register. Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Accessing (DMA) and Multiple Processor
- Clock Rates as High as 2.0 MHz (HD6800 ··· 1 MHz. HD68A00 ··· 1.5 MHz, HD68B00 ··· 2.0 MHz)
- Halt and Single Instruction Execution Capability
- Compatible with MC6800, MC68A00 and MC68B00



PIN ARRANGEMENT

BLOCK DIAGRAM





(Top View)

■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	Topr	<i>-</i> 20 ∼ + 75	°C
Storage Temperature	T _{stg}	- 55 ∼ +150	°c

■ RECOMMENDED OPERATING CONDITION

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Input Voltage	V _{IL} *	-0.3	-	0.8	V
input voitage	V _{IH} *	2.0	_	V _{cc}	V
Operating Temperature	T _{opr}	-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	Logic**	V _{IH}		2.0	_	Vcc	V
Input "Low" Voltage	Logic**	V _{IL}		- 0.3		0.8	٧
Clock Input "High" Voltage	ϕ_1,ϕ_2	V _{IHC}		V _{CC} - 0.6	_	V _{CC} + 0.3	٧
Clock Input "Low" Voltage	ϕ_1,ϕ_2	VILC		-0.3	_	0.4	V
	D ₀ ~D ₇		I _{OH} = -205μA	2.4	_	_	٧
Output "High" Voltage	A ₀ ~A ₁₅ , R/W VMA	V _{oh}	I _{OH} = -145μA	2.4	_	_	٧
	BA		I _{OH} = -100μA	2.4	-	_	٧
Output"Low" Voltage		VoL	I _{OL} = 1.6mA	_	_	0.4	٧
	Logic***	lin	V _{in} = 0~5.25V,	-2.5	-	2.5	μΑ
Input Leakage Current	ϕ_1 , ϕ_2	, 'in	All other pins are connected to GND	-100	_	100	μΑ
Three-State (Off-state)	$D_0 \sim D_7$	ITSI	V = 0.4 ~ 2.4 V	-10	_	10	μΑ
Input Current	A ₀ ~A ₁₅ , R/W	1181	$V_{in} = 0.4 \sim 2.4 V$	-100	_	100	μΑ
Power Dissipation		PD		-	0.5	1.0	W
	Logic***			_	6.5	10	ρF
Input Capacitance	D ₀ ~D ₇	C _{in}	$V_{in} = 0V$, $Ta = 25^{\circ}C$,	_	10	12.5	рF
mpat capacitarios	ϕ_1	- Oin	f = 1 MHz	_	25	35	рF
	ϕ_2			_	45	70	pF
Output Capacitance	$A_0 \sim A_{15}$, R/ \overline{W} VMA, BA	Cout	V _{in} = 0V, Ta = 25°C, f = 1 MHz	_	_	12	рF

^{*} With respect to V_{SS} (SYSTEM GND)
(NOTE) Permanent LSI damage may occur if maximum rating are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

^{*} Ta = 25°C, V_{CC} = 5V ** All inputs except ϕ_1 and ϕ_2 *** All inputs except ϕ_1 , ϕ_2 and $D_0 \sim D_7$

• AC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. TIMING CHARACTERISTICS OF CLOCK PULSE ϕ_1 and ϕ_2

		Cumbal	Test	H	D6800)	Н	D68A	00	Н	00	Unit	
Item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Ont
Frequency of Operat				0.1	_	1.0	0.1		1.5	0.1		2.0	MHz
Cycle Time	le Time		Fig. 10	1.000	-	10	0.666	_	10	0.500	_	10	μs
Clock Pulse Width	ϕ_1,ϕ_2	PW _{CH1} , PW _{CH2}	Fig. 10	400	-	4,500	230	_	4,500	180		4,500	ns
Rise and Fall Times	ϕ_1,ϕ_2	t _r , t _f	Fig. 10	-	-	100	_	_	100	_	_	100	ns
Delay Time (Clock I	nternal)	t _d	Fig. 10	0	-	4,500	0	-	4,500	0	_	4,500	ns
Clock "High" Level	Time	t _{UT}	Fig. 10	900	-	_	600	_	_	440	_	_	ns

2. READ/WRITE CHARACTERISTICS

Item		Symbol	Test	н	D6800		 	ID68A	00	H	ID68B	00	Unit
item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Offic
Address Delay	C=90pF	t _{AD1}	Fig. 11, Fig. 12	_	_	270	_	_	180	_	_	150	กร
Time	C=30pF	t _{AD2}	Fig. 11, Fig. 12	_	_	250	-	_	165	_	_	135	ns
Data Setup Time (Re	ad)	t _{DSR}	Fig. 11	100		_	60		_	40	_	_	ns
Peripheral Read Acce $t_{acc} = t_{UT} - (t_{AD} + t_{I})$		t _{acc}	Fig. 11	_		530	-	_	360	_	<u> </u>	250	ns
Input Data Hold Tim	е	t _H	Fig. 11	10	_	_	10	_	-	10	_	-	ns
Output Data Hold Ti	me	t _H	Fig. 12	20	_	_	20	_	_	20	_	_	ns
Address Hold Time (Address, R/W, VMA)	t _{AH}	Fig. 11, Fig. 12	10	_	-	10	_	_	10	_	_	ns
Enable "High" Time Input	for DBE	t _{EH}	Fig. 12	450	_	_	280	_	-	220	-	_	ns
Data Delay Time (Wr	ite)	t _{DDW}	Fig. 12	_	_	225	_	_	200		_	160	ns
Data Bus Enable Dov (During ϕ_1 Up Time)		tobe	Fig. 12	150	_	-	120	-	_	75	_	_	ns
Data Bus Enable Dela	y Time	t _{DBED}	Fig. 12	300	_	_	250	_	_	180	_	_	ns
Data Bus Enable Rise and Fall Times		t _{DBEr} t _{DBEf}	Fig. 12	-	-	25	-	-	25	-	_	25	ns
Processor Control Set	tup Time	t _{PCS}		200	-	-	140	_	_	110	_	_	ns
Processor Control Rise and Fall Times		t _{PCr}		-	_	100	_	-	100	_	-	100	ns
Bus Available Delay	Γime (BA)	t _{BA}		_	_	250	_	_	165			135	ns
Three-State Delay Tir	me	t _{TSD}		_	_	270	_	-	270	_	_	220	ns




Figure 1 Bus Timing Test Load




Figure 2 Timing of HALT and BA




Figure 3 Timing of HALT and BA




Figure 4 RES and MPU Restart Sequence




Figure 5 IRQ and NMI Interrupt Timing





Figure 6 WAI Instruction and BA Timing



OHITACHI

■ MPU REGISTERS

The MPU provides several registers in Fig. 8, which is available for use by the programmer.

Each register is described below.

Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

Stack Pointer (SP)

The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be nonvolatile.

Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators (ACCA, ACCB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).




Figure 8 Programming Model of the Microprocessing

Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit 3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are "1". The detail block diagram of the microprossing unit is shown in Fig. 9.




Figure 9 Internal Block Diagram of MPU

■ MPU SIGNAL DESCRIPTION

Proper operations of the MPU requires that certain control and timing signals (Fig. 9) be provided to accomplish specific functions. The functions of pins are explained in this section.

• Clock (ϕ_2, ϕ_2)

Two pins are used to provide the clock signals. A two-phase non-overlapping clock is provided as shown in Fig. 10.




Figure 10 Clock Timing Waveform

Address Bus (A₀~A₁₅)

Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 90pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications. Putting TSC in its high state forces the Address bus to go into the three-state mode.

Data Bus (D₀∼D₇)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF. Data Bus is placed in the three-state mode when DBE is "Low."




Figure 11 Read from Memory or Peripherals




Figure 12 Write to Memory or Peripherals

Data Bus Enable (DBE)

This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the "High" state; will make the bus driver off when in the "Low" state. This input is TTL compatible; however in normal operation, it would be driven by ϕ_2 clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held "Low."

If additional data setup or hold time is required on an MPU write, the DBE down time can be decreased as shown in Fig. 13 (DBE $\div \phi_2$). The minimum down time for DBE is $\div table table table table table of electrical characteristical values in Fig. 12, refer to the table of electrical characteristics.$

Bus Available (BA)

The BA signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the HALT line is in the "Low" state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF. If TSC is in the "High" state, Bus Available will be "Low".

Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or

= Indeterminate period

Write ("Low") state. The normal standby state of this signal is Read ("High"). Three-State Control going "High" will turn R/W to the off (high impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 90pF.

Reset (RES)

The \overline{RES} input is used to reset and start the MPU from a power down condition resulting from a power failure or initial start-up of the processor. This input can also be used to reinitialize the machine at any time after start-up.

If a "High" level is detected in this input, this will signal the MPU to begin the reset sequence. During the reset sequence, the contents of the last two locations (FFFE, FFFF) in memory will be loaded into the Program Counter to point to the beginning of the reset routine. During the reset routine, the interrupt mask bit is set and must be cleared under program control before the MPU can be interrupted by IRQ. While RES is "Low" (assuming a minimum of 8 clock cycles have occured) the MPU output signals will be in the following states; VMA = "Low", BA = "Low", Data Bus = high impedance, R/\overline{W} = "High" (read state), and the Address Bus will contain the reset address FFFE. Fig. 13 illustrates a power up sequence using the Reset control line. After the power supply reaches 4.75V, a minimum of eight clock cycles are required for the processor to stabilize in preparation for restarting. During these eight cycles, VMA will be in an indeterminate state so any devices that are enabled by VMA which could accept a false write during this time (such as a battery-backed RAM) must be disabled until VMA is forced "Low" after eight cycles. RES can go "High" asynchronously with the system clock any time after the eighth cycle.




Figure 13 RES Timing

The Reset control line may also be used to reinitialize the MPU system at any time during its operation. This is accomplished by pulsing RES "Low" for the duration of a minimum of three complete ϕ_2 cycles. The RES pulse can be completely asynchronous with the MPU system clock and will be recognized during ϕ_2 if setup time tpcs is met.

Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. If the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Program Counter, Index Register, Accumulators, and Condition Code Register are stored away on the stack.

Next the MPU will respond to the interrupt request by setting the interrupt mask bit "1" so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory. Interrupt timing is shown in Fig. 14.

The \overline{HALT} line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while \overline{HALT} is "Low". The \overline{IRQ} has a high impedance pullup device internal to the chip; however a $3k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Non-Maskable Interrupt (NMI) and Wait for Interrupt (WAI)

The MPU is capable of handling two types of interrupts: maskable (IRQ) as described earlier, and non-maskable (NMI). IRQ is maskable by the interrupt mask in the Condition Code Register while \overline{NMI} is not maskable. The handling of these interrupts by the MPU is the same except that each has its own vector address. The behavior of the MPU when interrupted is shown in Fig. 14 which details the MPU response to an interrupt while the MPU is executing the control program. The interrupt shown could be either IRQ or \overline{NMI} and can be asynchronous with respect to ϕ_2 . The interrupt is shown going "Low" at time t_{PCS} in cycle #0 which precedes the first cycle of an instruction (OP code fetch). This instruction is not executed but instead the Program Counter (PC), Index .Register (IX), accumulators (ACCX), and the Condition Code Register (CCR) are pushed onto the stack.

The Interrupt Mask bit is set to prevent further interrupts. The address of the interrupt service routine is then fetched from FFFC, FFFD for an NMI interrupt and from FFF8, FFF9 for an IRQ interrupt. Upon completion of the interrupt service routine, the execution of RTI will pull the PC, IX, ACCX, and CCR off of the stack; the Interrupt Mask bit is restored to its condition prior to interrupts. Fig. 15 is a similar interrupt sequence, except in this case, a WAIT instruction has been executed in preparation for the interrupt. This technique speeds up the MPU's response to the interrupt because the stacking of





Figure 14 Interrupt Timing



(NOTE) Midrange waveform indicates high impedance state.

Figure 15 WAI Instruction Timing



the PC, IX, ACCX, and the CCR is already done.

While the MPU is waiting for the interrupt, Bus Available will go "High" indicating the following states of the control lines: VMA is "Low", and the Address Bus, R/\overline{W} and Data Bus are all in the high impedance state. After the interrupt occurs, it is serviced as previously described.

Table 1 Memory Map for Interrupt Vectors

Ve	ctor	
MS	LS	Description
FFFE	FFFF	Restart
FFFC	FFFD	Non-maskable Interrupt
FFFA	FFFB	Software Interrupt
FFF8	FFF9	Interrupt Request

Refer to Figure 18 for program flow for Interrupts.

• Three State Control (TSC)

When the Three State Control (TSC) line is "High" level, the Address Bus and the R/\overline{W} line are placed in a high impedance State. VMA and BA are forced "Low" when TSC = "High" to prevent false reads or writes on any device enabled by VMA. It is necessary to delay program execution while TSC is held "High". This is done by insuring that no transitions of ϕ_1 (or ϕ_2) occur during this period. (Logic levels of the clocks are irrelevant so long as they do not change.)

Since the MPU is a dynamic device, the ϕ_1 clock can be stopped for a maximum time PW_{CH1} without destroying data within the MPU. TSC then can be used in a short Direct Memory Access (DMA) application.

Fig. 16 shows the effect of TSC on the MPU. The Address Bus and R/W line will reach the high impedance state at t_{TSD} (three-state delay), with VMA being forced "Low". In this example, the Data Bus is also in the high impedance state while ϕ_2 is being held "Low" since DBE= ϕ_2 . At this point in time, a DMA transfer could occur on cycles #3 and #4. When TSC is returned "Low," the MPU address and R/W lines return to the bus. Because it is too late in cycle #5 to access memory, this cycle is dead and used for synchronization. Program execution resumes in cycle #6.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active "High" signal.

Halt (HALT)

When this input is in the "Low" state, all activity in the machine will be halted. This input is level sensitive.

The HALT line provides an input to the MPU to allow control or program execution by an outside source. If HALT is "High", the MPU will execute the instructions; if it is "Low", the MPU will go to a halted or idle mode. A response signal, Bus Available (BA) provides an indication of the current MPU status. When BA is "Low", the MPU is in the process of executing the control program; if BA is "High", the MPU has halted and all internal activity has stopped.

When BA is "High", the Address Bus, Data Bus, and R/\overline{W} line will be in a high impedance state, effectively removing the MPU from the system bus. VMA is forced "Low" so that the floating system bus will not activate any device on the bus that is enabled by VMA.

While the MPU is halted, all program activity is stopped, and if either an \overline{NMI} or \overline{IRQ} interrupt occurs, it will be latched into the MPU and acted on as soon as the MPU is taken out of the halted mode. If a \overline{RES} command occurs while the MPU is halted, the following states occur: VMA = "Low", BA = "Low", Data Bus = high impedance, R/\overline{W} = "High" (read state), and the Address Bus will contain address FFFE as long as \overline{RES} is "Low". As soon as the \overline{HALT} line goes "High", the MPU will go to locations FFFE and FFFF for the address of the reset routine.

Fig. 18 shows the timing relationships involved when halting the MPU. The instruction illustrated is a one byte, 2 cycle instruction such as CLRA. When \overline{HALT} goes "Low", the MPU will halt after completing execution of the current instruction. The transition of \overline{HALT} must occur tpCs before the trailing edge of ϕ_1 of the last cycle of an instruction (point A of Fig. 18). \overline{HALT} must not go "Low" any time later than the minimum tpCs specified.




Figure 16 TSC Control Timing





Figure 17 MPU Interrupt Flow Chart



(NOTE) 1. Oblique lines indicate indeterminate range of data.
2. Midrange waveform indicates high impedance state.

Figure 18 HALT and Single Instruction Execution for System Dubug

Table 2 Operation States of MPU and Signal Outputs (Except the Execution of Instruction)

Signals	Halt state	Reset state	Halt and Reset state	WAI state	TSC state
вА	"H"	"L"	"L"	"H"	"L"
VMA	"L"	"L"	"L"	"L"	·"L"
R/W	"T"	"H"	"H"	"T"	"T"
A ₀ ~ A ₁₅	"T"	(FFFE) ₁₆	(FFFE) ₁₆	"T"	"T"
$D_0 \sim D_7$	"T"	"T"	"T"	"T"	_

"T" indicates high impedance state.

The fetch of the OP code by the MPU is the first cycle of the instruction. If \overline{HALT} had not been "Low" at Point A but went "Low" during ϕ_2 of the cycle, the MPU would have halted after completion of the following instruction. BA will go "High" by time t_{BA} (bus available delay time) after the last instruction cycle. At this point in time, VMA is "Low" and R/\overline{W} , Address Bus, and the Data Bus are in the high impedance state.

To debug programs it is advantageous to step through programs instruction by instruction. To do this, \overline{HALT} must be brought "High" for one MPU cycle and then returned "Low" as shown at point B of Fig. 18. Again, the transitions of \overline{HALT} must occur tpCs before the trailing edge of ϕ_1 . BA will go "Low" at t_{BA} after the leading edge of the next ϕ_1 , indicating that the Address Bus, Data Bus, VMA and R/\overline{W} lines are back on the bus. A single byte, 2 cycle instruction such as LSR is used for this example also. During the first cycle, the instruction Y is fetched from address M+1. BA returns "High" at t_{BA} on the last cycle of the instruction indicating the MPU is off the bus, if instruction Y had been three cycles, the width of the BA "Low" time would have been increased by one cycle.

Table 2 shows the relation between the state of MPU and signal outputs.

■ MPU INSTRUCTION SET

This Section will provide a brief introduction and discuss their use in developing HD6800 MPU control programs. The HD6800 MPU has a set of 72 different executable source instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

Each of the 72 executable instructions of the source language assembles into 1 to 3 bytes of machine code. The number of bytes depends on the particular instruction and on the addressing mode. (The addressing modes which are available for use with the various executive instructions are discussed later.)

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 72 instructions in all valid modes of addressing, are shown in Table 3. There are 197 valid machine codes, 59 of the 256 possible codes being unassigned.

When an instruction translates into two or three bytes of code, the second byte, or second and third bytes contain(s) an operand, an address, or information from which an address is obtained during execution.



Microprocessor instructions are often devided into three general classifications; (1) memory reference, so called because they operate on specific memory locations; (2) operating instructions that function without needing a memory reference; (3) I/O instructions for transferring data between the microprocessor and peripheral devices.

In many instances, the HD6800 MPU performs the same operation on both its internal accumulators and the external memory locations. In addition, the HD6800 MPU allow the MPU to treat peripheral devices exactly like other memory locations, hence, no I/O instructions as such are required. Because of these features, other classifications are more suitable for introducing the HD6800's instruction set: (1) Accumulator and memory operations; (2) Program control operations; (3) Condition Code Register operations.

For Accumulator and Memory Operations, refer to Table 4.

Table 3 Hexadecimal Values of Machine Codes

MSB LSB	0	1	2	3	4	5	6	7	8	9	A	В	С	D	€	F
0		NOP (IMP)	•	•	•	•	TAP (IMP)	TPA (IMP)	INX (IMP)	DEX (IMP)	CLV (IMP)	SEV (IMP)	CLC (IMP)	SEC (IMP)	CLI (IMP)	SEI (IMP)
1	SBA (A, B)	CBA (A, B)	•	•	•		TAB (IMP)	TBA (IMP)	•	DAA (IMP)	•	ABA (IMP)	•	•	•	
2	BRA (REL)	•	BHI (REL)	BLS (REL)	BCC (REL)	BCS (REL)	BNE (REL)	BEO (REL)	BVC (REL)	BVS (REL)	BPL (REL)	BMI (REL)	BGE (REL)	BLT (REL)	BGT (REL)	BLE (REL)
3	TSX (IMP)	INS (IMP)	PUL (A)	PUL (B)	DES (IMP)	TXS (IMP)	PSH (A)	PSH (B)	•	RTS (IMP)	•	RTI (IMP)	•	•	WA1 (IMP)	SWI (IMP)
4	NEG (A)	•	•	COM (A)	LSR (A)	•	ROR (A)	ASR (A)	ASL (A)	ROL (A)	DEC (A)	•	INC (A)	TST (A)	•	CLR (A)
5	NEG (B)	•	•	COM (B)	LSR (B)	•	ROR (B)	ASR (B)	ASL (B)	ROL (B)	DEC (B)	•	INC (B)	TST (B)	•	CLR (B)
6	NEG (IND)	•	•	COM (IND)	LSR (IND)	•	ROR (IND)	ASR (IND)	ASL (IND)	ROL (IND)	DEC (IND)	•	INC (IND)	TST (IND)	JMP (IND)	CLR (IND)
7	NEG (EXT)		•	COM (EXT)	LSR (EXT)	•	ROR (EXT)	ASR (EXT)	ASL (EXT)	ROL (EXT)	DEC (EXT)		INC (EXT)	TST (EXT)	JMP (EXT)	CLR (EXT)
8	SUB (IMM)(A)	CMP (IMM) ^(A)	SBC (IMM) ^(A)		AND (A)	BIT (A)	LDA (IMM)	•	EOR (IMM)	ADC (IMM)	ORA (IMM)	ADD (A)	CPX (IMM)	BSR (REL)	LDS (IMM)	•
9	SUB (DIR)	CMP (A)	SBC (A)	*	AND (A)	BIT (DIR)	LDA (DIR)	STA (DIR)	EOR (A)	ADC (A)	ORA (DIR)	ADD (A)	CPX (DIR)	•	LDS (DIR)	STS (DIR)
Α	SUB (IND)	CMP (A)	SBC (A)	•	AND (A)	BIT (IND)	LDA (IND)	STA (IND)	EOR (IND)	ADC (IND)	ORA (IND)	ADD (A)	CPX (IND)	JSR (IND)	LDS (IND)	STS (IND)
В	SUB (A)	CMP (A)	SBC (EXT)	•	AND (A)	BIT (EXT)	LDA (EXT)	STA (EXT)	EOR (EXT)	ADC (EXT)(A)	ORA (A)	ADD (A)	CPX (EXT)	JSR (EXT)	LDS (EXT)	STS (EXT)
С	SUB (B)	CMP (IMM)(B)	SBC (IMM)(B)		AND (B)	BIT (IMM) ^(B)	LDA (IMM)	•	EOR (IMM)	ADC (IMM)(B)	ORA (B)	ADD (B)	•	•	LDX (IMM)	•
D	SUB (DIR)	CMP (DIR)	SBC (DIR)		AND (B)	BIT (DIR)	LDA (DIR)	STA (DIR)	EOR (B)	ADC (B)	ORA (B)	ADD (B)	•	•	LDX (DIR)	STX (DIR)
E	SUB (B)	CMP (IND)	SBC (B)		AND (B)	BIT (IND)	LDA (IND)	STA (IND)	EOR (IND)	ADC (IND)	ORA (IND)	ADD (B)		•	LDX (IND)	STX (IND)
F	SUB (EXT)(B)	CMP (EXT)	SBC (EXT)(B)		AND (EXT)(B)	BIT (B)	LDA (EXT)	STA (EXT)	EOR (B)	ADC (B)	ORA (B)	ADD (B)			LDX (EXT)	STX (EXT)

DIR = Direct Addressing Mode EXT = Extended Addressing Mode

IMM = Immediate Addressing Mode

IND = Index Addressing Mode IMP = Implied Addressing Mode

REL = Relative Addressing Mode

A = Accumulator A B = Accumulator B

Table 4 Accumulator and Memory Operations

							-	dress						,			Boolean/	-	ond			_	- -
Operation	Mnemonic		ME			REC			DE:			TN		IMP			Arithmetic Operation	5	4	3	2	1	0
		-	· ~	_	-	· ~			~			~	_	OF	~	#		н	1	N	z	V	С
Add	ADDA ADDB	8B CB	2	2	9B DB	3	2	AB EB	5	2	BB FB	4	3				A + M → A B + M → B	‡		‡	‡	‡	† ‡
Add Acmitrs	ABA	CB	-	-	00	3	-	EB	"	-	- 5	7	"	1В	2	1	A+B→A	1		Ť	1	:	:
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	B9	4	3	1	-	١.	A+M+C→A	1	•	1	ŧ	‡	‡
	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3			ľ	B + M + C → B	‡		i	1	i	‡
And	ANDA	84	2	2	94	3	2	A4	5	2	В4	4	3				A·M → A	:		1	i	Ř	·
A110	ANDB	C4	2	2	D4	3	2	E4	5	2	F4	4	3				B • M → B			1	1	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	B5	4	3			İ	A·M		•	Ė	1	R	•
	BITB	C5	2	2	D5	3	2	E5	5	2	F5	4	3				B • M		•	1	‡	R	•
Clear	CLR		-	-		1	{ _	6F	7	2	7F	6	3				00 → M	•	•	R	S	R	R
	CLRA	ĺ	-	1	l					ĺ				4F	2	1	00 → A		•	R	S	R	R
	CLRB						İ		1				ĺ	5F	2	1	00 → B	•	•	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	A1	5	2	В1	4	3			1	A – M	•	•	‡	‡	1	1
	CMPB	C1	2	2	D1	3	2	E1	5	2	F١	4	3				B - M	•	•	‡	\$	‡	‡
Compare Acmitrs	CBA						i							11	2	1	A - B	•	•	#	\$	\$	\$
Complement, 1's	COM	Į.	l		1	1	1	63	7	2	73	6	3		_	١.	M → M	•	•	\$	\$	R	S
	COMA		1						Ì	ĺ		1		43	2	1	ĬĀ→Ā	•	•	\$	‡	R	S
	COMB	1	i			Ì			۱_	١.		١.		53	2	1	B → 8	•	•	\$	‡	R	S
Complement, 2's	NEG	l	Į.	Ι.	1	Į.		60	7	2	70	6	3		_	١.'	00 - M → M	•	•		‡	0	2
(Negate)	NEGA							1	i		1			40 50	2	1	00 A → A 00 B → B	:	:	\$	‡	0	2
Destard Adica A	NEGB		l		ĺ	1										1		1 -		‡	‡	0	2
Decimal Adjust, A	DAA	l	ļ	1	l	l		ļ	ļ			1	}	19	2	1	Converts Binary Add of BCD Characters into BCD Format	•	•	‡	‡	‡	3
Decrement	DEC			1	1			6A	7	2	7A	6	3				M — 1 → M			1	1	1	
Deci ornent	DECA			1	l			64	l ′	~	′ ^	١٥	١,	44	2	1	M - 1 → M A - 1 → A	:		:	*	8	
	DECB							Į	Į .		l	1	l	5A	2	1			•	;	;	ã	
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	88	4	3	~	*	١.	A ⊕ M → A			1	i	R	•
	EORB	C8	2	2	D8	3	2	E8	5	2	F8	4	3				B ⊕ M → B			1	i	R	
Increment	INC	"	1	*	50	3	-	6C	7	2	7C	6	3				M + 1 → M			\$	1	(5)	
	INCA	1	1	1	1		ĺ	100	Ì '	-	١,٠	ľ	ľ	4C	,	1	A+1→A			1	‡	6	
	INCB		ı	1	!			ì						5C	2	i	B + 1 → B			1	į	5	
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	В6	4	3	-	•	١.	M → A			1	1	R	
	LDAB	C6	2	2	D6	3	2	E6	5	2	F6	4	3	1		Ì	M → B			‡	ŧ	R	
Or, Inclusive	ORAA	8A	2		9A		2	AA	5	2	BA		3				A + M → A			1	į	R	
	ORAB	CA		2	DA		2	EA	5	2	FA		3	1			B + M → B			1	1	R	
Push Data	PSHA	-	1	1		1	-		1	-	1	1	-	36	4	1	A → Msp, SP — 1 → SP						
	PSHB	1											ĺ	37	4	i	B → Msp, SP — 1 → SP		•				
Pull Data	PULA]		ì				32	4	1	SP + 1 → SP, Msp → A						
	PULB		1	1	(}	1	1	1	1		1	}	33	4	1	SP + 1 → SP, Msp → B						
Rotate Left	ROL					ì		69	7	2	79	6	3				M)			‡	‡	6	#
	ROLA		ĺ		1			1						49	2	1	A -0+ 01111110+		•	1	‡	6	\$
	ROLB	i		ļ	1	1		1	1		[1		59	2	1	B) C b7 ← b0		•	1	1	6	1
Rotate Right	ROR		ĺ.				İ	66	7	2	76	6	3				M 1		•	1	‡	6	\$
	RORA	ļ			l	Į	ļ	1						46	2	1	A C 67 - 60	•	•	\$	1	•	1
	RORB	l	Į		l		Į	l		ļ		(ļ	56	2	1	(в) Сь7 → ь0	•	•	1	1	0	\$
Shift Left, Arithmetic	ASL							68	7	2	78	6	3				M }	•	•	1	‡	6	1
	ASLA				1		ĺ	1		ĺ				48	2	1	A - minimo - 0	•	•	1	‡	•	\$
	ASLB		l	(l		ļ	l	١_			١.	١.	58	2	1	в) с 67 60	•	•	#	‡	6	1
Shift Right, Arithmetic	ASR					1		67	7	2	77	6	3	١. ا	١.		M) Common + o	•	•	\$	\$	(e	1
	ASRA	ļ		1	ĺ			1		ļ				47	2	1		•	•	1	‡	6	1
ONE DISEASE IN THE	ASRB					ĺ		١	۱.		١			57	2	1	u ,	•	•	1	‡	6	1
Shift Right, Logic	LSR	1	1					64	7	2	74	6	3	امدا	١,	١.	M O +CUTTUD + D	:	:	R	‡	6	1
	LSRA				i			1				1		44	2	1	A 0 +00000 → D b7 b0 C		:	R	\$	6	‡
Store Acmitr	LSRB				97	4	2	A7	6	2	B7	5	3	54	2	1	A→M				‡	R	‡
Store Acmitr		1	1	1	D7	4	2				F7		3	li	Ì	1			:	\$	‡	R	:
Subtract	STAB	80	2	-			2	E7	6	2		5					B → M		•	\$	‡		
SUBTRACT	SUBA	CO		2	90	3	2	A0	5	2	BO	4	3				A – M → A		1	1	‡	‡	‡
Subtract Acmitrs	SBA		2	2	DO	3	2	E0	5	2	FO	4	3	10	2		B - M → B	:		1	*	1	1
Subtract Admitrs Subtr with Carry	SBCA	82	2	2	92	3	2	A2	5	2	82	4	3	ן טין	-	1	A - B → A A - M - C → A		:	1	‡	1	1
Subtr With Carry	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3				B - M - C → B	:		1			
Transfer Acmitrs	TAB	C2	1	1	02	3	-	E2.	9	1	F2	4	3	16	2	1	A → B				\$	‡ R	‡
	TBA			ŀ			ĺ	Į	Ì					17	2	i	B → A			‡ ‡	‡	R	:
Test Zero or Minus	TST							6D	7	2	70	6	3	''	^	١.	M - 00			:	:	R	R
. U. Leio oi minus	TSTA	1	1	1	1		1	00	′	-	٠,٥	١	1	4D	2	1	A - 00			:	‡	R	R
	TSTB]			1			5D	2	;	B - 00			‡	\$	R	R
	1316		Ц.	_		٠	<u> </u>	Щ.	L		<u> </u>	<u> </u>	_	_	_	-		1	-	+	+	1	1
LEGEND: OP Operation Code (Hex				D				- 0-									SYMBOLS:						
OP Operation Code (Hex ∼ Number of MPU Cvc	adecimal)	⊕		B00	lean	inc	IUSIN	ve OF	1					rry fr		bit							
# Number of Program I	Butes	M		Cc -	iean npien	CXC	iusi	M O	н			Inte	erru mei	pt ma /e (sig	ssk m h	i+1	S Set Always ‡ Test and set if true, cle		4 ^	the-		_	
+ Arithmetic Plus	-,	-→		Trai	nsfer	Inte	יט.							re (sig	, 0	,	Not Affected	Jar et	. O		4412	-	
- Arithmetic Minus		0		Bit	≃ Zer	0	-								s ce	ome	plement						
- Williampete mines																							
Boolean AND Msp Contents of memory		00		Byt	e = Z	ero					С	Car	ry f	rom t	oit '	7							

- LEGEND:
 OP Operation Code (Hexadecimal)
 Number of MPU Cycles
 Number of Program Bytes
 Arithmetic Plus
 Arithmetic Minus

- Boolean AND
 Contents of memory location pointed to be Stack Pointer
- **₩**
- Boolean Inclusive OR Boolean Exclusive OR
 Complement of M
 Transfer Into
 Bit * Zero
 Byte = Zero
- oo

(Note) Accumulator addressing mode instructions are included in the column for IMPLIED addressing.

CONDITION CODE REGISTER NOTES:

(Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000? ② (Bit C) Test: Result = 00000000?
- 3 (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)
- (Bit V) Test: Operand = 10000000 prior to execution?
- (Bit V) Test: Operand = 01111111 prior to execution?
- ⑥ (Bit V) Test: Set equal to result of N⊕C after shift has occurred.

PROGRAM CONTROL OPERATIONS

Program Control operation can be subdivided into two categories: (1) Index Register/Stack Pointer instructions: (2) Jump and Branch operations.

Index Register/Stack Pointer Operations

The instructions for direct operation on the MPU's Index Register and Stack Pointer are summarized in Table 5. Decrement (DEX, DES), increment (INX, INS), load (LDX, LDS), and store (STX, STS) instructions are provided for both. The Compare instruction, CPX, can be used to compare the Index Register to a 16-bit value and update the Condition Code Register accordingly.

The TSX instruction causes the Index Register to be loaded with the address of the last data byte put onto the "stack". The TXS instruction loads the Stack Pointer with a value equal to one less than the current contents of the Index Register. This causes the next byte to be pulled from the "stack" to come from the location indicated by the Index Register. The utility of these two instructions can be clarified by describing the "stack" concept relative to the HMCS 6800 system.

The "stack" can be thought of as a sequential list of data stored in the MPU's read/write memory. The Stack Pointer contains a 16-bit memory address that is used to access the list from one end on a last-in-first-out (LIFO) basis in contrast to the random access mode used by the MPU's other addressing modes.

The HD6800 MPU instruction set and interrupt structure allow extensive use of the stack concept for efficient handling of data movement, subroutines and interrupts. The instructions can be used to establish one or more "stacks" anywhere in read/write memory. Stack length is limited only by the amount of memory that is made available.

Operation of the Stack Pointer with the Push and Pull instructions is illustrated in Figs. 19 and 20. The Push instruction (PSHA) causes the contents of the indicated accumulator (A in this example) to be stored in memory at the location indicated by the Stack Pointer. The Stack Pointer is automatically decremented by one following the storage operation and is "pointing" to the next empty stack location.

The Pull instruction (PULA or PULB) causes the last byte stacked to be loaded into the appropriate accumulator. The Stack Pointer is automatically incremented by one just prior to the data transfer so that it will point to the last byte stacked rather than the next empty location. Note that the PULL instruction does not "remove" the data from memory; in the example, 1A is still in location (m+1) following execution of PULA. A subsequent PUSH instruction would overwrite than location with the new "pushed" data.

Execution of the Branch to Subroutine (BSR) and Jump to Subroutine (JSR) instructions cause a return address to be save on the stack as shown in Figs. 21 through 23. The stack is decremented after each byte of the return address is pushed onto the stack. For both of the these instructions, the return address is the memory location following the bytes of code that correspond to the BSR and JSR instruction. The code required for BSR or JSR may be either two or three bytes, depending on whether the JSR is in the indexed (two bytes) or the extended (three bytes) addressing mode. Before it is stacked, the Program Counter is automatically incremented the correct number of times to be pointing at the location of the next instruction. The Return from Subroutine instruction, RTS, causes the return address to be retrieved and loaded into the Program Counter as shown in Fig. 24.

There are several operations that cause the status of the MPU to be saved on the stack. The Software Interrupt (SWI) and Wait for Interrupt (WAI) instructions as well as the maskable (IRQ) and non-maskable (NMI) hardware interrupts all cause the MPU's internal registers (except for the Stack Pointer itself) to be stacked as shown in Fig. 25. MPU status is restored by the Return from interrupt, RTI, as shown in Fig. 26.

Table 5 Index Register and Stack Pointer Instructions

							Ad	dress	ing	Мо	des							С	onc	i. C	ode	Re	ġ.
Operation	Mnemonic	iM	ME	D	DII	REC	T	IN	DE	X	EX	TN	D	IMI	PLI	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	Antimical Operation	Н	1	N	z	v	C
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	6	2	ВС	5	3				$(X_H) = (M), (X_L) = (M+1)$	•	•	1	1	2	
Decrement Index Reg	DEX	1	1		ļ						ļ			09	4	1	X – 1 → X			•	1	•	
Decrement Stack Pntr	DES	ļ				1		ļ]				34	4	1	SP - 1 → SP		•	•	•	•	
Increment Index Reg	INX			1				1						08	4	1	X + 1 → X			•	1	•	
Increment Stack Pntr	INS]	1]			31	4	1	SP + 1 → SP		•	•	•	•	
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3		1	1	$M \rightarrow X_{H_{\ell}}(M+1) \rightarrow X_{1}$		•	3	t	R	
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_1$		•	3	t	R	
Store Index Reg	STX		İ		DF	5	2	EF	7	2	FF	6	3		1		$X_H \rightarrow M, X_L \rightarrow (M+1)$			3	t	R	
Store Stack Pntr	STS		ļ	ļ	9F	5	2	AF	7	2	BF	6	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$			3	t	R	
Index Reg → Stack Pntr	TXS									-		1		35	4	1	X — 1 → SP		•	•			
Stack Pntr → Index Reg	TSX				,	ļ	ļ	ļ		,	Ì			30	4	1	SP + 1 → X	•	•	•	•	•	

① (Bit N) Test: Sign bit of most significant (MS) byte of result = 1?

@ (Bit V) Test: 2's complement overflow from subtraction of ms bytes?

3 (Bit N) Test: Result less than zero? (Bit 15 = 1)




Figure 19 Stack Operation (Push Instruction)




Figure 20 Stack Operation (Pull Instruction)






Figure 21 Program Flow for BSR




Figure 22 Program Flow for JSR (Extended)




Figure 23 Program Flow for JSR (Indexed)




Figure 24 Program Flow for RTS






Figure 25 Program Flow for Interrupts




Figure 26 Program Flow for RTI

Jump and Branch Operation

The Jump and Branch instructions are summarized in Table 6. These instructions are used to control the transfer of operation from one point to another in the control program.

The No Operation instruction, NOP, while included here, is a jump operation in a very limited sense. Its only effect is to increment the Program Counter by one. It is useful during program development as a "stand-in" for some other instruction that is to be determined during debug. It is also used for equalizing the execution time through alternate paths in a control program.

Execution of the Jump Instruction, JMP, and Branch Always, BRA, affects program flow as shown in Fig. 27. When the MPU encounters the Jump (Index) instruction, it adds the offset to the value in the Index Register and uses the result as the address of the next instruction to be executed. In the extended addressing mode, the address of the next instruction to be executed is fetched from the two locations immediately following the JMP instruction. The Branch Always (BRA) instruction is similar to the JMP (extended) instruction except that the relative addressing mode applies and the branch is limited to the range within -125 or +127 bytes of the branch instruction itself. The opcode for the BRA instruction requires one less byte than JMP (extended) but takes one more cycle to execute.

The effect on program flow for the Jump to Subroutine (JSR) and Branch to Subroutine (BSR) is shown in Figs. 21 through 23. Note that the Program Counter is properly in-

cremented to be pointing at the correct return address before it is stacked. Operation of the Branch to Subroutine and Jump to Subroutine (extended) instruction is similar except for the range. The BSR instruction requires less opcode than JSR (2 bytes versus 3 bytes) and also executes one cycle faster than JSR. The Return from Subroutine, RTS, is used at the end of a subroutine to return to the main program as indicated in Fig. 24.

The effect of executing the Software Interrupt, SWI, and the Wait for Interrupt, WAI, and their relationship to the hardware interrupts is shown in Fig. 25. SWI causes the MPU contents to be stacked and then fetches the starting address of the interrupt routine from the memory locations that respond to the addresses FFFA and FFFB. Note that as in the case of the subroutine instructions, the Program Counter is incremented to point at the correct return address before being stacked. The Return from Interrupt instruction, RTI, (Fig. 26) is used at the end of an interrupt routine to restore control to the main program. The SWI instruction is useful for inserting break points in the control program, that is, it can be used to stop operation and put the MPU registers in memory where they can be examined. The WAI instruction is used to decrease the time required to service a hardware interrupt; it stacks the MPU contents and then waits for the interrupt to occur, effectively removing the stacking time from a hardware interrupt sequence.

						Add	ressi	ng Mo	des							Con	d. C	ode	Reg.	
Operation	Mnemonic	REL	ATI	VE	IN	DE:	X	E	(TN	D	ΙM	PLI	ED	Branch Test	5	4	3	2	1	0
		OP	~	#	ОР	~	#	ОР	~	#	ОР	~	#		Н	1	N	Z	٧	С
Branch Always	BRA	20	4	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2	ļ				İ			1	1	C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	4	2		ĺ		İ	1	1		1		C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	4	2		ļ	1		j	ì		ļ	!	Z = 1	•	•	•	•	•	•
Branch If ≧ Zero	BGE	2C	4	2		1		1						N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	4	2		1	1			1				Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	BHI	22	4	2		1				1	l	ì	!	C + Z = 0	•	•	•	•	•	•
Branch If ≦ Zero	BLE	2F	4	2	ì		ł	1		1		l		Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	4	2		l		i	İ	İ				C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	4	2	ĺ	[ĺ	[1	Ì	1		N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	BMI	2B	4	2])	j	ļ				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	4	2			İ			ì		ļ		Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	4	2	1	1	ļ	i		1		İ		V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	4	2			1				Ì		,	V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	4	2		ì	l			}		ĺ	1 1	N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	8	2		ļ			İ						•	•	•	•	•	•
Jump	JMP	1 !			6E	4	2	7E	3	3	ĺ	1	[[•	•	•	•	•	•
Jump To Subroutine	JSR	1		1	AD	8	2	BD	9	3	ļ	ļ)		•	•	•	•	•	•
No Operation	NOP					ł	Į			1	01	2	1	Advances Prog Cntr Only	•	•	•	•	•	•
Return From Interrupt	RTI	1 1					ŀ		1	1	3B	10	1				- (Ò-	-	-
Return From Subroutine	RTS										39	5	1		•	•	•	•	•	•
Software Interrupt	SWI			ĺ			ĺ				3F	12	1		•	S	•	•	•	•
Wait for Interrupt	WAI									1	3E	9	1		•	2	•	•	•	•

Table 6 JUMP/BRANCH Instruction

- ① (All) Load Condition Code Register from Stack. (See Special Operations)
- ② (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable interrupt is required to exit the wait state.




Figure 27 Program Flow for JUMP/BRANCH Instructions

Figure 28 Conditional Branch Instructions

The conditional branch instructions, Fig. 28, consists of seven pairs of complementary instructions. They are used to test the results of the preceding operation and either continue with the next instruction in sequence (test fails) or cause a branch to another point in the program (test succeeds).

Four of the pairs are used for simple tests of status bits N,

- Z, V, and C:
- Branch on Minus (BMI) and Branch On Plus (BPL) tests the sign bit, N, to determine if the previous result was negative or positive, respectively.
- 2. Branch On Equal (BEQ) and Branch On Not Equal (BNE) are used to test the zero status bit, Z, to determine whether or not the result of the previous operation was equal to "0". These two instructions are useful following a Compare (CMP) instruction to test for equality between an accumulator and the operand. They are also used following the Bit Test (BIT) to determine whether or not the same bit positions are set in an accumulator and the operand.

- Branch On Overflow Clear (BVC) and Branch On Overflow Set (BVS) tests the state of the V bit to determine if the previous operation caused an arithmetic overflow.
- 4. Branch On Carry Clear (BCC) and Branch On Carry Set (BCS) tests the state of the C bit to determine if the previous operation caused a carry to occur. BCC and BCS are useful for testing relative magnitude when the values being tested are regarded as unsigned binary numbers, that is, the values are in the range "00" (lowest) of "FF" (highest). BCC following a comparison (CMP) will cause a branch if the (unsigned) value in the accumulator is higher than or the same as the value of the operand. Conversely, BCS will cause a branch if the accumulator value is lower than the operand.

The Fifth complementary pair, Branch On Higher (BHI) and Branch On Lower or Same (BLS) are in a sense complements to BCC and BCS. BHI tests for both C and Z = "0", if used following a CMP, it will cause a branch if the value in the accumulator is higher than the operand. Conversely, BLS will cause a branch if the unsigned binary value in the accumulator is lower than or the same as the operand.

The remaining two pairs are useful in testing results of operations in which the values are regarded as signed two's complement numbers. This differs from the unsigned binary case in the following sense: In unsigned, the orientation is higher or lower; in signed two's complement, the comparison is between larger or smaller where the range of values is between -128 and +127.

Branch On Less Than Zero (BLT) and Branch On Greater Than Or Equal Zero (BGE) test the status bits for $N \oplus V = "1"$ and $N \oplus V = "0"$, respectively. BLT will always cause a branch following an operation in which two negative numbers were added. In addition, it will cause a branch following a CMP in which the value in the accumulator was negative and the operand was positive. BLT will never cause a branch following a CMP in which the accumulator value was positive and the operand negative. BGE, the complement to BLT, will cause a branch following operations in which two positive values were added or in which the result was "0".

The last pair, Branch On Less Than Or Equal Zero (BLE) and Branch On Greater Than Zero (BGT) test the status bits for $Z \oplus (N + V) = "1"$ and $Z \oplus (N + V) = "0"$, respectively, The action of BLE is identical to that for BLT except that a branch will also occur if the result of the previous result was "0". Conversely, BGT is similar to BGE except that no branch will occur following a "0" result.

CONDITION CODE REGISTER OPERATIONS

The Condition Code Register (CCR) is a 6-bit register within the MPU that is useful in controlling program flow during system operation. The bits are defined in Fig. 29.

The instructions shown in Table 7 are available to the user for direct manipulation of the CCR. In addition, the MPU automatically sets or clears the appropriate status bits as many of the other instructions on the condition code register was indicated as they were introduced.

Systems which require an interrupt window to be opened under program control should use a CLI-NOP-SEI sequence rather than CLI-SEI.

b5	b4	ь3	b2	b1	ь0
н	1	N	z	٧	С

- H = Half-carry; set whenever a carry from b3 to b4 of the result is generated by ADD, ABA, ADC; cleared if no b3 to b4 carry; not affected by other instructions.
- I = Interrupt Mask; set by hardware of software interrupt or SEI instruction; cleared by CLI instruction. (Normally not used in arithmetic operations.) Restored to a "0" as a result of an RTI instruction if IM stored on the stacked is "0"
- N = Negative; set if high order bit (b7) of result is set; cleared otherwise.
- Z = Zero; set if result = "0"; cleared otherwise.
- V = Overflow; set if there was arithmetic overflow as a result of the operation; cleared otherwise.
- C = Carry; set if there was a carry from the most significant bit (b7) of the result; cleared otherwise.

Figure 29 Condition Code Register Bit Definition

ADDRESSING MODES

The MPU operates on 8-bit binary numbers presented to it via the Data Bus. A given number (byte) may represent either data or an instruction to be executed, depending on where it is encountered in the control program. The HD6800 MPU has 72 unique instructions, however, it recognizes and takes action on 197 of the 256 possibilities that can occur using an 8-bit word length. This larger number of instructions results from the fact that many of the executive instructions have more than one addressing mode.

Table 7 Condition Code Register Instructions

		Addressing Mode			Cond. Code Reg.						
Operations	Mnemonic	IMPLIED			Boolean Operation	5	4	3	2	1	0
		ОР	~	#	· ·	Н	-	N	Z	٧	С
Clear Carry	CLC	ос	2.	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•
AcmItr A → CCR	TAP	06	2	1	A → CCR			(<u>.</u>		
CCR → Acmitr A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

R = Reset

S = Set

⁼ Not affected

① (ALL) Set according to the contents of Accumulator A.

These addressing modes refer to the manner in which the program causes the MPU to obtain its instructions and data. The programmer must have a method for addressing the MPU's internal registers and all of the external memory locations.

Selection of the desired addressing mode is made by the user as the source statements are written. Translation into appropriate opcode then depends on the method used. If manual translation is used, the addressing mode is implied in the opcode. For example, the Immediate, Direct, Indexed, and Extended modes may all be used with the ADD instruction. The proper mode is determined by selecting (hexidecimal notation) 8B, 9B, AB, or BB, respectively.

The source statement format includes adequate information for the selection if an assembler program is used to generate the opcode. For instance, the Immediate mode is selected by the Assembler whenever it encounters the "#" symbol in the operand field. Similarly, an "X" in the operand field causes the Indexed mode to be selected. Only the Relative mode applies to the branch instructions, therefore, the mnemonic instruction itself is enough for the Assembler to determine addressing mode.

For the instructions that use both Direct and Extended modes, the Assembler selects the Direct mode if the operand value is in the range $0\sim255$ and Extended otherwise. There are a number of instructions for which the Extended mode is valid but the Direct is not. For these instructions, the Assembler automatically selects the Extended mode even if the operand is in the $0\sim255$ range. The addressing modes are summarized in Fig. 30.




Figure 30 Addressing Mode Summary

• Implied (Includes "Accumulator Addressing" Mode)

The successive fields in a statement are normally separated by one or more spaces. An exception to this rule occurs for instructions that use dual addressing in the operand field and for instructions that must distinguish between the two accumulators. In these cases, A and B are "operands" but the space between them and the operator may be omitted. This is commonly done, resulting in apparent four character mnemonics for those instructions.

The addition instruction, ADD, provides an example of dual addressing in the operand fields;

Operator	Operand	Comment				
ADDA	MEM12	ADD CONTENTS OF MEM12 TO ACCA				
or ADDB	MEM12	ADD CONTENTS OF MEM12 TO ACCB				

The example used earlier for the test instruction, TST, also applies to the accumulators and uses the "accumulator addressing mode" to designate which of the two accumulators is being tested:

U	perator	Comment
	TSTB	TEST CONTENTS OF ACCB
or	TSTA	TEST CONTENTS OF ACCA

A number of the instructions either alone or together with an accumulator operand contain all of the address information that is required, that is, "inherent" in the instruction, itself. For instance, the instruction ABA causes the MPU to add the contents of accumulators A and B together and place the result in accumulator A. The instruction INCB, another example of "accumulator addressing", causes the contents of accumulator B to be increased by one. Similarly, INX, increment the Index Register, causes the contents of the Index Register to be increased by one.

Program flow for instructions of this type is illustrated in Figures 31 and 32. In these figures, the general case is shown on the left and a specific example is shown on the right. Numerical examples are in decimal notation. Instructions of this type require only one byte of opcode. Cycle-by-cycle operation of the implied mode is shown in Table 8.




Figure 31 Implied Addressing




Figure 32 Accumulator Addressing

Immediate Addressing Mode

In the Immediate addressing mode, the operand is the value that is to be operated on. For instance, the instruction

Operator	Operand	Comment
LDAA	#25	LOAD 25 INTO ACCA

causes the MPU to "immediately load accumulator A with the value 25"; no further address reference is required. The Immediate mode is selected by preceding the operand value with the "#" symbol. Program flow for this addressing mode is illustrated in Fig. 33.

The operand format allows either properly defined symbols or numerical values. Except for the instructions CPX, LDX, and LDS, the operand may be any value in the range $0 \sim 255$. Since Compare Index Register (CPX), Load Index Register (LDX), Load Stack Pointer (LDS), require 16-bit values, the immediate mode for these three instructions require two-byte operands.

Table 9 shows the cycle-by-cycle operation for the immediate addressing mode.




Figure 33 Immediate Addressing Mode



Table 8 Implied Mode Cycle by Cycle Operation

Ad and	dress Mo Instruction	de ons	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ABA ASL ASR CBA CLC CLI CLR CLV COM	DAA DEC INC LSR NEG NOP ROL ROR SBA	SEC SEI SEV TAB TAP TBA TPA TST	2	2	1	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
DES DEX INS INX			4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Previous Register Contents New Register Contents	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)
PSH			4	1 2 3 4	1 1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer – 1	1 1 0 1	Op Code Op Code of Next Instruction Accumulator Data Accumulator Data
PUL			4	1 2 3 4	1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (NOTE 1) Operand Data from Stack
TSX			4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Stack Pointer New Index Register	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)
TXS			4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register New Stack Pointer	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Irrelevant Data
RTS		-	5	1 2 3 4 5	1 1 0 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data (NOTE 2) Irrelevant Data (NOTE 1) Address of Next Instruction (High Order Byt Address of Next Instruction (Low Order Byt
WAI			9	1 2 3 4 5 6 7 8	1 1 1 1 1 1 1 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Stack Pointer - 3 Stack Pointer - 4 Stack Pointer - 5 Stack Pointer - 6 (NOTE 3)	1 1 0 0 0 0 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte) Index Register (Low Order Byte) Index Register (High Order Byte) Contents of Accumulator A Contents of Accumulator B Contents of Cond. Code Register
RTI			10	1 2 3 4 5 6 7 8 9	1 1 0 1 1 1 1 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2 Stack Pointer + 3 Stack Pointer + 4 Stack Pointer + 5 Stack Pointer + 6 Stack Pointer + 7	1 1 1 1 1 1 1 1 1 1 1 1 1	Op Code Irrelevant Data (NOTE 2) Irrelevant Data (NOTE 1) Contents of Cond. Code Register from Stack Contents of Accumulator B from Stack Contents of Accumulator A from Stack Index Register from Stack (High Order Byte) Index Register from Stack (Low Order Byte) Next Instruction Address from Stack (High Order Byte) Next Instruction Address from Stack (Low Order Byte)
SWI			12	1 2 3 4 5 6 7 8 9 10 11	1 1 1 1 1 1 1 1 1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Stack Pointer - 3 Stack Pointer - 4 Stack Pointer - 5 Stack Pointer - 6 Stack Pointer - 7 Vector Address FFF A (Hex) Vector Address FFF B (Hex)	1 1 0 0 0 0 0 0 0	Op Code Irrelevant Data (NOTE 1) Return Address (Low Order Byte) Return Address (High Order Byte) Index Register (Low Order Byte) Index Register (High Order Byte) Contents of Accumulator A Contents of Accumulator B Contents of Cond. Code Register Irrelevant Data (NOTE 1) Address of Subroutine (High Order Byte) Address of Subroutine (Low Order Byte)

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

NOTE 2. Data is ignored by the MPU.

NOTE 3. While the MPU is waiting for the interrupt, Bus Available will go "High" indicating the following states of the control lines: VMA is "Low"; Address Bus,R/W, and Data Bus are all in the high impedance state.

Table 9 Immediate Mode Cycle by Cycle Operation

	Address Mode and Instructions				Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ADC ADD AND BIT CMP	EOR LDA ORA SBC SUB	2	1 2	1	Op Code Address Op Code Address + 1	1	Op Code Operand Data		
CPX LDS LDX		3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte)		

Direct and Extended Addressing Modes

In the Direct and Extended modes of addressing, the operand field of the source statement is the address of the value that is to be operated on. The Direct and Extended modes differ only in the range of memory locations to which they can direct the MPU. Direct addressing generates a single 8-bit operand and, hence, can address only memory locations 0 \sim 255; a two byte operand is generated for Extended addressing, enabling the MPU to reach the remaining memory locations, 256 \sim 65535. An example of Direct addressing and its effect on program flow is illustrated in Fig. 34.

Table 10 shows the cycle-by-cycle operations of this mode. The MPU, after encountering the opcode for the instrution LDAA (Direct) at memory location 5004 (Program Counter = 5004), looks in the next location, 5005, for the address of the operand. It then sets the program counter equal to the value found there (100 in the example) and fetches the operand, in

this case a value to be loaded into accumulator A, from that location. For instructions requiring a two-byte operand such as LDX (Load the Index Register), the operand bytes would be retrieved from locations 100 and 101.

Extended addressing, Fig. 35, is similar except that a two-byte address is obtained from locations 5007 and 5008 after the LDAB (Extended) opcode shows up in location 5006. Extended addressing can be thought of as the "standard" addressing mode, that is, it is a method of reaching anyplace in memory. Direct addressing, since only one address byte is required, provides a faster method of processing data and generates fewer bytes of control code. In most applications, the direct addressing range, memory locations $0 \sim 255$, are reserved for RAM. They are used for data buffering and temporary storage of system variables, the area in which faster addressing is of most value, Cycle-by-cycle operation is shown in Table 11 for Extended Addressing.

Table 10 Direct Mode Cycle by Cycle Operation

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA	- 1	2	1	Op Code Address + 1	1 1	Address of Operand
AND ORA BIT SBC CMP SUB	3	3	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS		2	1 1	Op Code Address + 1	1	Address of Operand
LDX	4	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1 1	Destination Address
	4	3	0	Destination Address	1 1	Irrelevant Data (NOTE 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1 1	Irrelevant Data (NOTE 1)
	ł	4	1 1	Address of Operand	0	Register Data (High Order Byte)
	l l	5	1	Address of Operand + 1	0	Register Data (Low Order Byte)

NOTE 1. If device which is address during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Table 11 Extended Mode Cycle by Cycle

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
STS STX	6	1 2 3 4 5	1 1 1 0 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand Address of Operand	1 1 1 1 0	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Irrelevant Data (NOTE 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)
JSR	9	1 2 3 4 5 6 7 8	1 1 1 1 1 1 0 0	Op Code Address Op Code Address + 1 Op Code Address + 2 Subroutine Starting Address Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Op Code Address + 2 Op Code Address + 2	1 1 1 1 0 0 1 1	Op Code Address of Subroutine (High Order Byte) Address of Subroutine (Low Order Byte) Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Address of Subroutine (Low Order Byte)
JMP	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Jump Address (High Order Byte) Jump Address (Low Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1 2 3 4	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand	1 1 1	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data
CPX LDS LDX	5	1 2 3 4 5	1 1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand + 1	1 1 1 1 1	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data (High Order Byte) Operand Data (Low Order Byte)
STA A STA B	5	1 2 3 4 5	1 1 1 0	Op Code Address Op Code Address + 1 Op Code Address + 2 Operand Destination Address Operand Destination Address	1 1 1 1 0	Op Code Destination Address (High Order Byte) Destination Address (Low Order Byte) Irrelevant Data (NOTE 1) Data from Accumulator
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	6	1 2 3 4 5 6	1 1 1 1 0 1/0 (NOTE 2)	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand Address of Operand	1 1 1 1 1 0	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Current Operand Data Irrelevant Data (NOTE 1) New Operand Data (NOTE 2)

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus. NOTE 2. For TST, VMA = 0 and Operand data does not change.




Figure 34 Direct Addressing Mode

Figure 35 Extended Addressing Mode



Relative Address Mode

In both the Direct and Extended modes, the address obtained by the MPU is an absolute numerical address. The Relative addressing mode, implemented for the MPU's branch instructions, specifies a memory location relative to the Program Counter's current location. Branch instructions generate two bytes of machine code, one for the instruction opcode and one for the "relative" address (see Fig. 36). Since it is desirable to be able to branch in either direction, the 8-bit address byte is interpreted as a signed 7-bit value; the 8th bit of the operand is treated as a sign bit, "0" = plus and "1" = minus. The remaining seven bits represent the numerical value. This result in a relative addressing range of ±127 with respect to the location of the branch instruction itself. However, the branch range is computed with respect to the next instruction that would be executed if the branch conditions are not satisfied. Since two byte are generated, the next instruction is located at PC+2. If, D is defined as the address of the branch destination, the range is then:

(PC+2) -128 ≦ D ≦ (PC+2) + 127 r PC -126 ≦ D ≦ PC + 129 that is, the destination of the branch instruction must be within -126 to +129 memory locations of the branch instruction itself. For transferring control beyond this range, the unconditional jump (JMP), jump to subroutine (JSR), and return from subroutine (RTS) are used.

In Fig. 36, when the MPU encounters the opcode for BEQ (Branch if result of last instruction was zero), it tests the Zero bit in the Condition Code Register. If that bit is "0", indicating a non-zero result, the MPU continues execution with the next instruction (in location 5010 in Fig. 36). If the previous result was zero, the branch condition is satisfied and the MPU adds the offset, 15 in this case, to PC+2 and branches to location 5025 for the next instruction.

The branch instructions allow the programmer to efficiently direct the MPU to one point or another in the control program depending on the outcome of test results. Since the control program is normally in read-only memory and cannot be changed, the relative address used in execution of branch instructions is a constant numerical value. Cycle-by-cycle operation is shown in Table 12 for relative addressing.




Figure 36 Relative Addressing Mode



Address Mode and Instructions		Cycle	le Cycle VMA Line				Data Bus	
3CC	BHI	BNE		1	1	Op Code Address	1	Op Code
3CS	BLE	BPL	4	2	1	Op Code Address + 1	1 1	Branch Offset
BEQ	BLS	BRA	4	3	0	Op Code Address + 2	1 1	Irrelevant Data (NOTE 1)
3GE	BLT	BVC	1	4	0	Branch Address	1	Irrelevant Data (NOTE 1)
3GT	BMI	BVS	L					
SSR				1	1	Op Code Address	1	Op Code
			[2	1	Op Code Address + 1	1	Branch Offset
				3	0	Return Address of Main Program	1	Irrelevant Data (NOTE 1)
			8	4	1 ;	Stack Pointer	0	Return Address (Low Order Byte)
			0	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
				6	0	Stack Pointer — 2] 1]	Irrelevant Data (NOTE 1)
				7	0	Return Address of Main Program	1 1	Irrelevant Data (NOTE 1)
			J	8	0	Subroutine Address	1 1	Irrelevant Data (NOTE 1)

Table 12 Relative Mode Cycle-by-Cycle Operation

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Indexed Addressing Mode

With Indexed addressing the numerical address is variable and depend on the current contents of the Index Register. A source statement such as

Operator	Operand	Comment
STAA	×	PUT A IN INDEXED LOCATION

causes the MPU to store the contents of accumulator A in the memory location specified by the contents of the Index Register (recall that the label X is reserved to designate the Index Register). Since there are instructions for manipulating X during program execution (LDX, INX, DEX, etc.), the Indexed addressing mode provides a dynamic "on the fly" way to modify program activity.

The operand field can also contain a numerical value that will be automatically added to X during execution. This format is illustrated in Fig. 37.

When the MPU encounters the LDAB (Indexed) opcode in location 5006, it looks in the next memory location for the value to be added to X (5 in the example) and calculates the required address by adding 5 to the present Index Register value of 400. In the operand format, the offset may be represented by a label or a numerical value in the range 0 ~ 255 as in the example. In the earlier example, STAA X, the operand is equivalent to 0, X , that is, the "0" may be omitted when the desired address is equal to X. Table 13 shows the cycle-by-cycle operation for the Indexed Mode of Addressing.




Figure 37 Indexed Addressing Mode

Table 13 Indexed Mode Cycle by Cycle

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
JMP	4	1 2 3 4	1 1 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry)	1 1 1	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	5	1 2 3 4 5	1 1 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset	1 1 1 1	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data
CPX LDS LDX	6	1 2 3 4 5	1 1 0 0 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)
STA	6	1 2 3 4 5	1 1 0 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1 0	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	7	1 2 3 4 5 6 7	1 0 0 1 0 1/0 (NOTE 2)	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1 1 0	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Current Operand Data Irrelevant Data (NOTE 1) New Operand Data (NOTE 2)
STS STX	7	1 2 3 4 5 6 7	1 1 0 0 0 1 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1 0 0	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data (High Order Byte) Operand Data (Low Oder Byte)
ASL	8	1 2 3 4 5 6 7 8	1 1 0 1 1 0 0	Op Code Address Op Code Address + 1 Index Register Stack Pointer Stack Pointer — 1 Stack Pointer — 2 Index Register Index Register Plus Offset (w/o Carry)	1 1 1 0 0 1 1	Op Code Offset Irrelevant Data (NOTE 1) Return Address (Low Order Byte) Return Address (High Order Byte) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)

NOTE 1. If Device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.
Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

NOTE 2. For TST, VMA = 0 and Operand data does not change.




Figure 38 Example of Excution Timing in Each Addressing Mode

HD6802


MPU (Microprocessor with Clock and RAM)

The HD6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present HD6800 plus an internal clock oscillator and driver on the same chip. In addition, the HD6802 has 128 bytes of RAM on the chip located at hex addresses 0000 to 007F. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing V_{CC} standby, thus facilitating memory retention during a power-down situation.

The HD6802 is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802 is expandable to 65k words.

FEATURES


- On-Chip Clock Circuit
- 128 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability
- Compatible with MC6802



BLOCK DIAGRAM

V_{CC} Vcc Vcc Sta TRO Counter/ Timer I/O TRO RES MR VMA CS. VMA HALT Ε RE R/W HD6846 ROM, I/O, R/W TIMER NM HD6802 Parallel MPU D,~D. ВА 1/0 D.~D. D.~D, ΧΤΔΙ Crystal EXTAI CS ₩ _{Vss}

■ PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	, Value	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol		min	typ	max	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*		4.75	5.0	5.25	٧
		V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{IH} *	Except RES	2.0	_	Vcc	V
	V IH	RES	4.25	_	Vcc	V
Operation Temperature	T _{opr}		-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ**	max	Unit
1	Except RES	.,		2.0	_	V _{cc}	v
Input "High" Voltage	RES	V _{IH}		4.25	_	V _{cc}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Janua III augi Valena	Except RES	***		-0.3	_	0.8	v
Input "Low" Voltage	RES	VIL		-0.3	_	0.8] '
	D₀~D₁, E	V _{он}	I _{OH} = -205μA	2.4		-	V
Output "High" Voltage	$A_0 \sim A_{15}$, R/\overline{W} , VMA		I _{OH} = -145μA	2.4	-	_	
	BA		I _{OH} = -100μA	2.4	_	-	
Output "Low" Voltage		VoL	I _{OL} = 1.6mA	T -		0.4	V
Three State (Off State) Input Current	D ₀ ~D ₇	ITSI	V _{in} = 0.4~2.4V	-10	-	10	μΑ
Input Leakage Current	Except Do~D7 ****	lin	V _{in} = 0~5.25V	-2.5	-	2.5	μΑ
Power Dissipation		P _D *		_	0.6	1.2	W
L	D ₀ ~D ₇		V _{in} =0V, T _a =25°C,	_	10	12.5	pF
Input Capacitance	Except Do~D7	C _{in}	f=1.0MHz	_	6.5	10	pr
Output Capacitance	A ₀ ∼A ₁₅ , R/W, BA, VMA, E	Cout	V _{in} =0V, T _a =25°C, f=1.0MHz	_	-	12	pF

In power-down mode, maximum power dissipation is less than 42mW.
 ** T_a=25° C, V_{CC}=5V
 **As RES input has histeresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

^{****} Does not include EXTAL and XTAL, which are crystal inputs.

• AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. CLOCK TIMING CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
English of Operation	Input Clock ÷ 4	f		0.1	_	1.0	NALL-
Frequency of Operation	Crystal Frequency	FXTAL		1.0	_	4.0	MHz
Cycle Time		t _{cyc}	Fig. 2, Fig. 3	1.0	_	10	μs
	"High" Level	$PW_{\phi H}$	at 2.4V (Fig. 2, Fig. 3)	450		1	
Clock Pulse Width	"Low" Level	PW _Ø L	at 0.8V (Fig. 2, Fig. 3)	450	-	4500	ns
Clock Fall Time		ty	0.8V ~ 2.4V(Fig.2,Fig.3)	-	_	25	nş

2. READ/WRITE TIMING

ltem	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	t _{AD}	Fig. 2, Fig. 3, Fig. 6	_	_	270	ns
Peripheral Read Access Time	tacc	Fig. 2	_	-	530	ns
Data Setup Time (Read)	tosa	Fig. 2	100	-	-	ns
Input Data Hold Time	t _H	Fig. 2	10	-	-	ns
Output Data Hold Time	t _H	Fig. 3	20	-	T	ns
Address Hold Time (Address, R/W, VMA)	t _{AH}	Fig. 2, Fig. 3	10	_	_	ns
Data Delay Time (Write)	t _{DDW}	Fig. 3	_	_	225	ns
Bus Available Delay	t _{BA}	Fig. 4, Fig. 5, Fig. 7, Fig. 8	-	-	250	ns
Processor Controls Processor Control Setup Time	tpcs	Fig. 4~Fig. 7, Fig. 12	200	_	-	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	t _{PCr}	Fig. 4~Fig. 7, Fig. 12, Fig. 13, Fig. 16	-	_	100	ns

^{*}Ta = 25°C, V_{CC} = 5V

3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	t _{RE1}	Fig. 13	150		_	ns
RAM Enable Reset Time (2)	t _{RE2}	Fig. 13	E-3 cycles	_	-	
Reset Release Time	tLRES	Fig. 12	20*			ms
RAM Enable Reset Time (3)	t _{RE3}	Fig. 12	0	_	T -	ns
Memory Ready Setup Time	tsma	Fig. 16	300	-	<u> </u>	ns
Memory Ready Hold Time	t _{HMR}	Fig. 16	0	_	200	ns

^{*}tRES = 20 msec min. for \$ type, 50 msec min. for R type.




Figure 1 Bus Timing Test Load




Figure 2 Read Data from Memory or Peripherals




Figure 3 Write Data in Memory or Peripherals




Figure 4 Timing of HALT and BA




Figure 5 Timing of HALT and BA




Figure 6 RES and MPU Restart Sequence




Figure 7 IRQ and NMI Interrupt Timing




Figure 8 WAI Instruction and BA Timing

■ MPU REGISTERS

A general block diagram of the HD6802 is shown in Fig. 9. As shown, the number and configuration of the registers are the same as for the HD6800. The 128 \times 8 bit RAM has been added to the basic MPU. The first 32 bytes may be operated in a low power mode via a V_{CC} standby. These 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Fig. 10).

Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

Stack Pointer (SP)

The stack pointer is a two byte (16-bit) register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators (ACCA, ACCB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit(ALU).

Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative(N), Zero(Z), Overflow(V), Carry from bit7(C), and half carry from bit3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit(I). The used bits of the Condition Code Register (B6 and B7) are ones.

Fig. 11 shows the order of saving the microprocessor status within the stack.






Figure 9 Expanded Block Diagram




Figure 10 Programming Model of The Microprocessing Unit




Figure 11 Saving The Status of The Microprocessor in The Stack



■ HD6802 MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals for the HD6802 are similar to those of the HD6800 except that TSC, DBE, ϕ_1 , ϕ_2 input, and two unused pins have been eliminated, and the following signal and timing lines have been added.

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready(MR)

V_{CC} Standby

Enable ϕ_2 Output(E)

The following is a summary of the HD6802 MPU signals:

• Address Bus ($A_0 \sim A_{15}$)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

• Data Bus $(D_0 \sim D_7)$

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

• HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the HALT line must not occur during the last 250ns of E and the HALT line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

● Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other

outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The \overline{HALT} line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while \overline{HALT} is "Low".

A $3k\Omega$ external register to V_{CC} should be used for wire-OR and optimum control of interrupts.

Reset (RES)

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ. Power-up and reset timing and power-down sequences are shown in Fig. 12 and Fig. 13 respectively.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the \overline{IRQ} signal, the processor will complete the current instruction that is being executed before it recognizes the \overline{NMI} signal. The interrupt mask bit in the Condition Code Register has no effect on \overline{NMI} .

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A $3k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction. IRQ and NMI should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 14 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.




Figure 12 Power-up and Reset Timing




Figure 14 MPU Flow Chart

Table 1 Memory Map for Interrupt Vectors

Ve	ctor	Description				
MS	LS	Description				
FFFE	FFFF	Restart	(RES)			
FFFC	FFFD	Non-Maskable Interrupt	(NMI)			
FFFA	FFFB	Software Interrupt	(SWI)			
FFF8	FFF9	Interrupt Request	(TRQ)			

RAM Enable (RE)

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before V_{CC} goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

EXTAL and XTAL


The HD6802 has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802 so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802 may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802.

If an external clock is used, it may not be halted for more than $4.5\mu s$. The HD6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 pF max$.
- $R_1 = 80\Omega$ max.



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)




Figure 15 Crystal Oscillator

When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802.

Memory Ready (MR)

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 16.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is 4.5µs.




Figure 16 Memory Ready Control Function

• Enable (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to ϕ_2 on the HD6800.

V_{CC} Standby

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V.

Maximum current drain at 5.25V is 8mA.


■ MPU INSTRUCTION SET

The HD6802 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU(HD6800 etc.) and is not explained again in this data sheet.

■ NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity C_L must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over 10M\Omega.

Figure 17 Note for Board Design of the Oscillation Circuit






Figure 18 Example of Board Design Using the Crystal Oscillator

HD6802W

MPU (Microprocessor with Clock and RAM)

HD6802W is the enhanced version of HD6802 which contains MPU, clock and 256 bytes RAM. Internal RAM has been extended from 128 to 256 bytes to increase the capacity of system read/write memory for handling temporary data and manipulating the stack.

The internal RAM is located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing V_{CC} standby, thus facilitating memory retention during a power-down situation.


The HD6802W is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802W is expandable to 65k words.


- FEATURES
- On-Chip Clock Circuit
- 256 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800, HD6802
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability



■ PIN ARRANGEMENT

■ BLOCK DIAGRAM





A expanded block diagram of the HD6802W is shown in Fig. 1. As shown, the number and configuration of the registers are

the same as the HD6802 except that the internal RAM has been extended to 256 bytes.




Figure 1 Expanded Block Diagram

Address Map of RAM is shown is Fig. 2.

The HD6802W has 256 bytes of RAM on the chip located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power

mode by utilizing V_{CC} standby and setting RAM Enable Signal "Low" level, thus facilitating memory retention during a power-down situation.




Figure 2 Address Map of HD6802W



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ∼ +75	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

^{*} With respect to $V_{\mbox{SS}}$ (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item		Symbol	min	typ	max	Unit	
Supply Voltage	V _{cc} *		4.75	5.0	5.25	V	
	V _{cc} S	tandby *	4.0	3.0	5,25		
	\ \ \	/ _{IL} *	-0.3	_	0.8	V	
Input Voltage	*	Except RES	2.0	_	V _{cc}		
V	V _{IH} *	RES	V _{cc} -0.75	_	V _{cc}	\ \	
Operation Temperature	7	opr	-20	25	75	°c	

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20∼+75°C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ*	max	Unit
Innua //High// Malana	Except RES	· V		2.0	_	V _{cc}	v
Input "High" Voltage	RES	V _{IH}		V _{CC} -0.75	_	Vcc	'
Innut //I ou// Voltage	Except RES	**		-0.3	_	0.8	v
Input "Low" Voltage	RES	VIL		-0.3	_	0.8	v
	D₀~D₁, E	A V _{OH}	I _{OH} = -205μA	2.4		_	V
Output "High" Voltage	A ₀ ~A ₁₅ , R/W, VMA		l _{OH} = -145μA	2.4	-	-	
	BA		l _{OH} = -100μA	2.4	_	_	
Output "Low" Voltage		VoL	I _{OL} = 1.6mA	_	_	0.4	٧
Three State (Off State) Input Current	D ₀ ~D ₇	I _{TSI}	V _{in} = 0.4~2.4 V	-10	_	10	μΑ
Input Leakage Current	Except D ₀ ~D ₇	lin ***	V _{in} = 0~5.25V	-2.5	_	2.5	μΑ
Power Dissipation		P _D ****		_	0.7	1.2	W
Innua Consolanno	D ₀ ~D ₇	_	V _{in} =0V, T _a =25°C,	_	10	12.5	pF
Input Capacitance	Except D ₀ ~D ₇	C _{in}	f=1.0MHz	_	6.5	10	pr
Output Capacitance	A ₀ ∼A ₁₅ , R/W, BA, VMA	Cout	V_{in} =0V, T_a =25°C, f=1.0MHz	-	_	12	рF

^{*} T_a=25° C, V_{CC}=5V
** As RES input has histeresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

^{***} Does not include EXTAL and XTAL, which are crystal inputs.

^{****} In power-down mode, maximum power dissipation is less than 42mW.

● AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. CLOCK TIMING CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
	Input Clock ÷ 4	f		0.1	<u> </u>	1.0	MHz
requency of Operation	Crystal Frequency	f _{XTAL}		1.0	- 4.0	IVITIZ	
Cycle Time		t _{cyc}	Fig. 4, Fig. 5	1.0	_	10	μs
	"High" Level	$PW_{\phi H}$	at 2.4V (Fig. 4, Fig. 5)	450		4500	ns
Clock Pulse Width	"Low" Level	$PW_{\phi L}$	at 0.8V (Fig. 4, Fig. 5)	450 –	_	4500	113
Clock Fall Time	4,	tφ	0.8V ~ 2.4V (Fig.4,Fig.5)	_	_	25	ns

2. READ/WRITE TIMING

Item	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	t _{AD}	Fig. 4, Fig. 5, Fig. 8	_	_	270	ns
Peripheral Read Access Time	tacc	Fig. 4	_	_	530	ns
Data Setup Time (Read)	tosa	Fig. 4	100	_	-	ns
Input Data Hold Time	t _H	Fig. 4	10	_	_	ns
Output Data Hold Time	t _H	Fig. 5	20	_	_	ns
Address Hold Time (Address, R/W, VMA)	t _{AH}	Fig. 4, Fig. 5	10	-		ns
Data Delay Time (Write)	toow	Fig. 5	_	_	225	ns
Bus Available Delay	t _{BA}	Fig. 6, Fig. 7, Fig. 9, Fig. 10	-		250	ns
Processor Controls Processor Control Setup Time	t _{PCS}	Fig. 6 ~ Fig. 9, Fig. 11	200	_	_	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	t _{PCr} ,	Fig. 6 ~ Fig. 9, Fig. 11, Fig. 12, Fig. 14	-	_	100	ns

^{*} Ta = 25°C, V_{CC} = 5V

3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	t _{RE1}	Fig. 12	150	_	_	ns
RAM Enable Reset Time (2)	t _{RE2}	Fig. 12	E-3 cycles	_	_	
Reset Release Time	t _{LRES}	Fig. 11	20	_		ms
RAM Enable Reset Time (3)	t _{RE3}	Fig. 11	0		-	ns
Memory Ready Setup Time	t _{SMR}	Fig. 14	300		_	ns
Memory Ready Hold Time	t _{HMR}	Fig. 14	0		200	ns




Figure 3 Bus Timing Test Load




Figure 4 Read Data from Memory or Peripherals




Figure 5 Write Data in Memory or Peripherals






Figure 6 Timing of HALT and BA




Figure 7 Timing of HALT and BA




Figure 8 RES and MPU Restart Sequence




Figure 9 IRQ and NMI Interrupt Timing




Figure 10 WAI Instruction and BA Timing

■ HD6802W MPU SIGNAL DESCRIPTION

• Address Bus ($A_0 \sim A_{15}$)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

• Data Bus $(D_0 \sim D_7)$

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$00FF. External RAM at \$0000 to \$00FF must be disabled when internal RAM is accessed.

HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

 $\overline{\mbox{HALT}}$ line must not occur during the last \mbox{t}_{PCS} of E and the $\overline{\mbox{HALT}}$ line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

Read/Write (R/W̄)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence

be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low".

A $3k\Omega$ external register to V_{CC} should be used for wire-OR and optimum control of interrupts.

• Reset (RES)


This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences are shown in Fig. 11 and Fig. 12 respectively.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the \overline{IRQ} signal, the processor will complete the current instruction that is being executed before it recognizes the \overline{NMI} signal. The interrupt mask bit in the Condition Code Register has no effect on \overline{NMI} .

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A 3k\(\Omega\) external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction. IRQ and NMI should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 13 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.



(NOTE) If option 1 is chosen, RES and RE pins can be tied together.

Figure 11 Power-up and Reset Timing




Figure 13 MPU Flow Chart



Table 1 Memory Map for Interrupt Vectors

Vector					
 MS	LS	Description			
FFFE	FFFF	Restart	(RES)		
 FFFC	FFFD	Non-Maskable Interrupt	(NMI)		
FFFA	FFFB	Software Interrupt	(SWI)		
 FFF8	FFF9	Interrupt Request	(ĪRQ)		

RAM Enable (RE)

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802W. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before V_{CC} goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

EXTAL and XTAL


The HD6802W has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802W so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802W may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802W.

If an external clock is used, it may not be halted for more than $4.5\mu s$. The HD6802W is a dynamic part except for the internal RAM, and requires the external clock to retain information.


Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 pF max$.
- $R_1 = 80 \Omega \text{ max}$.



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)



When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802W.

Memory Ready (MR)

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 14.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is 4.5µs.




Figure 14 Memory Ready Control Function

Enable (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to ϕ_2 on the HD6800.

V_{CC} Standby

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V.

Maximum current drain at 5.25V is 8mA.


MPU INSTRUCTION SET

The HD6802W has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU (HD6800 etc.) and is not explained again in this data sheet.

NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802W

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity C_L must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.

Figure 15 Note for Board Design of the Oscillation Circuit






Figure 16 Example of Board Design Using the Crystal Oscillator

HD6809, HD68A09, HD68B09 MPU (Micro Processing Unit)

The HD6809 is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

HD6800 COMPATIBLE

- Hardware Interfaces with All HMCS6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

■ ARCHITECTURAL FEATURES


- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

■ HARDWARE FEATURES


- On Chip Oscillator
- DMA/BREQ Allows DMA Operation or Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use With Slow Memory
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories
- Compatible with MC6809, MC68A09 and MC68B09

■ SOFTWARE FEATURES

- 10 Addressing Modes
 - HMCS6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - · Program Counter Relative
 - True Indirect Addressing
 - Expanded Indexed Addressing:



■ PIN ARRANGEMENT



(Top View)




- 0, 5, 8, or 16-bit Constant Offsets
- 8, or 16-bit Accumulator Offsets

Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ∼ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item		Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *		4.75	5.0	5.25	V
	V _{IL} *		-0.3		0.8	V
	Logic (Ta = $0 \sim +75^{\circ}$ C)	2.0	-	V _{cc}		
Input Voltage	V _{IH} *	Logic $(Ta = -20 \sim 0^{\circ}C)$	2.2	_	V _{cc}	v
		RES	4.0	-	V _{cc}	
Operating Temperature		T _{opr}	-20	25	75	°c

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5V±5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

ltem		Symbol	Test Condition		HD680	9	۲	D68A	09	Н	D68B	09	Unit
		Gyinbo.	Test Condition	min	typ*	max	min	typ*	max	min	typ*	max	Unit
	5 550		$Ta = 0 \sim +75^{\circ}C$	2.0	-	V _{cc}	2.0	_	V _{cc}	2.0	_	V _{cc}	
Input "High" Voltage	Except RES	V _{IH}	$T_a = -20 \sim 0^{\circ}C$	2.2	-	Vcc	2.2	1	Vcc	2.2	-	Vcc	V
	RES			4.0	-	V _{cc}	4.0	_	Vcc	4.0	_	Vcc	
Input "Low" Voltage		VIL		-0.3	-	0.8	-0.3		0.8	-0.3	_	0.8	V
Input Leakage Current	Except EXTAL, XTAL	lin	Vin=0∼5.25V, V _{CC} =max	-2.5	-	2.5	-2.5	_	2.5	-2.5	-	2.5	μА
Three State (Off State)	D₀∼D,	1	Vin=0.4~2.4V,	-10	_	10	-10	_	10	-10	_	10	μА
Input Current	A ₀ ~A ₁₅ , R/W	'TSI	V _{CC} =max	-100	_	100	-100	_	100	-100	_	100	μΑ.
	D ₀ ~D,		I _{LOAD} =-205μA, V _{CC} =min	2.4	-	-	2.4	-	_	2.4	_	_	
Output "High" Voltage	A ₀ ~A ₁₅ , R/ W , Q, E	V _{OH}	I _{LOAD} =-145μA, V _{CC} =min	2.4	-	_	2.4	-	_	2.4	-	_	v
	BA, BS		I _{LOAD} =-100μA, V _{CC} =min	2.4	-	_	2.4	_	_	2.4	_	_	
Output "Low" Voltage		VOL	I _{LOAD} =2mA	-	-	0.5	-	_	0.5	-	- 1	0.5	V
Power Dissipation		PD		-	-	1.0	-	_	1.0	_	-	1.0	w
Input Capacitance	D ₀ ~D ₇	Cin	Vin=0V,	_	10	15	-	10	15	_	10	15	pF
	Except D ₀ ~D ₇	Lin	Ta=25°C,	_	7	10		7	10	-	7	10	Pr
Output Capacitance	A ₀ ~A ₁₅ , R/W, BA, BS	Cout	f=1MHz	-	-	12	-	_	12	1	-	12	pF

^{*}Ta=25 $^{\circ}$ C, V $_{CC}$ =5V



• AC CHARACTERISTICS ($V_{CC}=5V\pm5\%$, $V_{SS}=0V$, $Ta=-20\sim+75^{\circ}C$, unless otherwise noted.)

1. CLOCK TIMING

144	Sb-al	Test Condition	HD6809		HD68A09			HD68B09			Unit	
Item	Symbol Test 0		min	typ	max	min	typ	max	min	typ	max	Unit
Frequency of Operation (Crystal or External Input)	fXTAL		0.4	-	4	0.4	-	6	0.4	-	8	MHz
Cycle Time	t _{cyc}		1000	-	10000	667	_	10000	500	-	10000	ns
Total Up Time	tuT		975	-	-	640	_	_	480	_	-	ns
Processor Clock "High"	t _{PWEH}		450	_	15500	280	-	15700	220	-	15700	ns
Processor Clock "Low"	t _{PWEL}		430	-	5000	280	_	5000	210	_	5000	ns
E Rise and Fall Time	t _{Er} , t _{Ef}	Fig. 2, Fig. 3	_	_	25	-	_	25	-	_	20	ns
E _{Low} to Q _{High} Time	tavs	1	200	-	250	130	-	165	80	-	125	ns
Q Clock "High"	tpwQH	1	450	-	5000	280	_	5000	220	+	5000	ns
Q Clock "Low"	†PWQL	1	450	_	15500	280	_	15700	220	-	15700	ns
Q Rise and Fall Time	tar, taf	1	_	_	25	-	-	25	_	_	20	ns
Q _{Low} to E Falling	tQE	1	200	_	-	133	-	_	100	-	-	ns

2. BUS TIMING

Item	Symbol	Test Condition	_ I	1D680	9	HD68A09			HD68B09			Unit
		Total Community			min	min typ max		min typ max		max]	
Address Delay	tAD		_	_	200	-	-	140	_		110	ns
Address Valid to Q _{High}	tAQ		50		_	25	_		15	1	_	ns
Peripheral Read Access Time (tut-tab-tbsR=tacc)	tACC	Fig. 2, Fig. 3	695	-	-	440	ı	ı	330	1	-	ns
Data Set Up Time (Read)	t _{DSR}		80	_	_	60	_	_	40	_	-	ns
Input Data Hold Time	t _{DHR}		10	-	-	10			10	_	_	ns
Address Hold Time A ₀ ~A ₁₅ , R/W		Fig. 2, Fig. 3 Ta=0~+75°C	20	_	-	20	1	-	20	-	-	ns
Address Hold Time A ₀ ~A ₁₅ , N/W	t _{AH}	Fig. 2, Fig. 3 Ta=-20~0°C	10	-	-	10	-	_	10	·_	-	ns
Data Delay Time (Write)	tDDW	Fig. 3	_	_	200	-		140	-	-	110	ns
Output Hold Time		Fig. 3 Ta=0~+75°C	30	_	_	30	-		30	_	-	ns
Output Hold Time	tohw	Fig. 3 Ta=-20~0°C	20	_	-	20	-	-	20	-	_	ns

3. PROCESSOR CONTROL TIMING

Item	Symbol	Symbol Test Condition		HD6809		HD68A09			HD68B09			Unit
TO IT	Symbol	Test Condition	min	typ	max	min	typ	max	min	typ	max	Unit
MRDY Set Up Time	tPCSM		125	_	_	125	-	_	110	_	_	ns
Interrupts Set Up Time	tPCS		200	_	-	140	_		110			ns
HALT Set Up Time	t _{PCSH}		200	_	-	140	_	-	110	_		ns
RES Set Up Time	t _{PCSR}	Fig. 6~Fig. 10	200	_	_	140	_	-	110		_	ns
DMA/BREQ Set Up Time	t _{PCSD}	Fig. 14, Fig. 15	125	-	-	125	_	-	110	_	_	ns
Processor Control Rise and Fall Time	tPCr, tPCf		-	-	100	-	-	100	-	_	100	ns
Crystal Oscillator Start Time	†RC		_	-	50	_	-	30	-	_	30	ms






Figure 1 Bus Timing Test Load



*Hold time for BA, BS not specified.

Figure 2 Read Data from Memory or Peripherals



*Hold time for BA, BS not specified.

Figure 3 Write Data to Memory or Peripherals

■ PROGRAMMING MODEL

As shown in Figure 4, the HD6809 adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D

register, and is formed with the A register as the most significant byte.

• Direct Page Register (DP)

The Direct Page Register of the HD6809 serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs ($A_8 \sim A_{1.5}$) during Direct Addressing Instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.



Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register

offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.




Figure 4 Programming Model of The Microprocessing Unit

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6809 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Program Counter

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register

The Condition Code Register defines the State of the Processor at any given time. See Fig. 5.




Figure 5 Condition Code Register Format

■ CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

Bit 4 (I)

Bit 4 is the \overline{IRQ} mask bit. The processor will not recognize interrupts from the \overline{IRQ} line if this bit is set to a one. \overline{NMI} , \overline{FIRQ} , \overline{IRQ} , \overline{RES} , and SWI all are set I to a one; SWI2 and SWI3 do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is



undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one. NMI, FIRQ, SWI, and RES all set F to a one. IRQ, SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

SIGNAL DESCRIPTION

Power (V_{SS}, V_{CC})

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is +5.0V ±5%.

Address Bus (A₀~A₁₅)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/\overline{W} = "High", and BS = "Low"; this is a "dummy access" or \overline{VMA} cycle. Addresses are valid on the rising edge of Q (see Figs. 2 and 3). All address bus drivers are made high impedance when output Bus Availalbe (BA) is "High". Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

Data Bus (D₀∼D₇)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

Read/Write (R/W̄)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is "High". R/\overline{W} is valid on the rising edge of Q. Refer to Figs. 2 and 3.

Reset (RES)

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Fig. 6. The Reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ (Table 1) when Interrupt Acknowledge is true, (BA • BS=1). During initial power-on, the Reset line should be held "Low" until the clock oscillator is fully operational. See Fig. 7.

Because the HD6809 Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

	Map For ocations	Interrupt Vector Description				
MS	LS	-				
FFFE	FFFF	RES				
FFFC	FFFD	NMI				
FFFA	FFFB	SWI				
FFF8	FFF9	ĪRQ				
FFF6	FFF7	FIRQ				
FFF4	FFF5	SWI2				
FFF2	FFF3	SWI3				
FFF0	FFF1	Reserved				

HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although DMA/BREQ will always be accepted, and NMI or RES will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running (RES, DMA/BREQ), a halted state (BA·BS=1) can be achieved by pulling HALT "Low" while RES is still "Low". If DAM/BREQ and HALT are both pulled "Low", the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figs. 8 and 16.

Bus Available, Bus Status (BA, BS)

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes "Low", an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

Table 2 MPU State Definition

BA	BS	MPU State
0	0	Normal (Running)
0	1 1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRO, IRO, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6809 is in a Halt or Bus Grant condition.






Figure 6 RES Timing




Figure 7 Crystal Connections and Oscillator Start Up

Non Maskable Interrupt (NMI)*

A negative edge on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the

hardware stack. After reset, an $\overline{\text{NMI}}$ will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of $\overline{\text{NMI}}$ "Low" must be at least one E cycle. If the $\overline{\text{NMI}}$ input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Fig. 9.




Figure 8 HALT and Single Instruction Execution for System Debug




Figure 9 IRQ and NMI Interrupt Timing




Figure 10 FIRQ Interrupt Timing

● Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 10.

Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an interrupt Request sequence provided the mask bit (I) in the CC is clear. Since IRQ stacks the entire machine state it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 9.

* NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Fig. 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

<NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT>

In designing the board, the following notes should be taken when the crystal oscillator is used.

1) Crystal oscillator and load capacity Cin, Cout must be placed

near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

2) Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel.

Normal oscillation may be disturbed when E or Q signal is feedbacked to pin 38 and 39.





Figure 11 Board Design of the Oscillation Circuit.

<THE FOLLOWING DESIGN MUST BE AVOIDED>

A signal line or a power source line must not cross or go near the oscillation circuit line as shown in Fig. 12 to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.





• E, Q

E is similar to the HD6800 bus timing signal ϕ_2 ; Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Fig. 13.

MRDY

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is "High". When MRDY is "Low", E and Q may be stretched in integral multiples of quarter (1/4) bus cycles, thus allowing interface to slow memories, as shown in Fig. 14. A maximum

Figure 12 Example of Normal Oscillation may be Disturbed.




Figure 13 E/Q Relationship




Figure 14 MRDY Timing



stretch is 10 microseconds. During nonvalid memory access (VMA cycles) MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of \overline{HALT} and $\overline{DMA/BREQ}$).

Also MRDY has effect on stretching E and Q during Dead Cycle.

DMA/BREQ

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Fig. 15. Typical uses include DMA and dynamic memory refresh.

Transition of DMA/BREQ should occur during Q. A "Low" level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge DMA/BREQ by setting BA and BS to "High" level. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a lead-

ing and trailing dead cycle. See Fig. 16.


Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin "Low" on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during and dead cycles by developing a system DMAVMA signal which is "Low" in any cycle when BA has changed.

When BA goes "Low" (either as a result of DMA/BREQ = "High" or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.


■ MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This



*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 15 Typical DMA Timing (<14 Cycles)



*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 16 Auto - Refresh DMA Timing (Reverse Cycle Stealing)

sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Fig. 17 illustrates the flow chart for the HD6809.

ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

• Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809 uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

(NOTE) # signifies Immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT

STX MOUSE

LDD \$2000

Extended Indirect


As a special case of indexed addressing (discussed below), "1" level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA [CAT] LDX [SFFFE]

STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8-bit of the address to be used. The upper 8-bit of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be



(NOTE) Asserting RES will result in entering the reset sequence from any point in the flow chart.

Figure 17 Flowchart for HD6809 Instruction

accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30

SETDP \$10 (Assembler directive)

LDB \$1030 LDD <CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y A, B EXG


Transfers X into Y Exchanges A with B

A, B, X, Y **PSHS PULU** X, Y, D

Push Y, X, B and A onto S Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Fig. 18 lists the legal formats for the postbyte. Table 3 gives the assembler form and the number of cycles and bytes



Addressing Mode Field Indirect Field (Sigh bit when b7 = 0) 0 Non Indirect Register Field : RR 00 = X 01 = Y

10 = U

× = Don't Care

Figure 18 Index Addressing Postbyte Register Bit Assignments

Table 3 Indexed Addressing Mode

		N	Ion Indirect				Indirect		
Туре	Forms	Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	1
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	0RRnnnnn	1	0	default	ts to 8-bit	T	T
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(2's Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not	allowed	T	T
	Increment By 2	,R + +	1 R R00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, – R	1RR00010	2	0	not	allowed	1	
	Decrement By 2	, R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1××01100	1	1	[n, PCR]	1××11100	4	1
(2's Complement Offsets)	16 Bit Offset	n, PCR	1××01101	5	2	[n, PCR]	1××11101	8	2
Extended Indirect	16 Bit Address	_	_	-	_	[n]	10011111	5	2

R = X, Y, U or S

RR:

× = Don't Care

00 = X 01 = Y

10 = U

 $[\]stackrel{+}{\sim}$ and $^{+}_{\pm}$ indicate the number of additional cycles and bytes for the particular variation.



added to the basic values for indexed addressing for each variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD 0,X

LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15)

8-bit (-128 to +127)

16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size

Examples of constant-offset indexing are:

LDA 23,X

LDX -2,S

LDY 300,X

LDU CAT,Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA R.Y

LDX D.Y LEAX B,X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the "High" to "Low" addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The predecrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA .X+

STD Y++

LDB LDX

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following

 $0 \rightarrow \text{temp}$ calculate the EA; temp is a holding register

 $X + 2 \rightarrow X$ perform autoincrement

 $X \rightarrow (temp)$ do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an

Before Execution

 $A = \times \times (don't care)$ X = F000

EA is now \$F010 \$0100 LDA [\$10,X]

\$F010 \$F1 \$F150 is now the

\$F011 \$50 new EA

\$F150 \$AA

After Execution

A = \$AA Actual Data Loaded

X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [X]

LDD [10,S]LDA [B,Y]

LDD [X + +]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

	BEQ	CAT	(short)
	BGT	DOG	(short)
CAT	LBEQ	RAT	(long)
DOG	LBGT	RABBIT	(long)

RAT NOP

Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

HD6809 INSTRUCTION SET

The instruction set of the HD6809 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions and addressing modes are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

• PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.





●TFR/EXG

Within the HD6809, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. Three are denoted as follows:

0000 - D	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 - U	1010 - CC
0100 - S	1011 - DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE DESTINATION

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 4.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX MSG1, PCR
LBSR PDATA (Print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put

the absolute address of MSG1 into the X pointer register. This

code is totally position independent.

The LEA instructions are very power

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa, b+ (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)

1. b → temp (calculate the EA)

2. $b + 1 \rightarrow b$ (modify b, postincrement)

3. temp \rightarrow a (load a)

LEAa, - b

1. $b-1 \rightarrow temp$ (calculate EA with predecrement)

2. $b-1 \rightarrow b$ (modify b, predecrement)

3. temp \rightarrow a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 4 LEA Examples

Instruction	Operation	Comment
LEAX 10, X LEAX 500, X LEAY A, Y LEAY D, Y LEAU -10, U LEAS -10, S LEAS 10, S LEAX 5. S	$X + 10 \rightarrow X$ $X + 500 \rightarrow X$ $Y + A \rightarrow Y$ $Y + D \rightarrow Y$ $U - 10 \rightarrow U$ $S - 10 \rightarrow S$ $S + 10 \rightarrow S$ $S + 5 \rightarrow X$	Adds 5-bit constant 10 to X Adds 16-bit constant 500 to X Adds 8-bit accumulator to Y Adds 16-bit D accumulator to Y Subtracts 10 from U Used to reserve area on stack Used to 'clean up' stack Transfers as well as adds

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long And Short Relative Branches

The HD6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (\overline{NMI}) or maskable (\overline{FIRQ} , \overline{IRQ}) with its mask bit (F or I) clear, the processor will clear the Syne state and perform the normal interrupt stacking and service routine. Since \overline{FIRQ} and \overline{IRQ} are not edge-triggered, a "Low" level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (\overline{FIRQ} , \overline{IRQ}) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Fig. 19 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. VMA is an indication of

FFFF₁₆ on the address bus, R/\overline{W} ="High" and BS="Low". The following examples illustrate the use of the chart; see Fig. 20

Example 1: LBSR (Branch Taken) Before Execution SP = F000

		•	
		•	
		•	
\$8000		LBSR	CAT
		•	
		•	
		•	
\$A000	CAT	•	

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/\overline{W}	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	î	Offset High Byte
3	8002	FD	1	Offset Low Byte
-	FFFF	*	1	VMA Cycle
4		•	1	
5	FFFF	*	1	VMA Cycle
6	A000	*	1	Computed Branch
				Address
7	FFFF	*	1	VMA Cycle
8	EFFF	03	0	Stack Low Order
				Byte of Return
				Address
9	EFFE	80	0	Stack High Order
	2	••	-	Byte of Return
				Address

Example 2: DEC (Extended)

1	- ()	
\$8000	DEC	\$A000
\$A000	FCB	\$80

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A 0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	7F	0	Store the Decre-
				mented Data

^{*} The data bus has the data at that particular address.

■ HD6809 INSTRUCTION SET TABLES

The instructions of the HD6809 have been broken down into five different categories. They are as follows:

8-Bit operation (Table 5)


16-Bit operation (Table 6)

Index register/stack pointer instructions (Table 7)

Relative branches (long or short) (Table 8)

Miscellaneous instructions (Table 9)

HD6809 instruction set tables and Hexadecimal Values of instructions are shown in Table 10 and Table 11.




- (NOTES) If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC + 1.

 However, if the interrupt is accepted (NMI) or an unmasked FIRQ or IRQ) interrupt processing continues with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).
 - and 10 (Interrupt Timing).

 * If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.


Figure 19 Sync Timing



(NOTE) Write operation during store instruction.

Figure 20 Address Bus Cycle-by-Cycle Performance





(NOTE) STACK': Address stored in stack pointer before execution. STACK': Address set to stack pointer as the result of the execution.

Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)




Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)



Table 5 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply $(A \times B \rightarrow D)$
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.



Table 7 Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation	
CMPS, CMPU	Compare memory from stack pointer	
CMPX, CMPY	Compare memory from index register	
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC	
LEAS, LEAU	Load effective address into stack pointer	
LEAX, LEAY	Load effective address into index register	
LDS, LDU	Load stack pointer from memory	
LDX, LDY	Load index register from memory	
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack	
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack	
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack	
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack	
STS, STU	Store stack pointer to memory	
STX, STY	Store index register to memory	
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC	
ABX	Add B accumulator to X (unsigned)	

Table 8 Branch Instructions

Mnemonic(s)	Operation
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never



Table 9 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



Table 10 HD6809 Instruction Set Table

	UCTION/	_	MPL	IED	D	IREC		_	9 AC			IG M	ODE:		DEX	FD(I	BF	LATI	VE	DECODIBATION	5	3	2	1	7
F	DRMS	OP ~		#	OP	~ #		OP	~	#	OP	~	#	OP	~	#	OP	~6	#	DESCRIPTION	Н	N	Z	v	+
ABX	<u></u>	3A	3	1	1					···			<u> </u>			Ë				B + X → X	•	•	•	•	t
ADC	ADCA ADCB				99 D9	4 4	2 2	B9 F9	5 5	3	89 C9	2 2	2 2	A9 E9	4+ 4+	2+ 2+				B + X → X (UNSIGNED) A + M + C → A B + M + C → B	ţ	‡ ‡	1	\$	
ADD	ADDA ADDB ADDD				9B DB D3	4 4 6	2 2 2	BB FB F3	5 5 7	3 3 3	SB CB C3	2 2 4	2 2 3	AB EB E3	4+ 4+ 6+	2+ 2+ 2+				$A + M \rightarrow A$ $B + M \rightarrow B$ $D + M:M + 1 \rightarrow D$	‡ ‡	‡ ‡	‡ ‡	‡ ‡	
AND	ANDA ANDB ANDCC				94 D4	4 4	2 2	B4 F4	5 5	3	84 C4 1C	2 2 3	2 2 2	A4 E4	4+ 4+	2+ 2+				$A \land M \rightarrow A$ $B \land M \rightarrow B$ $CC \land IMM \rightarrow CC$	(-	‡ ‡	‡ ‡	0	
ASL	ASLA ASLB ASL	48 58	2 2	1 1	08	6	2	78	7	3				68	6+	2+				a } [-[,]	88	‡ ‡	‡ ‡	‡ ‡	
ASR	ASRA ASRB ASR	47 57	2 2	1	07	6	2	77	7	3				67	6+	2+				â } - [] - []	8 8 8	1 1	‡ ‡	•	
всс	BCC LBCC																24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	:	:	•	•	
BCS	BCS LBCS					į											25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	:	:	•	:	
BEQ	BEQ LBEQ																27 10 27	3 5(6)	2	Branch Z = 1 Long Branch Z = 1	:	:	:	:	
BGE	BGE LBGE																2C 10 2C	3 5(6)	2	Branch N⊕V=0 Long Branch N⊕V=0	:	:	:	•	
BGT	BGT LBGT																2E 10 2E	3 5(6)	2 4	Branch Z√(N⊕V)=0 Long Branch Z√(N⊕V)=0	:	:	:	•	
ЗНІ	BHI LBHI																22 10 22	3 5(6)	2 4	Branch C∨Z=0 Long Branch C∨Z=0	:	:	:	:	
BHS	BHS			i													24	3	2	Branch C=0	•	•	•	•	
	LBHS																10 24	5(6)	4	Long Branch C=0	•	•	•	•	
ЗІТ	BITA BITB				95 D5	4	2	B5 F5	5 5	3	85 C5	2	2 2	A5 E5	4+ 4+	2+ 2+				Bit Test A (M ∧ A) Bit Test B (M ∧B)	•	‡	‡	0	
BLE	BLE LBLE																2F 10 2F	3 5(6)	2 4	Branch Z√(N⊕ V)=1 Long Branch Z√(N ⊕ V)=1	:	:	:	•	
BLO	BLO LBLO		İ														25 10 25	3 5(6)	2	Branch C=1 Long Branch C=1	•	:	:	•	
BLS	BLS																23	3	2	Branch C∨Z=1	•	•	•	•	
	LBLS																10 23	5(6)	4	Long Branch C∨Z=1	•	•	•	•	
BLT	BLT LBLT																2D 10 2D	3 5(6)	2 4	Branch N⊕V=1 Long Branch N⊕V=1	•	•	•	•	
вмі	BMI LBMI																2B 10 2B	3 5(6)	2	Branch N=1 Long Branch N=1	•	:	:	•	
BNE	BNE LBNE																26 10 26	3 5(6)	2	Branch Z = 0 Long Branch Z = 0	•	:	:	:	
BPL	BPL LBPL																2A 10 2A	3 5(6)	2 4	Branch N = 0 Long Branch N = 0	•	•	:	:	
BRA	BRA LBRA																20 16	3 5	2	Branch Always Long Branch/ Always	•	:	•	:	
BRN	BRN LBRN																21 10 21	3 5	2 4	Branch Never Long Branch Never	:	•	•	•	

(to be continued)



INSTRUCTION/		L						_			NG N						·····					_			
	RMS	IMPLIED			DIRECT				TEN			EDI			DEX	ED(t)		LATI	VE	DESCRIPTION	5	3	2	1	0
		OP	~	#	OP	~_	#	OP	~	#	OP	~	#	OP	~	#	OP	~ 3	#		Н	N	Z	٧	С
BSR	BSR												1			'	8D	7	2	Branch to Subroutine	•	•	•	•	•
	LBSR																17	9	3	Long Branch to Subroutine	•	•	•	•	•
BVC	BVC LBVC																28 10 28	3 5(6)	2 4	Branch V = 0 Long Branch V = 0	•	:	:	•	•
BVS	BVS LBVS																29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V = 1	•	:	•	•	:
CLR	CLRA CLRB CLR	4F 5F	2 2	1	OF	6	2	7F	7	3				6F	6+	2+				0 → A 0 → B 0 → M	•	000	1 1 1	0 0	0
CMP	CMPA CMPB CMPD				91 D1 10	4 4 7	2 2 3	B1 F1 10	5 5 8	3 3 4	81 C1 10	2 2 5	2 2 4	A1 E1 10	4+ 4+ 7+	2+ 2+ 3+				Compare M from A Compare M from B Compare M: M + 1	(8)	‡	‡ ‡	1 1	‡
	CMPS				93	7	3	B3	8	4	83 11	5	4	A3	7+	3+				from D Compare M: M + 1			1	‡	‡
	CMPU				9C	7	l	BC			8C			AC						from S					
	CMPX				93 9C	6	2	B3 BC	8	3	83 8C	5	3	A3 AC	7+ 6+	3+				Compare M: M + 1 from U Compare M: M + 1	•	1	‡ ‡	‡	t t
						'				ł								ļ		from X					'
	CMPY				10 9C	7	3	10 BC	8	4	10 8C	5	4	10 AC	7+	3+				Compare M: M + 1 from Y	•	1	1	ŧ	‡
сом	COMA COMB COM	43 53	2	1	03	6	2	73	7	3				63	6+	2+				Ā → A B → B M → M	•	1 1	‡	0	1 1 1
CWAI		3C	20	2																CC ∧ IMM → CC (except 1→E) Wait for Interrupt	(-	v		-)
DAA		19	2	1																Decimal Adjust A	•	ţ	ŧ	(8)	t
DEC	DECA DECB DEC	4A 5A	2 2	1	0A	6	2	7A	7	3				6A	6+	2+				$A - 1 \rightarrow A$ $B - 1 \rightarrow B$ $M - 1 \rightarrow M$	•	1 1	1	1 1	•
EOR	EORA EORB				98 D8	4	2 2	B8 F8	5 5	3	88 C8	2 2	2 2	A8 E8	4+ 4+	2+ 2+				$A \oplus M \rightarrow A$ $B \oplus M \rightarrow B$	•	1	1	0	:
EXG	R1, R2	1E	7	2																R1 ↔ R2 ²	(-	-	10)
INC	INCA INCB INC	4C 5C	2	1	ос	6	2	7C	7	3				6C	6+	2+				$A + 1 \rightarrow A$ $B + 1 \rightarrow B$ $M + 1 \rightarrow M$	•	1	1 1	‡ ‡	•
JMP					0E	3	2	7E	4	3				6E	3+	2+				EA [®] → PC	•	•	•	•	•
JSR		İ			9D	7	2	BD	8	3				AD	7+	2+				Jump to Subroutine	•	•	•	•	•
LD	LDA LDB LDD LDS				96 D6 DC 10	4 4 5 6	2 2 2 3	B6 F6 FC 10	5 5 6 7	3 3 4	86 C6 CC 10	2 2 3 4	2 2 3 4	A6 E6 EC	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				M → A M → B M: M + 1 → D M: M + 1 → S	•	1 1	1	0000	
	LDU LDX LDY				DE DE 9E 10	5 5 6	2 2 3	FE FE BE 10	6 6 7	3 3 4	CE CE 8E 10	3 3 4	3 3 4	EE EE AE 10	5+ 5+ 6+	2+ 2+ 3+				M: M + 1 → U M: M + 1 → X M: M + 1 → Y	•	‡	‡ ‡	0 0	•
LEA	LEAS LEAU LEAX LEAY				9E			BE			8E			32 33 30	4+ 4+ 4+	2+ 2+ 2+				$\begin{array}{c} EA^3 \to S \\ EA^3 \to U \\ EA^3 \to X \end{array}$	•	•	• • •	•	•
LSL	LSLA LSLB LSL	48 58	2 2	1 1	08	6	2	78	7	3				68	4+ 6+	2+				EA ³ → Y	•	1	‡ ‡	1 1	‡
LSR	LSRA LSRB LSR	44 54	2 2	1 1	04	6	2	74	7	3				64	6+	2+				\$}		0 0	1 1 1		1 1
MUL	-011	3D	11	1	"		_	,-	'					04	O ⁺	2*				w) hrrrrn h	•	0	1	•	9)
NEG	NEGA NEGB	40 50	2 2	1	20				_							_				(Unsigned) Ā + 1 → A <u>B</u> + 1 → B	8	1	ţ	1	t t
NOP	NEG	12	2	1	00	6	2	70	7	3				60	6+	2+				M + 1 → M No Operation	8)	1	1	1	1

(to be continued)



INSTR	UCTION/				,			26809									_			ļ	_	,	_		_
	RMS	·	MPLIE			IREC		EXTE				IEDI		+	DEX			LAT ∼⁵		DESCRIPTION	5	3	2	1	1
OR	ORA ORB	OP	~	#	OP 9A DA	4	# 2 2	OP BA FA	~ 5 5	3 3	OP 8A CA	~ 2 2	2 2	OP AA EA	~ 4+ 4+	# 2+ 2+	OP	~ "	#	A ∨ M → A B ∨ M → B	н •	N I	! !	V 00	•
PSH	ORCC PSHS		5+®			7	-	' ^	,		1A	3	2							CC ∨ IMM → CC Push Registers on	(-	•	7.	_	t
-311	PSHU	34 36	5+®	2																S Stack Push Registers on	•	•			
PUL	PULS	35	5+④	2																U Stack Pull Registers from	(-		10		-
	PULU	37	5+®	2																S Stack Pull Registers from U Stack	(-	_	(10.		1
ROL.	ROLA ROLB ROL	49 59	2 2	1	09	6	2	79	7	3				69	6+	2+				Å B M M M M M M M M M M M M M M M M M M	:	1 1 1	1 1 1	1	
ROR	RORA RORB ROR	46 56	2 2	1	06	6	2	76	7	3				66	6+	2+				Å} Ū-∭∭	:	1	1 1	•	
RTI		3В	6/15	1																Return From Interrupt	(-		7.		ł
RTS		39	5	1																Return From Subroutine	•	•	•	•	
ВС	SBCA SBCB				92 D2	4	2	B2 F2	5 5	3	82 C2	2 2	2	A2 E2	4+ 4+	2+ 2+				$\begin{array}{c} A-M-C\rightarrow A \\ B-M-C\rightarrow B \end{array}$	18. 18.	1	1	1	
SEX		1D	2	1																Sign Extend B into A	•	1	1	•	l
ST	STA STB STD STS				97 D7 DD 10 DF	4 4 5 6	2 2 2 3	B7 F7 FD 10 FF	5 5 6 7	3 3 4				A7 E7 ED 10 EF	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				A → M B → M D → M: M+ 1 S → M: M + 1	:	1 1 1	1 1 1	0 0 0	
	STU STX STY				DF 9F 10 9F	5 5 6	2 2 3	FF BF 10 BF	6 6 7	3 3 4				EF AF 10 AF	5+ 5+ 6+	2+ 2+ 3+				U → M: M + 1 X → M: M + 1 Y → M: M + 1	:	1 1	1	0	
SUB	SUBA SUBB SUBD				90 D0 93	4 4 6	2 2 2	B0 F0 B3	5 5 7	3 3 3	80 83	2 2 4	2 2 3	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+				A M → A B M → B D M: M + 1 D	8	1	1 1 1	1 1 1	
iwi	SWI® SWI2®	3F 10 3F	19 20	1 2																Software Interrupt1 Software Interrupt2	•	•	•	:	
	SWI3 '6,	3F 11 3F	20	2																Software Interrupt3	•	•	•	•	
YNC		13	≥2	1																Synchronize to Interrupt	•	•	•	•	
TFR	R1, R2	1F	6	2												ĺ				R1 → R2 2	(-	-	10		ł
гѕт	TSTA TSTB TST	4D 5D	2 2	1	0D	6	2	7D	7	3				6D	6+	2+				Test A Test B Test M	•	1 1	1 1 1	0 0	

(NOTES)

- This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

 The 8 bit registers are: A, B, CC, DP

 The 16 bit registers are: X, Y, U, S, D, PC

 EA is the effective address.

- The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
- 5(6) means: 5 cycles if branch not taken, 6 cycles if taken. SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.
- (7)
- Conditions Codes set as a direct result of the instruction.
- Value of half-carry flag is undefined. Special Case Carry set if b7 is SET.
- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

- LEGEND: OP Ope Operation Code (Hexadecimal) Number of MPU Cycles
- Number of Program Bytes
- Arithmetic Plus
- ×
- Arithmetic Minus Multiply Complement of M Transfer Into
- Half-carry (from bit 3) Negative (sign bit)

- Zero (byte)
- Overflow, 2's complement С
- Carry from bit 7
 Test and set if true, cleared otherwise
 Not Affected
- CC Condition Code Register
- Concatenation
- Logical or
- Logical and **①** Logical Exclusive or



Table 11 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	A			31	LEAY	+	4+	2+	61	*	4		
02		ı			32	LEAS	1	4+	2+	62	•			
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
04	LSR	1	6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+
05	*	ı			35	PULS	A	5+	2	65	*			
06	ROR	1	6	2	36	PSHU		5+	2	66	ROR	İ	6+	2+
07	ASR		6	2	37	PULU		5+	2	67	ASR		6+	2+
08	ASL, LSL		6	2	38	•		-		68	ASL, LS	SL	6+	2+
09	ROL		6	2	39	RTS		5	1	69	ROL	_	6+	2+
0A	DEC		6	2	3A	ABX		3	1	6A	DEC		6+	2+
0B	*		-	_	3B	RTI		6, 15	1	6B				
OC.	INC		6	2	3C	CWAI		20	2	6C	INC	1	6+	2+
0D	TST		6	2	3D	MUL		11	1	6D	TST		6+	2+
0E	JMP	1	3	2	3E	*	1	• • •	•	6E	JMP	1	3+	2+
0F	CLR	▼ Direct	6	2	3F	SWI	V	19	1	6F	CLR	▼ Indexed	6+	2+
OF-	CLIT	Direct	Ü	2	31	3441	Implied	13	•	٥.	CLIT	macaca	٠.	-
10) See	_	_	_	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	_	_	_	41	*	A.	-		71	*	A	•	٠
12	NOP	Implied	2	1	42		Ť			72		T		
13	SYNC	Implied	2	1	43	COMA		2	1	73	сом		7	3
14	*	implied	2	•	44	LSRA		2	i	74	LSR		7	3
15					45	*		2	•	75	*		,	3
		Detection	-	_			ł	2	1	76	ROR		7	3
16	LBRA	Relative	5	3	46	RORA	i	2	1	76 77	ASR		7	3
17	LBSR	Relative	9	3	47	ASRA						l	7	
18			_		48	ASLA, LSLA		2	1	78	ASL, LS	>L		3
19	DAA	Implied	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC •	l	7	3
1B	•				4B					7B			_	_
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Implied	2	1	4D	TSTA		2	1	7D	TST		7	3
1E	EXG	‡	8	2	4E	*	*			7E	JMP	₩	4	3
1 F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	+	3	2	51	*	†			81	CMPA	†	2	2
22	BHI	1	3	2	52	*	İ			82	SBCA	1	2	2
23	BLS		3	2	53	COMB	1	2	1	83	SUBD		4	3
24	BHS, BCC		3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS	ļ.	3	2	55	•				85	BITA	i	2	2
26	BNE	ļ	3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB	1	2	1	87	*			
28	BVC	1	3	2	58	ASLB, LSLB	i	2	1	88	EORA		2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA		2	2
2A	BPL		3	2	5A	DECB		2	1	8A	ORA	İ	2	2
2B	вмі		3	2	5B	*	ŀ			8B	ADDA	↓	2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	₩	3	2	5E	*	. ↓			8E	LDX	Immed	3	3
2F	BLE	▼ Relative	3	2	5F	CLRB	Implied	2	1	8F	*			
			-	_				-						


LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)

Number of program bytes
Denotes unused opcode



(to be continued)



(NOTE): All unused opcodes are both undefined and illegal

■ NOTE FOR USE

- [1] Exceptional Operation of HD6809
- (a) Exceptional Operations of DMA/BREQ, BA signals (#1)


HD6809 acknowledges the input signal level of DMA/BREQ at the end of each cycle, then determines whether the next sequence is MPU or DMA. When "Low" level is detected, HD6809 executes DMA

sequence by setting BA, BS to "High" level. However, in the conditions shown below the assertion of BA, BS delays one clock cycle.

< Conditions for the exception >

(1) DMA/BREQ: "Low" for 6~13 cycles

(2) DMA/BREQ: "High" for 3 cycles



(b) Exceptional Operations of DMA/BREQ, BA signals (#2)

HD6809 includes a self refresh counter for the re-

verce cycle steal. And it is only cleared if DMA/BREQ is inactive ("High") for 3 or more MPU cycles. So 1 or 2 inactive cycle(s) doesn't affect the self refresh counter.




Figure 22 Exception of DMA/BREQ



(c) How to avoid these exceptional operations

It is necessary to provide 4 or more cycles for in-

active DMA/BREQ level as shown in Fig. 23.




Figure 23 How to Avoid Exceptional Operations

[2] Restriction for DMA Transfer

There is a restriction for the DMA transfer in the HD6809 (MPU), HD6844 (DMAC) system. Please take care of following.

(a) An Example of the System Configuration

This restriction is applied to the following system.

- (1) DMA/BREQ is used for DMA request.
- (2) "Halt Burst Mode" is used for DMA transfer




Figure 24 An Example of HD6809, HD6844 System

The restriction is also applied to the system which doesn't use 7474 Flip-Flop. Fig. 24, Fig. 25 shows an example which uses 7474 for synchronizing DMA request with E.

(b) Restriction

"The number of transfer Byte per one DMA Burst transfer must be less than or equal to 14."

Halt burst DMA transfer should be less than or equal to 14 cycles. In another word, the number stored into DMA Byte count register should be $0\sim14$.

★ Please than care of the section [1](b) if 2 or more DMA channels are used for the DMA transfer.

(c) Incorrect operation of HD6809, HD6844 system

"Incorrect Operation" will occur if the number of DMA transfer Byte is more than 14 bytes. If DMA/BREQ is kept in "Low" level HD6809 performs

reverse cycle steals once in 14 DMA cycles by taking back the bus control. In this case, however, the action taken by MPU is a little bit different from the DMAC.

As shown in Fig. 25, DMA controller can't stop DMA transfer (A) by BA falling edge and excutes an extra DMA cycle during HD6809 dead cycle. So MPU cycle is excuted right after DMA cycle, the Bus confliction occurs at the beginning of MPU cycle.

(d) How to impliment Halt Bust DMA transfer (> 14 cycles)

Please use \overline{HALT} input of HD6809 for the DMA request instead of $\overline{DMA/BREQ}$.




Figure 25 Comparison of HD6809, HD6844 DMA cycles

[3] Note for CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: Cl	LR (Extend	ed)		
\$8000	CLR	\$A000		
\$A000	FCB	\$80		
Cycle #	Address	Data	R/\overline{W}	Description
1	8000	7F	1	Opcode Fetch
2	8001	A 0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00"
				into Specified
				Location

^{*} The data bus has the data at that particular address.



HD6809E, HD68A09E, HD68B09E MPU(Micro Processing Unit)

The HD6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

HD6800 COMPATIBLE

- Hardware Interfaces with All HMCS6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES


- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in A Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories

■ SOFTWARE FEATURES


- 10 Addressing Modes
 - HMCS6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - · Long Relative Branches
 - · Program Counter Relative
 - True Indirect Addressing
 - · Expanded Indexed Addressing:
 - 0, 5, 8, or 16-bit Constant Offsets
 - 8. or 16-bit Accumulator Offsets



Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	
Supply Voltage	Vcc*	−0.3 ~ +7.0	V	
Input Voltage	Vin*	−0.3 ~ +7.0	V	
Operating Temperature Range	Topr	-20 ~+75	°C	
Storage Temperature Range	Tstg	−55 ~+150	°C	

^{*} With respect to Vss (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

	Item	Symbol	min	typ	max	unit
Supply Voltage		Vcc*	4.75	5.0	5.25	V
	Logic, Q, RES	VIL*	-0.2	_	0.8	V
•	E	VILC*	-0.3		0.4	V
Input Voltage	Logic	*	2.2	_	Vcc*	V
	RES	ViH*	4.0	_	Vcc*	V
	E	Vihc*	Vcc* -0.75	_	Vcc* +0.3	V
Operating Tempera	ture	Topr	-20	25	75	°C

^{*} With respect to Vss (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5.0V ±5%, V_{SS} = 0V, T_a = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item			Test Condition	НС	6809	E	НС	9E	HC	Unit			
Item		Symbol	lest Condition	min	typ*	max	min	typ*	max	min	typ*	max	Unit
	Logic, Q	ViH		2.2	-	Vcc	2.2	-	Vcc	2.2	-	Vcc	v
Input "High" Voltage	RES	VIHR		4.0	-	Vcc	4.0	-	Vcc	4.0	-	Vcc	V
	E	VIHC		Vec -0.75	-	Vcc +0.3	Vcc -0.75	-	Vcc +0.3	Vec -0.75	_	Vcc +0.3	v
	Logic, Q, RES	VIL		-0.2	-	0.8	-0.2	-	0.8	-0.2	-	0.8	V
Input "Low" Voltage	E	VILC		-0.3	_	0.4	-0.3	-	0.4	0.3	_	0.4	٧
1	Logic, Q, RES		Vin = 0 ~ 5.25V.	-2.5	-	2.5	-2.5	-	2.5	-2.5	-	2.5	μΑ
Input Leakage Current	E	lin	Vcc = max	-100	-	100	-100	-	100	-100	-	100	μА
	D ₀ ~ D ₇		I _{Load} = -205μA, Vcc = min	2.4	-	_	2.4	1	-	2.4	-	-	v
Output "High" Voltage	A ₀ ~ A ₁₅ , R/W	Vон	I _{Load} = -145μA, Vcc = min	2.4	-	-	2.4	-	-	2.4	-	-	v
	BA, BS, LIC, AVMA, BUSY]	lLoad = -100μA, Vcc = min	2.4	-	-	2.4	1		2.4	-	-	v
Output "Low" Voltage		VoL	ILoad = 2mA, Vcc = min	-	-	0.5	-	-	0.5	-	-	0,5	v
Power Dissipation		PD		T-	-	1.0	-	-	1.0	-	-	1.0	w
Input Capacitance	D ₀ ~ D ₇ , Logic Input, Q, RES	Cin	Vin = 0V, Ta = 25°C.	-	10	15	-	10	15	-	10	15	pF
	E	1	f = 1MHz	-	30	50	-	30	50	_	30	50	pF
Output Capacitance	$A_0 \sim A_{15}$, R/\overline{W} , BA, BS, LIC, AVMA, BUSY	Cout	Vin = 0V, Ta = 25°C, f = 1MHz	-	10	15	-	10	15	-	10	15	pF
Frequency of Operation	E, Q	f		0.1	-	1.0	0.1	-	1.5	0,1	-	2.0	MHz
Three-State (Off State)	D ₀ ~ D ₇		Vin = 0.4 ~ 2.4V.	-10	-	10	-10	-	10	-10	-	10	μА
Input Current	A ₀ ~ A ₁₅ , R/W	İTSI	Vcc = max	-100	-	100	-100	-	100	-100	-	100	μА


[•] Ta = 25°C, V_{CC} = 5V




• AC CHARACTERISTICS (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.) READ/WRITE TIMING


item		Symbol	Test		D6809	E	Н	D68A0	9E	Н	9E	Unit	
			Condition	min	typ	max	min	typ	max	min	typ	max	
Cycle Time		t _{cyc}		1000		10000	667	_	10000	500		10000	ns
Peripheral Read Access Tir tcyc — tEf — tAD — tDSR		†ACC		695	1	_	440	-	_	330	_	_	ns
Data Setup Time (Read)		^t DSR		80	-	-	60	-	-	40	_	-	ns
Input Data Hold Time		tDHR		10	_	_	10	_	-	10	-	-	ns
	Ta = 0 ~ +75°C			30	_	_	30	_	Ī -	30	_	-	ns
Output Data Hold Time	Ta = -20 ~ 0°C	tDHW		20	_	_	20	_	-	20	_	-	ns
Address Hold Time	Ta = 0 ~ +75°C			20	_	-	20	_	-	20	_	-	ns
(Address, R/W)	Ta = -20 ~ 0°C	^t AH		10	-	-	10	_	_	10	-	-	ns
Address Delay		^t AD		-	_	200	-	_	140	-	-	120	ns
Data Delay Time (Write)		tDDW	Fig. 1, 2,	_	_	200	-	_	140	_	_	110	ns
E Clock "Low"		tPWEL	7 ~ 10, 14 and 17	450	_	9500	295	_	9500	210	_	9500	ns
E Clock "High" (Measured	at VIH)	tPWEH		450	_	9500	280	_	9500	220	-	9500	ns
E Rise and Fall Time		ter, tef		-	_	25	1	_	25	_	-	20	ns
Q Clock "High"		[†] PWQH		450	-	9500	280	_	9500	220	_	9500	ns
Q Rise and Fall Time		tar, taf		_	_	25	-	_	25	_	_	20	ns
E "Low" to Q Rising		tEQ1		200	_	-	130	_	-	100	-	-	ns
Q "High" to E Rising		tEQ2		200	_	-	130	-		100	-	_	ns
E "High" to Q Falling		tEQ3		200	_	-	130	-	-	100	-	-	ns
Q "Low" to E Falling		tEQ4		200	_	-	130	_	-	100	_	-	ns
Interrupts HALT, RES and	TSC Setup Time	^t PCS		200	-	-	140	_	-	110	_	-	ns
TSC Drive to Valid Logic L	.evels	^t TSA		_	_	210	-	-	150	-	-	120	ns
TSC Release MOS Buffers	to High Impedance	^t TSR		_	_	200	_	-	140	-	-	110	ns
TSC Three-State Delay		[†] TSD		_	-	120	_	_	85	_	_	80	ns
Control Delay (BUSY, LIC)	tCD		-	_	300	-	-	250	-	-	200	ns
Control Delay (AVMA*)		[†] CD		_	_	300	-	_	270	_	-	240	ns
Processor Control Rise/Fal	l	tPCr, tPCf		_	_	100	_	_	100	_	_	100	ns
TSC Input Delay		^t PCT		10		-	10	_	-	10	-	_	ns

^{*} AVMA drives a not-valid data before providing correct output, so spec t_{CD max} = 270 nsec (HD68A09E) and 240 nsec (HD68B09E) are applied to this signal. When this delay time causes a problem in user's application, please use D-type latch to get stable output.





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals





Figure 3 HD6809E Expanded Block Diagram.



C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for $D_0 \sim D_7$ 90 pF for $A_0 \sim A_{15}$, R/W

$$\begin{split} R = &11.7 \text{ k}\Omega \text{ for } D_0 \sim D_7 \\ &16.5 \text{ k}\Omega \text{ for } A_0 \sim A_{1s}, R/\overline{W} \\ &24 \text{ k}\Omega \text{ for BA, BS , LIC, AVMA, BUSY} \end{split}$$

All diodes are 1S2074(H) or equivalent. C includes stray capacitance.

Figure 4 Bus Timing Test Load

■ PROGRAMMING MODEL

As shown in Figure 5, the HD6809E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

Direct Page Register (DP)

The Direct Page Register of the HD6809E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs ($A_8 \sim A_{15}$) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.




Figure 5 Programming Model of The Microprocessing Unit

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6809E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

• Program Counter (PC)

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register (CC)

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Rit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.



Bit 4 (I)

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RES and SWI all set I to a one; SWI2 and SWI3 do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RES} all set F to a one. \overline{IRQ} , SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ HD6809E MPU SIGNAL DESCRIPTION

Power (Vss, Vcc)

Two pins are used to supply power to the part: Vss is ground or 0 volts, while Vcc is $+5.0 V \pm 5\%$.

Address Bus (A₀ ~ A₁₅)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF $_{16}$, R/\overline{W} = "High", and BS = "Low"; this is a "dummy access" or \overline{VMA} cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

• Data Bus ($D_0 \sim D_7$)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

Read/Write (R/W̄)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is "High" or when TSC is asserted. Refer to Figures 1 and 2.

• RES

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ (Table 1) when Interrupt Acknowledge is true, (BA · BS = 1). During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6809E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Ma Local	ap for Vector tions	Interrupt Vector Description					
MS	LS						
FFFE	FFFF	RES					
FFFC	FFFD	NMI					
FFFA	FFFB	SWI					
FFF8	FFF9	ĪŔQ					
FFF6	FFF7	FIRO					
FFF4	FFF5	SWI2					
FFF2	FFF3	SW13					
FFF0	FFF1	Reserved					

• HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although $\overline{\text{NMI}}$ or $\overline{\text{RES}}$ will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state (BA * BS = 1) can be achieved by pulling HALT "Low" while $\overline{\text{RES}}$ is still "Low". See Figure 8.

Bus Available, Bus Status (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU State		MOUL Come Definition					
вА	BS	MPU State Definition					
0	0	Normal (Running)					
0	1	Interrupt or RESET Acknowledge					
1	0	SYNC Acknowledge					
1	1	HALT Acknowledge					


Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt Acknowledge is indicated when the HD6809E is in a Halt condition.








(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 7 RES Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 8 HALT and Single Instruction Execution for System Debug

Non Maskable Interrupt (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since IRQ stacks the entire machine state it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

* NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

• Clock Inputs E, Q

E and Q are the clock signals required by the HD6809E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, t_{AD} after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6809E.

BUSY

Busy will be "High" for the read and modify cycles of a readmodify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid t_{CD} after the rising edge of Q.

AVMA

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid t_{CD} after the rising edge of O.

• LIC

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid t_{CD} after the rising edge of Q.

• TSC


TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

MPU Operation


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after \overline{RES} and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt or \overline{HALT} input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6809E.





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified. E clock shown for reference only.

Figure 9 IRQ and NMI Interrupt Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified. E clock shown for reference only.

Figure 10 FIRQ Interrupt Timing




Figure 11 HD6809E Clock Generator





Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.





Figure 13 BUSY Timing (ASL Extended Indirect Instruction)

(NOTES) Data will be asserted by the MPU only during the interval while R/W is "Low" and E or Q is "High".

Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 14 TSC Timing



■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

• Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate Addressing are:

LDA #\$20 LDX #\$F000 LDY #CAT

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT STX MOUSE LDD \$2000

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA [CAT] LDX [\$FFFE] STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809E is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30
SETDP \$10 (Assembler directive)
LDB \$1030
LDD < CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfer X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S
PULU X, Y, D Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

	Post-Byte Register Bit						Indexed Addressing	
7	6	5	4	3	2	1	0	Mode
0	R	R	d	d	đ	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	i	0	0	0	1	,R + +
1	R	R	0	0	0	1	0	, -R
_1	R	R	i	0	0	1	1	,R
1	R	R	i	0	1	0	0	EA = ,R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i.	1	0	0	0	EA = , R + 8 Bit Offset
. 1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	×	×	j	1	1	0	0	EA = ,PC + 8 Bit Offset
1	×	×	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	-	1	1	1	1	EA = (,Address)
								Addressing Mode Field Indirect Field (Sigh bit when b7 = 0)
d = Of	= Don't Care = Offset Bit = 0 = Non Indirect 1 = Indirect						— Register Field : RR 00 = X 01 = Y 10 = U 11 = S	

Figure 16 Index Addressing Postbyte Register Bit Assignments

Table 2 Indexed Addressing Mode

		N	on Indirect				Indirect		
Туре	Forms	Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	1:
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	0RRnnnnn	1	0	default	ts to 8-bit	1	
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(2's Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not	allowed		Г
	Increment By 2	,R ++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, – R	1RR00010	2	0	not allowed		1	Г
	Decrement By 2	, – – R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
(2's Complement Offsets)	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	_	_	_	-	[n]	10011111	5	2

R = X, Y, U or S RR: x = Don't Care 00 = X 01 = Y 10 = U 11 = S

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD 0, X

LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15)

8-bit (-128 to +127)

16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23, X

LDX -2, S

LDY 300, X LDU CAT. Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B, Y LDX D, Y

LEAX B, X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-

 $[\]overset{+}{\sim}$ and $\overset{+}{\scriptscriptstyle{\pm}}$ indicate the number of additional cycles and bytes for the particular variation.

decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX .-- S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

 $0 \rightarrow \text{temp}$ calculate the EA; temp is a holding register $X + 2 \rightarrow X$ perform autoincrement $X \rightarrow (\text{temp})$ do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

Before Execution
A = XX (don't care)
X = \$F000
\$0100 LDA [\$10, X] EA is now \$F010
\$F010 \$F1 \$F150 is now the
\$F011 \$50 new EA
\$F150 \$AA
After Execution
A = \$AA (Actual Data Loaded)
X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [, X] LDD [10, S] LDA [B, Y] LDD [, X++]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

BEQ	CAT	(short)
BGT	DOG	(short)

CAT DOG	LBEQ LBGT	RAT RABBIT	(long) (long)
	•		
	•		
	•		
RAT	NOP		
RABBIT	NOP		

Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

■ HD6809E INSTRUCTION SET

The instruction set of the HD6809E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



	← P	ull Oro	ier	P	ush O	rder →	
PC	U	Y	X	DP	В	Α	CC
FFFF	. ← ir	icreasi	ng me	mory a	ddre	is	0000
PC	S	Y	X	DP	В	Α	CC

TFR/EXG

Within the HD6809E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits $4 \sim 7$ of postbyte define the source register, while bits $0 \sim 3$ represent the destination register. These are denoted as follows:

0000 – D	0101 - PC
0001 - X	1000 - A
0010 – Y	1001 – B
0011 – U	1010 — CC
0100 - S	1011 - DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE	DECTINIATION !
SOURCE	DESTINATION

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

	LEAX LBSR	MSG1, PCR PDATA (Print message routine)
MSG1	FCC	'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

(load a)

3. temp \rightarrow a

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	$Y + A \rightarrow Y$	Adds 8-bit A accumulator to Y
LEAY D, Y	$Y + D \rightarrow Y$	Adds 16-bit D accumulator to Y
LEAU –10, U	U – 10 → U	Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S + 5 → X	Transfers as well as adds

• MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long and Short Relative Branches

The HD6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (\overline{NMI}) or maskable (\overline{FIRQ}) , $\overline{IRQ})$ with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since \overline{FIRQ} and \overline{IRQ} are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (\overline{FIRQ} , \overline{IRQ}) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809E, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this

technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. \overline{VMA} is an indication of FFFF₁₆ on the address bus, R/\overline{W} = "High" and BS = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken)

Before Ex	ecution SP	= F000	
		•	
		•	
		•	
\$8000		LBSR	CAT
		•	
		•	
		•	
\$A000	CAT	•	
		CYCLE-BY	Y-CYCLE FLOW

		CYCLI	E-BY-CY	CLE FLOW
Cycle #	Address	Data	R/\overline{W}	Description
1	8000	17	1	Opcode Fetch
2	8001	1 F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	FFFF	*	1	VMA Cycle
7	FFFF	*	1	VMA Cycle
8	EFFF	03	0	Stack Low Order
				Byte of Return
				Address
9	EFFE	80	0	Stack High Order
				Byte of Return
				Address

Example 2: DEC (F	(xtended
-------------------	----------

\$8000

\$A000	FCB		\$80	ı
		CYCL	E-BY-CY	CLE FLOW
Cycle #	Address	Data	R/\overline{W}	Description
1	8000	7A	1	Opcode Fetch
2	8001	A 0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle

\$A000

■ HD6809E INSTRUCTION SET TABLES

DEC

The instructions of the HD6809E have been broken down into five different categories. They are as follows:

0

Store the Decremented Data

8-Bit operation (Table 4)

A000


16-Bit operation (Table 5)

Index register/stack pointer instructions (Table 6) Relative branches (long or short) (Table 7)

Miscellaneous instructions (Table 8)

HD6809E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.

^{*} The data bus has the data at that particular address.



Last Cycle

- (NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain "High" and interrupt processing will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).

 2. If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.


 3. Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise

 - specified.

Figure 17 SYNC Timing

Last Cycle


Sync



(NOTE)

- 1. Busy = "High" during access of first byte of double byte immediate load.
- 2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.
- 3. AVMA is asserted on the cycle before a VMA cycle.


Figure 18 Address Bus Cycle-by-Cycle Performance



(NOTES)

- Stack (W) refers to the following sequence: SP ← SP − 1, then ADDR ← SP with R/W = "Low" stack (R) refers to the following sequence: ADDR ← SP with R/W = "High", then SP ← SP + 1.
 PSHU, PULU instructions use the user stack pointer (i.e., SP = U) and PSHS, PULS use the hardware stack pointer (i.e., SP = S).
- 2. Vector refers to the address of an interrupt or reset vector (see Table 1).
- 3. The number of stack accesses will vary according to the number of bytes saved.
- 4. VMA cycles will occur until an interrupt occurs,

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)



(NOTES)

- Stack (W) refers to the following sequence: SP ← SP − 1, then ADDR ← SP with R/W = "Low"
 Stack (R) refers to the following sequence: ADDR ← SP with R/W = "High", then SP ← SP + 1.
 PSHU, PULU instructions use the user stack pointer (i.e., SP = U) and PSHS, PULS use the hardware stack pointer (i.e., SP = S).
- 2. Vector refers to the address of an interrupt or reset vector (see Table 1).
- 3. The number of stack accesses will vary according to the number of bytes saved.
- 4. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply $(A \times B \rightarrow D)$
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation	
ADDD	Add memory to D accumulator	
CMPD	Compare memory from D accumulator	
EXG D, R	Exchange D with X, Y, S, U or PC	
LDD	Load D accumulator from memory	
SEX	Sign Extend B accumulator into A accumulator	
STD	Store D accumulator to memory	
SUBD	Subtract memory from D accumulator	
TFR D, R	Transfer D to X, Y, S, U or PC	
TFR R, D	Transfer X, Y, S, U or PC to D	

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 7 Branch Instructions

Mnemonic(s)	Operation
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
вні, цвні	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 9 HD6809E Instruction Set Table

							Н	D680	9E A	DDF	RESSI	NG N	MODE	s											
INSTR	UCTION/	11	MPLI	ED	D	REC			TEN			IEDI/		_	DEX	ED®	RE	LATI	VE	DESCRIPTION	5	3	2	1	0
		OP	~	#	OP	~	#	OP	~_	#	OP	~	#	ОР	~	#	OP	~(5)	#		Н	N	z	v	С
ABX		3A	3	1			_		l _				_	l		l _	İ			B + X → X (UNSIGNED) A + M + C → A	•	•	•	•	•
ADC	ADCA ADCB				99 D9	4	2	B9 F9	5 5	3	89 C9	2	2	A9 E9	4+ 4+	2+ 2+				$B + M + C \rightarrow B$	‡	‡	‡	‡	‡
ADD	ADDA ADDB ADDD				9B DB D3	4 6	2 2 2	BB FB F3	5 5 7	3 3 3	CB C3	2 2 4	2 2 3	AB EB E3	4+ 4+ 6+	2+ 2+ 2+	•			$A + M \rightarrow A$ $B + M \rightarrow B$ $D + M:M + 1 \rightarrow D$	‡ ‡	‡ ‡	‡ ‡ 1	‡ ‡	‡
AND	ANDA ANDB ANDCC				94 D4	4	2 2	B4 F4	5 5	3	84 C4 1C	2 2 3	2 2 2	A4 E4	4+ 4+	2+ 2+				$A \wedge M \rightarrow A$ $B \wedge M \rightarrow B$ $CC \wedge IMM \rightarrow CC$	(-	‡	‡ ‡	00	:
ASL	ASLA ASLB ASL	48 58	2	1	08	6	2	78	7	3				68	6+	2+				A } [-[]	8 8	‡ ‡	‡ ‡	‡	1 1
ASR	ASRA ASRB ASR	47 57	2 2	1	07	6	2	77	7	3				67	6+	2+				â} - □ □ □ □ □ □ □	(8) (8)	‡ ‡	‡	•	1
всс	BCC LBCC						_		Í							-	24 10 24	3 5(6)	2	Branch C = 0 Long Branch C = 0	•	•	•	•	•
BCS	BCS LBCS																25 10 25	3 5(6)	2	Branch C = 1 Long Branch C = 1	:	:	•	:	:
BEQ	BEQ LBEQ																27 10 27	3 5(6)	2	Branch Z = 1 Long Branch Z = 1	•	•	•	•	:
BGE	BGE LBGE	į															2C 10 2C	3 5(6)	2	Branch N⊕V=0 Long Branch N⊕V=0	:	:	:	•	•
BGT	BGT LBGT																2E 10 2E	3 5(6)	2 4	Branch Z√(N⊕V)=0 Long Branch Z√(N⊕V)=0	:	:	:	•	:
вні	BHI LBHI													İ			22 10 22	3 5(6)	2 4	Branch C∨Z≈0 Long Branch C∨Z=0	:	:	:	•	:
BHS	внѕ								ĺ							1	24	3	2	Branch	•	•	•	•	•
	LBHS									!							10 24	5(6)	4	C=0 Long Branch C=0	•	•	•	•	•
ВІТ	BITA BITB				95 D5	4	2 2	B5 F5	5 5	3	85 C5	2	2 2	A5 E5	4+ 4+	2+ 2+				Bit Test A (M ∧ A) Bit Test B (M ∧B)	:	1	ţ	0	•
BLE	BLE LBLE						•										2F 10 2F	3 5(6)	2 4	Branch Z∨(N⊕∨)≃1 Long Branch Z∨(N⊕V)=1	:	•	:	:	:
BLO	BLO LBLO			:													25 10 25	3 5(6)	2 4	Branch C=1 Long Branch C=1	:	:	•	•	:
BLS	BLS															ļ	23	3	2	Branch	•	•	•	•	•
	LBLS																10 23	5(6)	4	C∨Z=1 Long Branch C∨Z=1	•	•	•	•	•
BLT	BLT LBLT																2D 10 2D	3 5(6)	2 4	Branch N ⊕ V=1 Long Branch N ⊕ V=1	:	:	:	•	•
вмі	BMI LBMI																2B 10 2B	3 5(6)	2	Branch N=1 Long Branch N=1	:	•	•	•	:
BNE	BNE LBNE																26 10 26	3 5(6)	2 4	Branch Z = 0 Long Branch Z = 0	:	•	•	:	:
BPL	BPL LBPL																2A 10 2A	3 5(6)	2	Branch N = 0 Long Branch N = 0	:	:	:	•	:
BRA	BRA LBRA																20 16	3 5	2	Branch Always Long Branch/ Always	:	:	:	•	:
BRN	BRN LBRN																21 10 21	3 5	2 4	Branch Never Long Branch Never	:	:	•	•	:

(to be continued)



	UCTION/		ADI U	E 0							ING				05.	- D(l)	25				_	_		_	Г.
	ORMS	OP.	MPLI	ED #	OP	IREC	#	OP	TENI	_	OP	EDI.	_	OP	DEXI	_	RE OP	LATI ∼®		DESCRIPTION	5 H	3	2 Z	1 V	0
BSR	BSR	UP		#	UP	~	#	UP	 ~	#	UP	~	#	UP	~	#	8D	7	2	Branch to	•	N	2	•	
	LBSR																17	9	3	Subroutine Long Branch to Subroutine	•	•	•	•	
вус	BVC LBVC																28 10 28	3 5(6)	2 4	Branch V = 0 Long Branch V = 0	•	•	•	:	•
BVS	BVS LBVS																29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V = 1	•	•	:	•	•
CLR	CLRA CLRB CLR	4F 5F	2 2	1	OF	6	2	7F	7	3				6F	6+	2+	25			0 → A 0 → B 0 → M	•	000	1	0 0	0
CMP	CMPA CMPB CMPD				91 D1 10	4 4 7	2 2 3	B1 F1 10	5 5 8	3 3 4	81 C1 10	2 2 5	2 2 4	A1 E1 10	4+ 4+ 7+	2+ 2+ 3+				Compare M from A Compare M from B Compare M: M + 1	(8)	‡ ‡	1	‡	1
	CMPS				93 11	7	3	B3	8	4	83	5	4	A3	7+	3+				from D Compare M: M + 1	•	:		1	
	CMPU				9C 11	7	3	BC 11	8	4	8C	5	4	AC 11	7+	3+				from S Compare M: M + 1	•	1	;	ţ	,
	CMPX				93 9C	6	2	B3 BC	7	3	83 8C	4	3	A3 AC	6+	2+				from U Compare M: M + 1		;		1	1
	CMPY				10 9C	7	3	10 BC	8	4	10 8C	5	4	10 AC	7+	3+				from X Compare M: M + 1 from Y	•	ţ	t	:	1
СОМ	COMA COMB COM	43 53	2	1	03	6	2	73	7	3				63	6+	2+				Ā → A B → B M → M	:	1 1	:	0 0	1 1
CWAI	COM	зс	20	2	03	0	_	/3	,	3				03	0,	2'				CC ∧ IMM → CC (except 1→E)	(-		'n	_	ļ.
DAA		19	2	1																Wait for Interrupt Decimal Adjust A	•	ı	t	(8)	
DEC	DECA DECB DEC	4A 5A	2	1	0A	6	2	7A	7	3				6A	6+	2+				$\begin{array}{l} A - 1 \rightarrow A \\ B - 1 \rightarrow B \\ M - 1 \rightarrow M \end{array}$	•	:	1 1	1	
EOR	EORA EORB				98 D8	4	2 2	B8 F8	5 5	3 3	88 C8	2 2	2	A8 E8	4+ 4+	2+ 2+				$A \oplus M \rightarrow A$ $B \oplus M \rightarrow B$	•	ţ	:	0	
XG	R1, R2	18	7	2																R1 ↔ R2 ⁽²⁾	(-	_	100	_	1
NC	INCA INCB INC	4C 5C	2	1	ос	6	2	7C	7	3				6C	6+	2+				$A + 1 \rightarrow A$ $B + 1 \rightarrow B$ $M + 1 \rightarrow M$	•	:	1 1	1	
MP					0E	3	2	7E	4	3				6E	3+	2+				EA [®] → PC	•	•	•	•	ŀ
JSR					9D.	7	2	BD	8	3		_		AD	7+	2+				Jump to Subroutine	1	•	•	•	1
LD	LDA LDB LDD LDS				96 D6 DC 10	4 5 6	2 2 2 3	B6 F6 FC 10	5 6 7	3 3 4	86 C6 CC 10	2 2 3 4	2 2 3 4	A6 E6 EC	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				M → A M → B M: M + 1 → D M: M + 1 → S	•	1	1 1 1	0000	
	LDU LDX LDY				DE DE 9E 10 9E	5 5 6	2 2 3	FE BE 10 BE	6 6 7	3 3 4	CE CE 8E 10 8E	3 3 4	3 3 4	EE AE 10 AE	5+ 5+ 6+	2+ 2+ 3+				M: M + 1 \rightarrow U M: M + 1 \rightarrow X M: M + 1 \rightarrow Y	•	‡	‡ ‡	000	
-EA	LEAS LEAU LEAX LEAY													32 33 30 31	4+ 4+ 4+ 4+	2+ 2+ 2+ 2+				$ \begin{array}{ccc} EA^{3} \to S \\ EA^{3} \to U \\ EA^{3} \to X \\ EA^{3} \to Y \end{array} $	•	•	•	• • • •	
.SL	LSLA LSLB LSL	48 58	2	1	08	6	2	78	7	3				68	6+	2+				Å}[-[•	1 1 1	‡ ‡	1	
.SR	LSRA LSRB LSR	44 54	2 2	1	04	6	2	74	7	3				64	6+	2+				Å}		. 000	:	•	
IUL	,	3D	11	1			-	'	'					"						A×B→D	•	•	1	•	1
NEG	NEGA NEGB	40 50	2 2	1																(Unsigned) Ā + 1 → A B + 1 → B	(8)	1	‡	‡ ‡	
NOP	NEG	12	2	1	00	6	2	70	7	3]			60	6+	2+				M + 1 → M No Operation	8	‡	‡	1	

(to be continued)



INSTR	UCTION/							D6809														_	_		_
	DRMS .	_	MPLIE	r	-	IREC	-	EXTE	NDE				ATE	_	DEX			LATI		DESCRIPTION	5	3	_	1	1
		OP	~	#	OP	~_	#	OP	~	#	OP	~	#	OP	~_	#	OP	~®	#		Н	Ν	Z	٧	1
OR	ORA ORB ORCC				9A DA	4	2	BA FA	5 5	3	8A CA 1A	2 2 3	2 2 2	AA EA	4+ 4+	2+ 2+				$A \lor M \rightarrow A$ $B \lor M \rightarrow B$ $CC \lor IMM \rightarrow CC$	• (-	‡ ‡	‡ (7)	0	•
PSH	PSHS	34		f																Push Registers on S Stack	•	•	•	•	•
	PSHU	36	5+ [®]	2																Push Registers on U Stack	•	•	•	•	•
PUL	PULS	35	5+®																	Pull Registers from S Stack	(-		(10)		ļ
	PULU	37	5+®	2	j															Pull Registers from U Stack	(-	-	(10)	_	1
ROL	ROLA ROLB ROL	49 59	2 2	1	09	6	2	79	7	3				69	6+	2+				A B I I I I I I I I I I I I I I I I I I	:	1 1 1	1 1	1	
ROR	RORA RORB ROR	46 56	2 2	1	06	6	2	76	7	3				66	6+	2+				Å} - □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	•	‡ ‡ ‡	‡ ‡ ‡	•	
RTI		3В	6/15	1					İ											Return From Interrupt	(-		(7)		1
RTS		39	5	1																Return From Subroutine	•	•	•	•	
SBC	SBCA SBCB				92 D2	4	2 2	B2 F2	5 5	3	82 C2	2	2	A2 E2	4+ 4+	2+ 2+				$\begin{array}{c} A-M-C\rightarrow A \\ B-M-C\rightarrow B \end{array}$	(8) (8)	‡	1	1	
SEX		1D	2	1																Sign Extend B into A	•	t.	1	•	
ST	STA STB STD STS				97 D7 DD 10	4 4 5 6	2 2 2 3	B7 F7 FD 10	5 5 6 7	3 3 4				A7 E7 ED 10	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				A → M B → M D → M: M+ 1 S → M: M + 1	•	1	1 1	0 0 0	
	STU				DF DF	5	2	FF FF	6	3				EF EF	5+	2+				U → M: M + 1	•	1	1	0	
	STX STY				9F 10 9F	5 6	3	BF 10 BF	6 7	3				AF 10 AF	5+ 6+	2+ 3+				X → M: M + 1 Y → M: M + 1	:	1	1	0	
SUB	SUBA SUBB SUBD				90 D0 93	4 4 6	2 2 2	B0 F0 B3	5 5 7	3 3 3	80 C0 83	2 2 4	2 2 3	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+				$A - M \rightarrow A$ $B - M \rightarrow B$ $D - M$: $M + 1 \rightarrow D$	8 8 •	:	1	1	-
SWI	SWI® SWI2®	3F 10	19 20	1 2																Software Interrupt1 Software Interrupt2	:	:	•	•	
	SWI3®	3F 11 3F	20	2							i									Software Interrupt3	•	•	•	•	
SYNC		13	≥2	1																Synchronize to Interrupt	•	•	•	•	
TFR	R1, R2	1F	6	2																R1 → R2 ⁽²⁾	(-	-	(10)		+
TST	TSTA TSTB TST	4D 5D	2	1	σο	6	2	7D	7	3				6D	6+	2+				Test A Test B Test M	•	1 1	1 1	0 0	

(NOTES)

- This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

 The 8 bit registers are: A, B, CC, DP

 The 16 bit registers are: A, B, Y, U, S, D, PC

 EA is the effective address.

 The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.

- 5(6) means: 5 cycles if branch not taken, 6 cycles if taken. SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F. 6 7 8
- Conditions Codes set as a direct result of the instruction. Value of half-carry flag is undefined.

 Special Case Carry set if b7 is SET.

- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

LEGEND:

- ÕP Operation Code (Hexadecimal)
- Number of MPU Cycles
- Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Multiply ×M Complement of M
- Transfer Into
- Half-carry (from bit 3)
- Negative (sign bit)

- Zero (byte) Overflow, 2's complement Carry from bit 7
- Test and set if true, cleared otherwise
- Not Affected
- СC Condition Code Register Concatenation
- Logical or
- Logical and
- Logical Exclusive or



Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	*			31	LEAY	*	4+	2+	61	*	4		
02	•	1			32	LEAS	Ţ	4+	2+	62	*	1		
03	COM	1	6	2	33	LEAU	Indexed	4+	2+	63	COM	1	6+	2+
04	LSR		6	2	34	PSHS	Implied	5+	2	64	LSR	1	6+	2+
05	*				35	PULS	•	5+	2	65	*	i		
06	ROR		6	2	36	PSHU		5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU		5+	2	67	ASR		6+	2+
08	ASL, LSL		6	2	38	•				68	ASL, LS	iL	6+	2+
09	ROL	Ì	6	2	39	RTS		5	1	69	ROL		6+	2+
0A	DEC		6	2	3A	ABX		3	1	6A	DEC		6+	2+
ОВ	•				3B	RTI	-	6, 15	1	6B				
OC.	·INC		6	2	3C	CWAI		20	2	6C	INC	ł	6+	2+
0D	TST		6	2	3D	MUL	· I	11	1	6D	TST	1	6+	2+
0E	JMP	+	3	2	3E	•	•			6E	JMP	. ↓	3+	2+
OF	CLR	Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
							•							
10) See	_	_	_	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	_	_	_	41	•	4			71	*	A		
12	NOP	Implied	2	1	42	*				72	•			
13	SYNC	Implied	2	1	43	COMA		2	1	73	COM		7	3
14	•				44	LSRA		2	1	74	LSR		7	3
15	•				45	•				75	•			
16	LBRA	Relative	5	3	46	RORA		2	1	76	ROR	+	7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR		7	3
18	*				48	ASLA, LSLA		2	1	78	ASL, LS	iL .	7	3
19	DAA	Implied	2	1	49	ROLA		2	1	79	ROL	1	7	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC	ı	7	3
1B	•	_			4B	•	1			7B	*	- 1		
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Implied	2	1	4D	TSTA		2	1	7D	TST	1	7	3
1E	EXG	1	8	2	4E	•	+			7E	JMP	. ↓	4	3
1F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	A	3	2	51	*	4			81	CMPA	+	2	2
22	вні		3	2	52	•				82	SBCA		2	2
23	BLS		3	2	53	COMB		2	1	83	SUBD		4	3
24	BHS, BCC	i	3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	•				85	BITA		2	2
26	BNE		3	2	56	RORB		2	1	86	LDA	İ	2	2
27	BEQ		3	2	57	ASRB		2	1	87	•	- A		
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA	ŀ	2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA	1	2	2
2A	BPL		3	2	5A	DECB		2	1	8A	ORA	1	2	2
2B	BMI	1	3	2	5B	•				8B	ADDA	₩	2	2
2C	BGE	1	3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT	1	3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	₩	3	2	5 E	*	`₩			8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	•			


LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)

Number of program bytes

Denotes unused opcode

(to be continued)



(NOTE): All unused opcodes are both undefined and illegal

■ NOTE FOR USE

Execution Sequence of CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 \$A000	CLR FCB	\$A000 \$80		
Cycle #	Address	Data	$R/\overline{\overline{W}}$	Description
1	8000	7 F	1	Opcode Fetch
2	8001	A 0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*.	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00"
				into Specified
				Location

^{*} The data bus has the data at that particular address.

HD6821, HD68A21, HD68B21—PIA (Peripheral Interface Adapter)


The HD6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the HD6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bi-directional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.


The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

FEATURES


- Two Bi-directional 8-Bit Peripheral Data Bus for interface to Peripheral devices
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines: Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- N Channel Silicon Gate MOS
- Compatible with MC6821, MC68A21 and MC68B21

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V	
I V-la-so	V _{IL} *	-0.3	_	0.8	.,	
Input Voltage	V _{IH} *	2.0	_	V _{cc}] '	
Operating Temperature	T _{opr}	-20	25	75	°C	

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Inputs	V _{IH}		2.0	_	Vcc	V
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	V
Input Leakage Current	R/\overline{W} , \overline{RES} , RS_0 , RS_1 , CS_0 , CS_1 , \overline{CS}_2 , CA_1 , CB_1 , E	l _{in}	V _{in} = 0~5.25V	-2.5	-	2.5	μΑ
Three-State (Off State) Input Current	D ₀ ~D ₇ , PB ₀ ~PB ₇ , CB ₂	I _{TSI}	V _{in} = 0.4~2.4V	-10	-	10	μΑ
Input "High" Current	PA ₀ ~PA ₇ , CA ₂	liH	V _{IH} = 2.4V	-200	-	-	μΑ
Input "Low" Current	PA ₀ ~PA ₇ , CA ₂	IIL	V _{1L} = 0.4V	_	-	-2.4	mA
	D ₀ ~D ₇		I _{OH} = -205μA	2.4	-		
Output "High" Voltage	PA ₀ ~PA ₇ , CA ₂	Voh	I _{OH} = -200μA	2.4**	-	-	V
Output High Voltage	FA ₀ **FA ₇ , CA ₂	∨он	I _{OH} = -10μA	V _{CC} -1.0	-	-	
	PB ₀ ∼PB ₇ , CB ₂		I _{OH} = -200μA	2.4	_	-	
	D ₀ ∼D ₇ , IRQA, IRQB		I _{OL} = 1.6mA		-	0.4	
Output "Low" Voltage	Other Outputs	V _{OL}	I _{OL} = 1.6mA	_	-	0.4	V
	Other Outputs		I _{OL} = 3.2mA		-	0.6	
	$D_0 \sim D_7$		V _{OH} = 2.4V	-205	_	_	μΑ
Output "High" Current	PA ₀ ~PA ₇ , CA ₂	Іон	V _{OH} = 2.4V**	-200	_		μΑ
	PB ₀ ∼PB ₇ , CB ₂		V _{OH} = 1.5V	-1.0	-	-10	mA
Output Leakage Current (Off State)	IROA, IROB	ILOH	V _{OH} = 2.4V	-	-	10	μΑ
Power Dissipation		P _D		_	260	550	mW
	PA ₀ ~PA ₇ , PB ₀ ~PB ₇ , CA ₂ , CB ₂ , D ₀ ~D ₇		V _{in} = 0V, Ta = 25°C,	_	-	12.5	
Input Capacitance	R/\overline{W} , \overline{RES} , RS_0 , RS_1 , CS_0 , CS_1 , \overline{CS}_2 , CA_1 , CB_1 , E	C _{in}	Ta = 25°C, f = 1.0MHz		-	10	pF
Output Capacitance	TRQA, TRQB	C _{out}	V _{in} = 0V, Ta = 25°C, f = 1.0MHz	_	_	10	pF

^{*} Ta = 25° C, V_{CC} = 5.0V

^{**} HD68B21; V_{OH} = 2.2V min (PA₀ ~PA₇, CA₂)



• AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{SS}=0, Ta=-20~+75°C, unless otherwise noted.)

1. PERIPHERAL TIMING

lan-m-		Symbol	Test Condition	HD6	821	HD68	HD68A21		BB21	Unit
ltem		Symbol	rest Condition	min	max	min	max	min	max	Unit
Peripheral Data Setup Time		tPDSU	Fig. 1	200		135	_	100	_	ns
Peripheral Data Hold Time	t _{PDH}	Fig. 1	0	_	0	-	0		ns	
Delay Time, Enable negative transition to CA ₂ negative transition	Enable → CA ₂ Negative	^t CA2	Fig. 2, Fig. 3	-	1.0	-	0.67	-	0.5	μ
Delay Time, Enable negative transition to CA ₂ positive transition	Enable → CA ₂ Positive	^t RS1	Fig. 2	1	1.0	1	0.67	-	0.5	дв
Rise and Fall Times for CA ₁ and CA ₂ input signals	CA ₁ , CA ₂	t _r , t _f	Fig. 3	-	1.0	_	1.0	-	1.0	με
Delay Time from CA ₁ active transition to CA ₂ positive transition	$CA_1 \rightarrow CA_2$	t _{RS2}	Fig. 3	-	2.0	_	1.35	-	1.0	μз
Delay Time, Enable negative transition to Peripheral Data Valid	Enable→Peripheral Data	^t PDW	Fig. 4, Fig. 5	-	1.0	-	0.67	-	0.5	μ\$
Delay Time, Enable negative transition to Peripheral CMOS Data Valid	Enable → Peripheral Data PA ₀ ~PA ₇ , CA ₂	^t cmos	V _{CC} - 30% V _{CC} Fig. 4	-	2.0	-	1.35	-	1.0	μ ε
Delay Time, Enable positive transition to CB ₂ negative position	Enable → CB ₂	t _{CB2}	Fig. 6, Fig. 7	-	1.0	_	0.67	-	0.5	μ\$
Delay Time, Peripheral Data Valid to CB ₂ negative transition	Peripheral Data → CB ₂	^t DC	Fig. 5	20	-	20	_	20	_	ns
Delay Time, Enable positive transition to CB ₂ positive transition	Enable → CB ₂	^t RS1	Fig. 6	-	1.0	-	0.67	-	0.5	μs
Peripheral Control Output Pulse Width, CA ₂ /CB ₂	CA ₂ , CB ₂	PWCT	Fig. 2, Fig. 6	550	_	550	-	500	-	ns
Rise and Fall Time for CB ₁ and CB ₂ input signals	CB, , CB ₂	t _r , t _f	Fig. 7	_	1.0	-	1.0	-	1.0	μs
Delay Time, CB, active transition to CB, positive transition	CB ₁ → CB ₂	t _{RS2}	Fig. 7	_	2.0	_	1.35	-	1.0	μς
Interrupt Release Time, IRQA and IRQB	IRQA, IRQB	tiR	Fig. 9	-	1.6	_	1.1	_	0.85	μѕ
Interrupt Response Time	TROA, TROB	t _{RS3}	Fig. 8		1.0	-	1.0	_	1.0	μs
Interrupt Input Pulse Width	CA ₁ , CA ₂ , CB ₁ , CB ₂	PWI	Fig. 8	500**	_	500**	_	500**	_	ns
Reset "Low" Time	RES*	tRL	Fig. 10	1.0	-	0.66	-	0.5	_	μs

^{*} The Reset line must be "High" a minimum of 1.0µs before addressing the PIA.
** At least one Enable "High" pulse should be included in this period.

2. BUS TIMING

1) READ

Item		Symbol	Test Condition	HD6821		HD68A21		HD68B21		Unit
	rtem	Symbol	rest Condition	min	max	min	max	min	max	Unit
Enable Cycle Time		t _{cycE}	Fig. 11	1000		666	_	500	_	ns
Enable Pulse Width, "High"		PWEH	Fig. 11	450	_	280	_	220	_	ns
Enable Pulse Width, "Low"		PWEL	Fig. 11	430	_	280	_	210	-	ns
Enable Pulse Rise and Fa	ill Times	ter, tef	Fig. 11	-	25	_	25	_	25	ns
Setup Time	Address, R/W-Enable	tAS	Fig. 12	140	_	140	_	70	_	ns
Address Hold Time		^t AH	Fig. 12	10	_	10	_	10	-	ns
Data Delay Time		toor	Fig. 12	-	320	-	220	_	180	ns
Data Hold Time		^t DHR	Fig. 12	10	_	10		10	-	ns



2) WRITE

Item		Symbol	Test Condition	HD6821		HD68A21		HD68B21		Unit
		Symbol		min	max	min	max	min	max	Unit
Enable Cycle Time		t _{cycE}	Fig. 11	1000	_	666	_	500	_	ns
Enable Pulse Width, "High"		PWEH	Fig. 11	450	_	280	-	220		ns
Enable Pulse Width, "Low"		PWEL	Fig. 11	430	_	280	_	210	-	ns
Enable Pulse Rise and Fall 1	imes	t _{Er} , t _{Ef}	Fig. 11	_	25	_	25	_	25	ns
Setup Time		tAS	Fig. 13	140	_	140	_	70		ns
Address Hold Time	Address, R/W—Enable	t _{AH}	Fig. 13	10	-	10	-	10	-	ns
Data Setup Time		t _{DSW}	Fig. 13	195	-	80	_	60	_	ns
Data Hold Time		tDHW	Fig. 13	10	-	10	_	10	_	ns





Figure 1 Peripheral Data Setup and Hold Times (Read Mode)



* Assumes part was deselected during the previous E pulse.

Figure 2 CA₂ Delay Time (Read Mode; CRA5=CRA3=1, CRA4=0)




Figure 3 CA₂ Delay Time (Read Mode; CRA5=1, CRA3=CRA4=0)




Figure 4 Peripheral CMOS Data Delay Times (Write Mode: CRA5=CRA3=1, CRA4=0)





Figure 5 Peripheral Data and CB₂ Delay Times (Write Mode; CRB5=CRB3=1, CRB4=0)



* Assumes part was deselected during the previous E pulse.

Figure 6 CB₂ Delay Time (Write Mode; CRB5=CRB3=1, CRB4=0)





Figure 7 CB₂ Delay Time (Write Mode; CRB5=1, CRB3=CRB4=0)



* Assumes Interrupt Enable Bits are set.

Figure 8 Interrupt Pulse Width and IRQ Response




Figure 9 IRQ Release Time




Figure 10 RES Low Time




Figure 11 Enable Signal Characteristics




Figure 12 Bus Read Timing Characteristics (Read Information from PIA)





Figure 13 Bus Write Timing Characteristics (Write Information into PIA)



All diodes are1S2074@ or equivalent.

Adjust R_L so that I_{OL} = 1.6mA, then test V_{OL} Adjust R_L so that I_{OL} = 3.2mA, then test V_{OL}

All diodes are 1S2074 (A) or equivalent.

Figure 14 Bus Timing Test Loads



■ PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the HD6800 MPU with an eight-bit bi-directional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the HD6800 VMA output, permit the MPU to have complete control over the PIA. VMA should be utilized in conjunction with an MPU address line into a chip select of the PIA.

PIA Bi-Directional Data (D₀ ~D₇)

The bi-directional data lines $(D_0 \sim D_7)$ allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The R/W line is in the Read ("High") state when the PIA is selected for a Read operation.

• PIA Enable (E)

The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse. This signal will normally be a derivative of the HMCS6800 System ϕ_2 Clock. This signal must be continuous clock pulse.

PIA Read/Write (R/W)

This signal is generated by the MPU to control the direction of data transfers on the Data Bus. A "Low" state on the PIA line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A "High" on the R/\overline{W} line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

Reset (RES)

The active "Low" RES line is used to reset all register bits in the PIA to a logical zero "Low". This line can be used as a power-on reset and as a master reset during system operation.

• PIA Chip Select (CS₀, CS₁ and CS₂)

These three input signals are used to select the PIA. CS_0 and CS_1 must be "High" and \overline{CS}_2 must be "Low" for selection of the device. Data transfers are then performed under the control of the E and R/\overline{W} signals. The chip select lines must be stable for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

• PIA Register Select (RS₀ and RS₁)

The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request (IRQA and IRQB)

The active "Low" Interrupt Request lines (IRQA and IRQB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each IRQ line has two internal interrupt flag bits that can cause the IRQ line to go "Low". Each flag bit is associated with a particular peripheral interrupt line. Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA_1, CA_2, CB_1, CB_2) . When these lines are used as interrupt inputs at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

■ PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bi-directional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PA₀~PA₂)

Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "High" on the corresponding data line while a "0" results in a "Low". Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB₀~PB₁)

The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to $PA_0{\sim}PA_7$. However, the output buffers driving these lines differ from those driving lines $PA_0{\sim}PA_7$. They have three-state capability, allowing them to enter a high impedance state when the peripheral data line is used as a input. In addition, data on the peripheral data lines $PB_0{\sim}PB_7$ will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "High". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 2.5 milliampere (typ.) at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA₁ and CB₁)

Peripheral Input lines CA₁ and CB₁ are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA₂)

The peripheral control line CA_2 can be programmed to act as an interrupt input or as a peripheral control output. As an output, this line is compatible with standard TTL. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB₂)


Peripheral Control line CB₂ may also be programmed to act as an interrupt input or peripheral control output. As an input,



this line has "High" input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 2.5 milliampere (typ) at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.


(NOTE) 1. Interrupt inputs CA₁, CA₂, CB₁ and CB₂ shall be used at normal "High" level. When interrupt inputs are "Low" at reset (RES = "Low"), interrupt flags CRA6, CRA7, CRB6 and CRB7 may be set.


> 2. Pulse width of interrupt inputs CA1, CA2, CB1 and CB₂ shall be greater than a E cycle time. In the case that "High" time of E signal is not contained in Interrupt pulse, an interrupt flag may not be set.



The equivalent Circuit of the Lines on Peripheral side

The equivalent circuit of the lines on Peripheral side is shown in Fig. 15. The output circuits of A port is different from that of B port. When the port is used as input, the input is pullup to V_{CC} side through load MOS in A port and B port becomes "Off" (high impedance).





(b) Section B Figure 15 Peripheral Data Bus

■ INTERNAL CONTROLS

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RSo and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

Table 1 Internal Addressing

		Con Regist	trol ter Bit	
RS,	RS,	CRA2	CRB2	Location Selected
0	0	1	×	Peripheral Register A*
0	0	0	×	Data Direction Register A
0	1	×	×	Control Register A
1	0	×	1	Peripheral Register B*
1	0	×	0	Data Direction Register B
1	1	×	×	Control Register B

= Don't Care

Initialization

A "Low" reset line has the effect of zeroing all PIA registers. This will set PA₀~PA₇, PB₀~PB₇, CA₂ and CB₂ as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

Details of possible configurations of the Data Direction and Control Register are as follows.

Data Direction Registers (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. A Data Direction Register bit set at "0" configures the corresponding peripheral data line as an input; a "1" results in an output.

Control Registers (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1 and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA₁, CA₂, CB₁ or CB₂. The format of the control words is shown in Table 2.

Table 2 Control Word Format

	7	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	CA ₂ Control		DDRA Access	CA, C	ontrol	
				r				
	7	6	5	4	3	2	1	0

^{*} Peripheral interface register is a generic term containing peripheral data bus and output register.

Data Direction Access Control Bit (CRA2 and CRB2)

Bit 2 in each Control register (CRA and CRB) allows selection of either a Peripheral Interface Register or the Data Direction Register when the proper register select signals are applied to RSo and RS1.

Interrupt Flags (CRA6, CRA7, CRB6, and CRB7)

The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section. Control of CA₁ and CB₁ Interrupt Lines (CRA0, CRB0, CRA1,

and CRB1)

The two lowest order bits of the control registers are used to control the interrupt input lines CA₁ and CB₁. Bits CRAO and

CRBO are used to enable the MPU interrupt signals IRQA and IRQB, respectively. Bits CRA1 and CRB1 determine the active transition of the interrupt input signals CA1 and CB1 (Table 3) Control of CA₂ and CB₂ Peripheral Control Lines (CRA3. CRA4, CRA5, CRB3, CRB4, and CRB5)

Bits 3, 4 and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA5 (CRB5) is "0" CA2 (CB2) is an interrupt input line similar to CA1 (CB1) (Table 4). When CRA5 (CRB5) is "1", CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different characteristics (Table 5 and 6).

Table 3 Control of Interrupt Inputs CA₁ and CB₁

CRA1 (CRB1)	CRA0 (CRB0)	Interrupt Input CA ₁ (CB ₁)	Interrupt Flag CRA7 (CRB7)	MPU Interrupt Request IRQA (IRQB)
0	0	↓ Active	Set "1" on ↓ of CA ₁ (CB ₁)	Disabled — TRQ remains "High"
0	1	↓ Active	Set "1" on ↓ of CA ₁ (CB ₁)	Goes "Low" when the inter- rupt flag bit CRA7 (CRB7) goes "1"
1	0	↑ Active	Set "1" on ↑ of CA₁ (CB₁)	Disabled — IRQ remains "High"
1	1	↑ Active	Set "1" on ↑ of CA ₁ (CB ₁)	Goes "Low" when the inter- rupt flag bit CRA7 (CRB7) goes "1"

(Notes)

- 1. † indicates positive transition ("Low" to "High")
- 2. ↓ indicates negative transition ("High" to "Low")
- 3. The Interrupt flag bit CRA7 is cleared by an MPU Read of the A Peripheral Register and CRB7 is cleared by an MPU Read of the B Peripheral Register.
- If CRAQ (CRB0) is "0" when an interrupt occurs (Interrupt disabled) and is later brought "1", IRQA (IRQB) occurs after CRAQ (CRB0) is written to a "1".

Table 4 Control of CA2 and CB2 as Interrupt Inputs - CRA5 (CRB5) is "0"

CRA5 (CRB5)	CRA4 (CRB4)	CRA3 (CRB3)	Interrupt Input CA ₂ (CB ₂)	Interrupt Flag CRA6 (CRB6)	MPU Interrupt Request IRQA (IRQB)
0	0	0	↓ Active	Set "1" on ↓ of CA₂ (CB₂)	Disabled — IRQ remains "High"
0	0	1	↓ Active	Set "1" on ↓ of CA ₂ (CB ₂)	Goes "Low" when the inter- rupt flag bit CRA6 (CRB6) goes "1"
0	1	0	↑ Active	Set "1" on ↑ of CA₂ (CB₂)	Disabled — IRQ remains "High"
0	1	1	† Active	Set "1" on ↑ of CA ₂ (CB ₂)	Goes "Low" when the inter- rupt flag bit CRA6 (CRB6) goes "1"

(Notes)

- 1. † indicates positive transition ("Low" to "High")
- 2. 1 indicates negative transition ("High" to "Low")
 3. The interrupt flag bit CRA6 is cleared by an MPU Read of the A Peripheral Register and CR86 is
- cleared by an MPU Read of the B Peripheral Register.

 4. If CRA3 (CRB3) is "0" when an interrupt occurs (Interrupt disabled) and is later brought "1", IRQA (IRQB) occurs after CRA3 (CRB3) is written to a "1".

Table 5 Control of CB2 as an Output - CRB5 is "1"

			CE	32
CRB5	CRB4	CRB3	Cleared	Set
1	0	0	"Low" on the positive transition of the first E pulse after MPU Write "B" Data Register operation.	"High" when the interrupt flag bit CRB7 is set by an active transition of the CB ₁ signal. (See Figure 16)
1	0	1	"Low" on the positive transition of the first E pulse after an MPU Write "B" Data Register operation.	"High" on the positive edge of the first "E" pulse following an "E" pulse which occurred while the part was deselected. (See Figure 16)
1	1	0		ow" 33 is output on CB ₂ }
1	1	1		igh" B3 is output on CB ₂)


Table 6 Control of CA₂ as an Output — CRA5 is "1"

			CA	1/2
CRA5	CRA4	CRA3	Cleared	Set
1	0	0	"Low" on negative transition of E after an MPU Read "A" Data Opera- tion.	"High" when the interrupt flag bit CRA7 is set by an active transition of the CA ₁ signal. (See Figure 16)
1	0	1	"Low" on negative transition of E after an MPU Read "A" Data opera- tion.	"High" on the negative edge of the first "E" pulse which occurs during a deselect. (See Figure 16)
1	1	0	"Lo (The content of CRA	
1	1	1	"Hi (The content of CR	gh" A3 is output on CA ₂)

PIA OPERATION

Initialization


When the external reset input \overline{RES} goes "Low", all internal registers are cleared to "0". Periperal data port $(PA_0 \sim PA7, PB_0 \sim PB_7)$ is defined to be input and control lines $(CA_1, CA_2, CB_1 \text{ and } CB_2)$ are defined to be the interrupt input lines. PIA is also initialized by software sequence as follows.



 Program the data direction register access bit of the control register to "0" to allow to access the dada direction register.


- The data of the control line function is set into the accumulator, of which Data Direction Register Access Bit shall be programmed to "1".
- Transfer the control data from the accumulator into the control register.

Read/Write Operation Not Using Control Lines Read Operation>



- Clear the DDRA access bit of the control register to "0".
- DDRA Clear all bits of the dada direction register.
- #\$04 Set DDRA access bit of the control register to "1" to allow to access the peripheral interface register.

<Write Operation>




Read/Write Operating Using Control Lines

Read/write request from peripherals shall be put into the control lines as an interrupt signal, and then MPU reads or writes after detecting interrupt request.

< Reed >

The following case is that Port A is used and that the rising edge of CA_1 indicates the request for read from peripherals.




To read the peripheral data, the data is directly transferred to the data buses $D_0 \sim D_7$ through $PA_0 \sim PA_7$ or $PB_0 \sim PB_7$ and they are not latched in the PIA. If necessary, the data should be held in the external latch until MPU completes reading it.

When initializing the control register, interrupt flag bit (CRA7, CRA6, CRB7, CRB6) cannot be written from MPU. If necessary the interrupt flag must be reset by dummy read of Peripheral Register A and B.

<Write>

Write operation using the interrupt signal is as follows. In this case, B port is used and interrupt request is input to CB_1 . And the \overline{IRQ} flag is set at the rising edge of CB_1 .



Interrupt request flag bits (CRA7, CRA6, CRB7 and CRB6) cannot be written and they cannot be also reset by write operation to the peripheral interface register. So dummy read of peripheral interface register is needed to reset the flags.

To accept the next interrupt, it is essential to reset indirectly the interrupt flag by dummy read of peripheral interface register.

Software poling method mentioned above requires MPU to continuously monitor the control register to detect the read/write request from peripherals. So other programs cannot run at the same time. To avoid this problem, hardware interrupt may be used. The MPU is interrupted by IRQA or IRQB when the read/write request is occurred from peripherals and then MPU analyzes cause of the interrupt request during interrupt processing.

Handshake Mode

The functions of CRA and CRB are similar but not identical in the hand-shake modes. Port A is used for read hand-shake operation and Port B is used for write hand-shake mode.

CA₁ and CB₁ are used for interrupt input requests and CA₂ and CB₂ are control outputs (answer) in hand-shake mode.

Fig. 16, Fig. 17 and Fig. 18 show the timing of hand-shake mode.

< Read Hand-shake Mode>

CRA5="1", CRA4="0" and CRA3="0"

- A peripheral device puts the 8-bit data on the peripheral data lines after the control output CA₂ goes "Low".
- The peripheral requests MPU to read the data by using CA₁ input.

- ③ CRA7 flag is set and CA₂ becomes "High" (CA₂ automatically becomes "High" by the interrupt CA₁). This indicates the peripheral to maintain the current data and not to transfer the next data.
- MPU accepts the read request by IRQA hardware interrupt or CRA read. Then MPU reads the peripheral register A.
- © CA2 goes "Low" on the following edge of read Enable pulse. This informs that the peripheral can set the next data to port A.

Write Hand-shake>

CRB5 = "1", CRB4 = "0" and CRB3 = "0"

- A peripheral device requests MPU to write the data by using CB₁ input. CB₂ output remains "High" until MPU write data to the peripheral interface register.
- ② CRB7 flag is set and MPU accepts the write request.
- ③ MPU reads the peripheral interface register to reset CRB7 (dummy read).
- Then MPU write data to the peripheral interface register.
 The data is output to port B through the output register.
- 5 CB₂ automatically becomes "Low" to tell the peripheral that new data is on port B.
- 6 The peripheral read the data on Port B peripheral data lines and set CB₁ to "Low" to tell MPU that the data on the peripheral data lines has been taken and that next data can be written to the peripheral interface register.

<Pulse mode>

CRA5 = "1", CRA4 = "0" and CRA3 = "1" CRB5 = "1", CRB4 = "0" and CRB3 = "1"

This mode is shown in Figure 16, Figure 19 and Figure 20.




Figure 16 Timing of Hand-shake Mode and Pulse Mode






Figure 17 Bits 5, 4, 3 of CRA = 100 (Hand-shake Mode)





Figure 18 Bits 5, 4, 3 of CRB = 100 (Hand-shake Mode)








Figure 19 Bits 5, 4, 3 of CRA = 101 (Pulse Mode)




Figure 20 Bits 5, 4, 3 of CRB=101 (Pulse Mode)



■ SUMMARY OF CONTROL REGISTERS CRA AND CRB

Control registers CRA and CRB have total control of CA_1 , CA_2 , CB_1 , and CB_2 lines. The status of eight bits of the control registers may be read into the MPU. However, the MPU can only write into Bit 0 through Bit 5 (6 bits), since Bit 6 and Bit 7 are set only by CA_1 , CA_2 , CB_1 , or CB_2 .

Addressing PIAs

Before addressing PIAs, the data direction (DDR) must first be loaded with the bit pattern that defines how each line is to function, i.e., as an input or an output. A logic "1" in the data direction register defines the corresponding line as an output while a logic "0" defines the corresponding line as an input. Since the DDR and the peripheral interface resister have the same address, the control register bit 2 determines which register is being addressed. If Bit 2 in the control register is a logic "0", then the DDR is addressed. If Bit 2 in the control register is a logic "1", the peripheral interface register is addressed. Therefore, it is essential that the DDR be loaded first before setting Bit 2 of the control register.

<Example>

Given a PIA with an address of 4004, 4005, 4006, and 4007. 4004 is the address of the A side peripheral interface register. 4005 is the address of the A side control register. 4006 is the address of the B side peripheral interface register. 4007 is the address of the B side control register. On the A side, Bits 0, 1, 2, and 3 will be defined as inputs, while Bits 4, 5, 6, and 7 will be used as outputs. On the B side, all lines will be used as outputs.

PIA1AD = 4004	(DDRA, PIRA)
PIA1AC = 4005	(CRA)
PIA1BD = 4006	(DDRB, PIRB)
PIA 1RC = 4007	(CRR)

- 1. LDA A #%11110000 (4 outputs, 4 inputs)
- 2. STA A PIA1AD (Loads A DDR)
- 3. LDA A #%11111111 (All outputs)
- 4. STA A PIA1BD (Loads B DDR)
- 5. LDA A #%00000100 (Sets Bit 2)
- 6. STA A PIA1AC (Bit 2 set in A control register)
- 7. STA A PIA1BC (Bit 2 set in B control register)

Statement 2 addresses the DDR, since the control register (Bit 2) has not been loaded. Statements 6 and 7 load the control registers with Bit 2 set, so addressing PIA1AD or PIA1BD accesses the peripheral interface register.

PIA Programming Via The Index Register

The program shown in the previous section can be accomplished using the Index Register.

1.	LDX	#\$F004	
2.	STX	PIA1AD	\$F0→PIA1AD;\$04→PIA1AC
3.	LDX	#\$FF04	
4.	STX	PIA1BD	\$FF→PIA1BD;\$04→PIA1BC

Using the index register in this example has saved six bytes of program memory as compared to the program shown in the previous section.

Active Low Outputs

When all the outputs of given PIA port are to be active "Low" (True ≤ 0.4 volts), the following procedure should be used.

- a) Set Bit 2 in the control register.
- b) Store all 1s (\$FF) in the peripheral interface register.
- c) Clear Bit 2 in the control register.
- d) Store all 1s (\$FF) in the data direction register.
- e) Store control word (Bit 2 = 1) in control register.

<Example>

The B side of PIA1 is set up to have all active low outputs. CB₁ and CB₂ are set up to allow interrupts in the HAND-SHAKE MODE and CB₁ will respond to positive edges ("Low"-to-"High" transitions). Assume reset conditions. Addresses are set up and equated to the same labels as previous example.

- 1. LDA A #4
- 2. STA A PIA1BC Set Bit 2 in PIA1BC (control register)
- LDA B #\$FF
- 4. STA B PIA1BD All 1s in peripheral interface register
- CLR PIA1BC Clear Bit 2
- 6. STA B PIA1BD All 1s in data direction register
- 7. LDA A #\$27
- 8. STA A PIA1BC 00100111 → control register

The above procedure is required in order to avoid outputs going "Low", to the active "Low" TRUE STATE, when all Is are stored to the data direction register as would be the case if the normal configuration procedure were followed.

Interchanging RS₀ And RS₁

Some system applications may require movement of 16 bits of data to or from the "outside world" via two PIA ports (A side + B side). When this is the case it is an advantage to interconnect RS₁ and RS₀ as follows.

This will place the peripheral interface registers and control registers side by side in the memory map as follows.

Table	Example Address	_
PIA1AD	\$4004	(DDRA, PIRA)
PIA1BD	\$4005	(DDRB, PIRB)
PIA1AC	\$4006	(CRA)
PIA1BC	\$4007	(CRB)

The index register or stackpointer may be used to move the 16-bit data in two 8-bit bytes with one instruction. As an example:

LDX PIA1AD \rightarrow IX_H: PIA1BD \rightarrow IX_L

PIA -- After Reset

When the \overline{RES} (Reset Line) has been held "Low" for a minimum of one microsecond, all registers in the PIA will be cleared.

Because of the reset conditions, the PIA has been defined as

follows.

- All I/O lines to the "outside world" have been defined as inputs.
- CA₁, CA₂, CB₁, and CB₂ have been defined as interrupt input lines that are negative edge sensitive.
- All the interrupts on the control lines are masked. Setting of interrupt flag bits will not cause IRQA or IRQB to go "Low".

■ SUMMARY OF CA₁-CB₁ PROGRAMMING

Bits 1 and 0 of the respective control registers are used to program the interrupt input control lines CA_1 and CB_1 .


b1	ь0	
0	0	b1 = Edge (0 = -, 1 = +)
0	1	b0 = Mask (0 = Mask, 1 = Allow)
1	0	
1	1	

Note that this is the same logic as Bits 4 and 3 for $CA_2\text{-}CB_2$ when $CA_2\text{-}CB_2$ are programmed as inputs.

■ SUMMARY OF CA2-CB2 PROGRAMMING

Bits 5, 4, and 3 of the control registers are used to program the operation of CA_2 - CB_2 .

$$\begin{array}{c} \text{CA$_2$-CB_2$} \\ \text{Input} \\ \text{Mode} \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} = \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \end{array}} \xrightarrow{\begin{array}{c} 0 \\ 0 \end{array}} \xrightarrow{\begin{array}$$






Figure 21 PIA Configuration Problem

MICROCOMPUTER SYSTEM HD6321, HD63A21, HD63B21 CMOS PIA (Peripheral Interface Adapter)

- PRELIMINARY -

The HD6321 is a CMOS Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the HD6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bi-directional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.


The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control mode. This allows a high degree of flexibility in the over-all operation of the interface. Exceeding Low power dissipation is realized due to adopting CMOS process.

■ FEATURES


- Low-Power, High-Speed, High-Density CMOS
- Compatible with NMOS PIA (HD6821) (Refer to Electrical Specification as to Minor difference.)
- Two Bi-directional 8-Bit Peripheral Data Bus for interface to Peripheral devices
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- Handshake Control Logic for Input and Output Peripheral Operation

$$CA_1$$
, CA_2 Port A $(PA_0 \sim PA_7)$
 CB_1 , CB_2 Port B $(PB_0 \sim PB_7)$

- Two Programmable Control Registers (CRA, CRB)
- Two Programmable Data Direction Registers (DDRA, DDRB)




BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Maximum Output Current	1101**	10	mA
Maximum Total Output Current	ΣΙο ***	100	mA
Operating Temperature	T _{opr}	-20 ∼ +75	°c
Storage Temperature	T _{stq}	-55 ~ +150	°c

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

^{**} Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal.
(PA₀ ~ PA₇, CA₂, PB₀ ~ PB₇, CB₂, D₀ ~ D₇)

^{***} Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals. (PA₀ ~ PA₇, CA₂, PB₀ ~ PB₇, CB₂, D₀ ~ D₇)

■ RECOMMENDED OPERATING CONDITIONS

	Item	Symbol	min	typ	max	Unit
Supply Voltage		Vcc*	4.5	5.0	5.5	V
Input "Low" \	/oltage	V _{IL} *	0	_	0.8	
Input "High"	D ₀ ~ D ₇ , PA ₀ ~ PA ₇ , CA ₁ , CA ₂ , PB ₀ ~ PB ₇ , CB ₁ , CB ₂	*	2.2		- V _{cc}	v
Voltage	E, R/\overline{W} , CS_0 , $\overline{CS_2}$, CS_1 , RS_0 , RS_1 , \overline{RES}	V _{IH} *	3.0**	-		
Operating Tem	perature	T _{opr}	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.0V±10%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	D ₀ ~D ₇ , PA ₀ ~PA ₇ , CA ₁ , CA ₂ , PB ₀ ~PB ₇ , CB ₁ , CB ₂	ViH		2.2	_	Vcc	v	
	E, R/W, CS ₀ , CS ₂ , CS ₁ , RS ₀ , RS ₁ , RES			3.0**				
Input "Low" Voltage	All Inputs	VIL		-0.3	- "	0.8	V	
Input Leakage Current	R/\overline{W} , \overline{RES} , RS_0 , RS_1 , CS_0 , CS_1 , \overline{CS}_2 , CA_1 , CB_1 , E	l _{in}	Vin = 0 ∼ Vcc	- 2.5	-	2.5	μА	
Three-State (Off State) Input Current	D ₀ ~D ₇ , PB ₀ ~PB ₇ , CB ₂	ITSI	Vin = 0.4 ∼ Vcc	- 10	-	10	μА	
	D ₀ ~D ₇		I _{OH} = -400 μA	4.1	-			
Output "High" Voltage	-0 -7	Voh	¹ OH <i>≤</i> -10 μA	V _{cc} -0.1			V	
Output Thigh Tortuge	PA ₀ ~PA ₇ , CA ₂	1 .04	$I_{OH} = -400 \mu A$	4.1		_		
	PB ₀ ~PB ₇ , CB ₂		I _{OH} ≤ -10 μA	V _{cc} -0.1		_		
	D ₀ ∼D ₇ , IRQA, IRQB		I _{OL} = 1.6mA	-		0.4		
Output "Low" Voltage	PA ₀ ~PA ₇ , CA ₂ PB ₀ ~PB ₇ , CB ₂	V _{OL}	I _{OL} = 3.2mA	_	_	0.6	٧	
Output Leakage Current (Off State)	IRQA, IRQB	ILOH	V _{OH} = V _{CC}	_	_	10	μΑ	
	PA ₀ ~PA ₇ , PB ₀ ~PB ₇ , CA ₂ , CB ₂ , D ₀ ~D ₇		V _{in} = 0V,	_	_	12.5		
Input Capacitance	R/\overline{W} , \overline{RES} , RS_0 , RS_1 , CS_0 , CS_1 , \overline{CS}_2 , CA_1 , CB_1 , E	C _{in}	Ta' = 25°C, f = 1.0MHz	-	_	10	ρF	
Output Capacitance	ĪRQĀ, ĪRQB	Cout	V _{in} = 0V, Ta = 25°C, f = 1.0MHz	_		1,0	pF	
	PA ₀ ~PA ₇ , CA ₂ and PB ₀ ~PB ₇ , CB ₂ are specified as input.		E = 1.0MHz	_	_	300		
	When the chip is not selected		E = 1.5MHz	_	-	400	μΑ	
Supply Current*	Input level (Except E) VIH min = VCC-0.8V VIL max = 0.8V	l _{cc}	E = 2.0MHz	_	_	500		
	●PA ₀ ~PA ₇ , CA ₂ and PB ₀ ~PB ₇ , CB ₂ are		E = 1.0MHz	_	_	4		
	specified as input.		E = 1.5MHz	-	-	5	mΑ	
	Under Data Bus R/W operation		E = 2.0MHz	-	-	6		

Supply current is defined on the condition that there is no current flow from output terminals. Supply current will be increased when the current from output terminal exists. Also the current will be increased for charging and discharging the capacitive load. Please take this case into consideration in estimating system power.

^{**} Characteristics will be improved.

^{**} Characteristics will be improved.

• AC CHARACTERISTICS (V_{CC}=5.0V±10%,V_{SS}=0, Ta=-20~+75°C, unless otherwise noted.)

1. PERIPHERAL TIMING

		Symbol	Test Condition	HD6	321	HD63A21		HD63B21		Unit
Item		Symbol	lest Condition	min	max	min	max	min	max	Unit
Peripheral Data Setup Time		tPDSU	Fig. 1	100		100	_	100		ns
Peripheral Data Hold Time		t _{PDH}	Fig. 1	0	_	0	_	0	-	ns
Delay Time, Enable negative transition to CA ₂ negative transition	Enable → CA ₂ Negative	[†] CA2	Fig. 2, Fig. 3	-	200	-	200	-	200	ns
Delay Time, Enable negative transition to CA ₂ positive transition	Enable → CA ₂ Positive	^t RS1	Fig. 2	-	200	-	200	-	200	ns
Rise and Fall Times for CA ₁ and CA ₂ input signals	CA ₁ , CA ₂	t _r , t _f	Fig. 3	-	100	_	100	-	100	ns
Delay Time from CA ₁ active transition to CA ₂ positive transition	CA ₁ → CA ₂	^t RS2	Fig. 3	-	300	-	300	_	300	ns
Delay Time, Enable negative transition to Peripheral Data Valid	Enable→Peripheral Data	^t PDW	Fig. 4, Fig. 5	-	300	_	300	-	300	ns
Delay Time, Enable positive transition to CB ₂ negative transition	Enable → CB ₂	t _{CB2}	Fig. 6, Fig. 7	_	200	-	200	-	200	ns
Delay Time, Peripheral Data Valid to CB ₂ negative transition	Peripheral Data → CB ₂	^t DC	Fig. 5	20	_	20	_	20	_	ns
Delay Time, Enable positive transition to CB ₂ positive transition	Enable → CB ₂	^t RS1	Fig. 6	-	200	-	200	-	200	ns
Peripheral Control Output Pulse Width, CA ₂ /CB ₂	CA ₂ , CB ₂	PWCT	Fig. 2, Fig. 6	550	_	375	-	250	_	ns
Rise and Fall Time for CB ₁ and CB ₂ input signals	CB ₁ , CB ₂	t _r , t _f	Fig. 7	_	100	-	100	_	100	ns
Delay Time, CB, active transition to CB ₂ positive transition	CB ₁ → CB ₂	tRS2	Fig. 7		300	_	300	_	300	ns
Interrupt Release Time, IRQA and IRQB	ĪRQĀ, ĪRQB	tiR	Fig. 9	_	800	_	800	-	800	ns
Interrupt Response Time	TROA, TROB	^t RS3	Fig. 8	_	400	_	400		400	ns
Interrupt Input Pulse Width	CA, CA, CB, CB,	PWI	Fig. 8	1E cycle		1E cycle	-	1E cycle	_	
Reset "Low" Time	RES*	^t RL	Fig. 10	200		200	-	200	-	ns

^{*} The Reset line must be "High" a minimum of 1.0µs before addressing the PIA.
** At least one Enable "High" pulse should be included in this period.

2. BUS TIMING

1) READ

Item		S. makal	Test Condition	HD6321		HD63A21		HD63B21		Unit
1(61()		Symbol	rest Condition	min	max	min	max	min	max	Unit
Enable Cycle Time		tcycE	Fig. 11	1000	_	666	_	500	_	ns
Enable Pulse Width, "High"		PWEH	Fig. 11	450	_	280	-	220	_	ns
Enable Pulse Width, "Low"		PWEL	Fig. 11	430	_	280	_	210	-	ns
Enable Pulse Rise and Fall T	imes	ter, ter	Fig. 11	_	25		25	-	20	ns
Setup Time	Address, R/W—Enable	tAS	Fig. 12	80	_	60		60*	_	ns
Address Hold Time		tAH	Fig. 12	10	_	10	_	10	_	ns
Data Delay Time		toda	Fig. 12	_	290	-	180	-	150	ns
Data Hold Time		^t DHR	Fig. 12	20	100	20	100	20	100	ns

^{*} Characteristics will be improved.

2) WRITE

Item		Symbol Test Condition HI	HDE	HD6321		HD63A21		HD63B21		
		Symbol	rest Condition	min	max	min	max	min	max	Unit
Enable Cycle Time		tcycE	Fig. 11	1000	_	666	_	500	_	ns
Enable Pulse Width, "High"	,	PWEH	Fig. 11	450	_	280	_	220	_	ns
Enable Pulse Width, "Low"	,	PWEL	Fig. 11	430	_	280	_	210	_	ns
Enable Pulse Rise and Fall	Times	t _{Er} , t _{Ef}	Fig. 11	T -	25	_	25		20	ns
Setup Time		tAS	Fig. 13	80	_	60	_	60*	_	ns
Address Hold Time	Address, R/W-Enable	tAH	Fig. 13	10	_	10	-	10		ns
Data Setup Time		tosw	Fig. 13	165	_	80		60	_	ns
Data Hold Time		tDHW	Fig. 13	10	_	10	_	10	_	ns

^{*} Characteristics will be improved.




Figure 1 Peripheral Data Setup and Hold Times (Read Mode)




Figure 2 CA₂ Delay Time (Read Mode; CRA5=CRA3=1, CRA4=0)




Figure 3 CA₂ Delay Time (Read Mode; CRA5=1, CRA3=CRA4=0)




Figure 4 Peripheral Data Delay Times (Write Mode; CRA5=CRA3=1, CRA4=0)







Figure 5 Peripheral Data and CB₂ Delay Times (Write Mode; CRB5=CRB3=1, CRB4=0)



* Assumes part was deselected during the previous E pulse.

Figure 6 CB₂ Delay Time (Write Mode; CRB5=CRB3=1, CRB4=0)





any previous E pulse.

Figure 7 CB₂ Delay Time (Write Mode; CRB5=1, CRB3=CRB4=0)

Figure 8 Interrupt Pulse Width and IRQ Response




Figure 9 IRQ Release Time

Figure 10 RES Low Time

Figure 11 Enable Signal Characteristics





Figure 12 Bus Read Timing Characteristics (Read Information from PIA)

Figure 13 Bus Write Timing Characteristics (Write Information into PIA)



All diodes are1S2074® or equivalent.

Adjust R_L so that I_{OL} = 1.6mA, then test V_{OL} Adjust R_L so that I_{OL} = 3.2mA, then test V_{OL}

Figure 14 Bus Timing Test Loads



■ PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the HD6800 MPU with an eight-bit bi-directional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the HD6800 VMA output, permit the MPU to have complete control over the PIA. VMA should be utilized in conjunction with an MPU address line into a chip select of the PIA.

Bi-Directional Data (D₀~D₇)

The bi-directional data lines $(D_0 \sim D_7)$ allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The R/W line is in the Read ("High") state when the PIA is selected for a Read operation.

Enable (E)

The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse. This signal will normally be a derivative of the HMCS6800 System ϕ_2 Clock. This signal must be continuous clock pulse.

Read/Write (R/W)

This signal is generated by the MPU to control the direction of data transfers on the Data Bus. A "Low" state on the PIA line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A "High" on the R/\overline{W} line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

Reset (RES)

The active "Low" RES line is used to reset all register bits in the PIA to a logical zero "Low". This line can be used as a power-on reset and as a master reset during system operation.

• Chip Select (CS₀, CS₁ and CS₂)

These three input signals are used to select the PIA. CS_0 and CS_1 must be "High" and \overline{CS}_2 must be "Low" for selection of the device. Data transfers are then performed under the control of the E and R/\overline{W} signals. The chip select lines must be stable for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

• Register Select (RS₀ and RS₁)

The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request (IRQA and IRQB)

The active "Low" Interrupt Request lines (IRQA and IRQB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.


Each IRQ line has two internal interrupt flag bits that can cause the IRQ line to go "Low". Each flag bit is associated with a particular peripheral interrupt line. Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA_1, CA_2, CB_1, CB_2) . When these lines are used as interrupt inputs at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

■ PIA PERIPHERAL INTERFACE LINES

Port A and Port B provide four interrupt control lines and two sets of 8-bit Bi-directional peripheral data bus for interfacing to input/output divices. Fig. 15 shows the block diagram of Port A and Port B. The output drivers of Port A and Port B consist of three-state drivers, allowing them to enter a High-impedance state when the peripheral data line is used as an input. Port A and Port B have the same output buffer. But the circuit configuration is slightly different and this makes the difference on data flow when MPU reads Port A and Port B in the case each Port is specified as output. As shown in Fig. 15, the output of the peripheral data A is transferred to internal data bus when used as output. On the other hand, in the case of Port B the contents of output register (ORB) is directly transferred to internal data bus through the multiplexor.



(a) Port A

Internal data bus

DDRBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORBx

DORB

(b) Port B

Figure 15 Block Diagram of Port A and Port B



Port A Peripheral Data (PA₀ ~ PA₇)

Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "High" on the corresponding data line while a "0" results in a "Low". Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs.

Port B Peripheral Data (PB₀ ~PB₁)

Each of the Port B peripheral data bus can be programmed to act as an input or output like $PA_0 \sim PA_7$.

PBo ~ PB7 are in High-impedance condition because they are three-state outputs just like PAo ~ PBo when the peripheral buses are used as inputs, when programmed as outputs, MPU read of Port B make it possible to read the output register regardless of PBo ~ PB7 loads.

Interrupt Input (CA₁ and CB₁)

Peripheral Input lines CA₁ and CB₁ are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA₂)

The peripheral control line CA₂ can be programmed to act as an interrupt input or as a peripheral control output.

The function of this signal is programmed by the Control Register A. When used as an input, this signal is in High-impedance state


Peripheral Control (CB₂)

Peripheral Control line CB₂ may also be programmed to act as an interrupt input or peripheral control output.

This line is programmed by Control Register B.

When used as an input, this signal is in High-impedance.

(NOTE) 1. Pulse width of interrupt inputs CA₁, CA₂, CB₁ and CB₂ shall be greater than a E cycle time. In the case that "High" time of E signal is not contained in Interrupt pulse, an interrupt flag may not be set.



■ INTERNAL CONTROLS

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RS_0 and RS_1 inputs together with bit 2 in the Control Register, as shown in Table 1.

Table 1 Internal Addressing

		Con Regist	trol ter Bit	
RS,	RS, RS,		CRB2	Location Selected
0	0	1	×	Peripheral Register A*
0	0	0	×	Data Direction Register A
0	1	×	×	Control Register A
1	0	×	1	Peripheral Register B*
1	0	×	0	Data Direction Register B
1	1	x	×	Control Register B

x = Don't Care

Initialization

A "Low" reset line has the effect of zeroing all PIA registers. This will set PA₀~PA₇, PB₀~PB₇, CA₂ and CB₂ as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

Details of possible configurations of the Data Direction and Control Register are as follows.

Data Direction Registers (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. A Data Direction Register bit set at "0" configures the corresponding peripheral data line as an input; a "1" results in an output.

Control Registers (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA_1 , CA_2 , CB_1 and CB_2 . In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA_1 , CA_2 , CB_1 or CB_2 . The format of the control words is shown in Table 2.

Table 2 Control Word Format

	7	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	CA ₂ Control		DDRA Access			
	7	6	5	4	3	2	1	0
		1 - 1			1			



Peripheral interface register is a generic term containing peripheral data bus and output register.

Data Direction Access Control Bit (CRA2 and CRB2)

Bit 2 in each Control register (CRA and CRB) allows selection of either a Peripheral Interface Register or the Data Direction Register when the proper register select signals are applied to RSo and RS1.

Interrupt Flags (CRA6, CRA7, CRB6, and CRB7)

The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section. Control of CA₁ and CB₁ Interrupt Lines (CRA0, CRB0, CRA1, and CRB1)

The two lowest order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA0 and

CRBO are used to enable the MPU interrupt signals IRQA and IRQB, respectively. Bits CRA1 and CRB1 determine the active transition of the interrupt input signals CA1 and CB1 (Table 3) Control of CA₂ and CB₂ Peripheral Control Lines (CRA3. CRA4, CRA5, CRB3, CRB4, and CRB5)

Bits 3, 4 and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA5 (CRB5) is "0" CA2 (CB2) is an interrupt input line similar to CA1 (CB1) (Table 4). When CRA5 (CRB5) is "1", CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different characteristics (Table 5 and 6).

Table 3 Control of Interrupt Inputs CA₁ and CB₃

CRA1 (CRB1)	CRA0 (CRB0)	Interrupt Input CA ₁ (CB ₁)	Interrupt Flag CRA7 (CRB7)	MPU Interrupt <u>Re</u> quest IRQA (IRQB)
0	0	↓ Active	Set "1" on ↓ of CA ₁ (CB ₁)	Disabled — TRQ remains "High"
0	1	↓ Active	Set "1" on ↓ of CA ₁ (CB ₁)	Goes "Low" when the inter- rupt flag bit CRA7 (CRB7) goes "1"
1	0	1 Active	Set "1" on ↑ of CA ₁ (CB ₁)	Disabled — IRQ remains "High"
1	1	† Active	Set "1" on ↑ of CA ₁ (CB ₁)	Goes "Low" when the inter- rupt flag bit CRA7 (CRB7) goes "1"

(Notes)

- 1. † indicates positive transition ("Low" to "High")
- 2. Indicates negative transition ("High" to "Low") 3. The Interrupt flag bit CRA7 is cleared by an MPU Read of the A Peripheral Register
- and CRB7 is cleared by an MPU Read of the B Peripheral Register.

 If CRAQ (CRB0) is "0" when an interrupt occurs (Interrupt disabled) and is later brought "1",

 IRQA (IRQB) occurs after CRAQ (CRB0) is written to a "1".

Table 4 Control of CA2 and CB2 as Interrupt Inputs - CRA5 (CRB5) is "0"

CRA5 (CRB5)	CRA4 (CRB4)	CRA3 (CRB3)	Interrupt Input CA ₂ (CB ₂)	Interrupt Flag CRA6 (CRB6)	MPU Interrupt Request IRQA (IRQB)
0	0	0	↓ Active	Set "1" on ↓ of CA ₂ (CB ₂)	Disabled — IRQ remains "High"
0	0	1	↓ Active	Set "1" on ↓ of CA ₂ (CB ₂)	Goes "Low" when the inter- rupt flag bit CRA6 (CRB6) goes "1"
0	1	0	↑ Active	Set "1" on ↑ of CA₂ (CB₂)	Disabled — IRQ remains "High"
0 .	1	1	↑ Active	Set "1" on ↑ of CA ₂ (CB ₂)	Goes "Low" when the inter- rupt flag bit CRA6 (CRB6) goes "1"

- 1. † indicates positive transition ("Low" to "High")
- 2. I indicates negative transition ("High" to "Low"
- 3. The interrupt flag bit CRA6 is cleared by an MPU Read of the A Peripheral Register and CRB6 is cleared by an MPU Read of the B Peripheral Register.

 4. If CRA3 (CRB3) is "0" when an interrupt occurs (Interrupt disabled) and is later brought
- - "1", IRQA (IRQB) occurs after CRA3 (CRB3) is written to a "1"

Table 5 Control of CB₂ as an Output — CRB5 is "1"

		CRB3	CB ₂			
CRB5	CRB4		Cleared	Set		
1	0	0	"Low" on the positive transition of the first E pulse after MPU Write "B" Data Register operation.	"High" when the interrupt flag bit CRB7 is set by an active transition of the CB ₁ signal. (See Figure 16)		
1	0	1	"Low" on the positive transition of the first E pulse after an MPU Write "B" Data Register operation.	"High" on the positive edge of the first "E" pulse following an "E" pulse which occurred while the part was deselected. (See Figure 16)		
1	1	0	"Low" (The content of CRB3 is output on CB ₂)			
1	1	1		igh" B3 is output on CB ₂)		


Table 6 Control of CA_2 as an Output -CRA5 is "1"

			CA ₂			
CRA5	CRA4	CRA3	Cleared	Set		
1	0	0	"Low" on negative transition of E after an MPU Read "A" Data Opera- tion.	"High" when the interrupt flag bit CRA7 is set by an active transition of the CA ₁ signal. (See Figure 16)		
1	0	1	"Low" on negative transition of E after an MPU Read "A" Data operation.	"High" on the negative edge of the first "E" pulse which occurs during a deselect. (See Figure 16)		
1	1	0	"Low" (The content of CRA3 is output on CA ₂)			
1	1	1	"High" (The content of CRA3 is output on CA₂)			

PIA OPERATION


Initialization

When the external reset input \overline{RES} goes "Low", all internal registers are cleared to "0". Periperal data port $(PA_0 \sim PA7, PB_0 \sim PB_7)$ is defined to be input and control lines (CA_1, CA_2, CB_1) and CB_2 are defined to be the interrupt input lines. PIA is also initialized by software sequence as follows.




- Program the data direction register access bit of the control register to "0" to allow to access the dada direction register.
- The data of the control line function is set into the accumulator, of which Data Direction Register Access Bit shall be programmed to "1".
- Transfer the control data from the accumulator into the control register.

Read/Write Operation Not Using Control Lines <Read Operation>



Write Operation>




• Read/Write Operating Using Control Lines

Read/write request from peripherals shall be put into the control lines as an interrupt signal, and then MPU reads or writes after detecting interrupt request.

< Read >

The following case is that Port A is used and that the rising edge of CA_1 indicates the request for read from peripherals.




To read the peripheral data, the data is directly transferred to the data buses $D_0 \sim D_7$ through $PA_0 \sim PA_7$ or $PB_0 \sim PB_7$ and they are not latched in the PIA. If necessary, the data should be held in the external latch until MPU completes reading it.

When initializing the control register, interrupt flag bit (CRA7, CRA6, CRB7, CRB6) cannot be written from MPU. If necessary the interrupt flag must be reset by dummy read of Peripheral Register A and B.

<Write>

Write operation using the interrupt signal is as follows. In this case, B port is used and interrupt request is input to CB_1 . And the \overline{IRQ} flag is set at the rising edge of CB_1 .



Interrupt request flag bits (CRA7, CRA6, CRB7 and CRB6) cannot be written and they cannot be also reset by write operation to the peripheral interface register. So dummy read of peripheral interface register is needed to reset the flags.

To accept the next interrupt, it is essential to reset indirectly the interrupt flag by dummy read of peripheral interface register.

Software poling method mentioned above requires MPU to continuously monitor the control register to detect the read/write request from peripherals. So other programs cannot run at the same time. To avoid this problem, hardware interrupt may be used. The MPU is interrupted by IRQA or IRQB when the read/write request is occurred from peripherals and then MPU analyzes cause of the interrupt request during interrupt processing.

Handshake Mode

The functions of CRA and CRB are similar but not identical in the hand-shake modes. Port A is used for read hand-shake operation and Port B is used for write hand-shake mode.

CA₁ and CB₁ are used for interrupt input requests and CA₂ and CB₂ are control outputs (answer) in hand-shake mode.

Fig. 16, Fig. 17 and Fig. 18 show the timing of hand-shake mode.

< Read Hand-shake Mode>

CRA5="1", CRA4="0" and CRA3="0"

- ① A peripheral device puts the 8-bit data on the peripheral data lines after the control output CA₂ goes "Low".
- The peripheral requests MPU to read the data by using CA₁ input.

- ③ CRA7 flag is set and CA2 becomes "High" (CA2 automatically becomes "High" by the interrupt CA1). This indicates the peripheral to maintain the current data and not to transfer the next data.
- MPU accepts the read request by IRQA hardware interrupt or CRA read. Then MPU reads the peripheral register A.
- S CA₂ goes "Low" on the following edge of read Enable pulse. This informs that the peripheral can set the next data to port A.

Write Hand-shake>

CRB5 = "1", CRB4 = "0" and CRB3 = "0"

- A peripheral device requests MPU to write the data by using CB₁ input. CB₂ output remains "High" until MPU write data to the peripheral interface register.
- 2 CRB7 flag is set and MPU accepts the write request.
- MPU reads the peripheral interface register to reset CRB7 (dummy read).
- Then MPU write data to the peripheral interface register.

 The data is output to port B through the output register.
- 5 CB₂ automatically becomes "Low" to tell the peripheral that new data is on port B.
- The peripheral read the data on Port B peripheral data lines and set CB₁ to "Low" to tell MPU that the data on the peripheral data lines has been taken and that next data can be written to the peripheral interface register.

<Pulse mode>

CRA5 = "1", CRA4 = "0" and CRA3 = "1" CRB5 = "1", CRB4 = "0" and CRB3 = "1"

This mode is shown in Figure 16, Figure 19 and Figure 20




Figure 16 Timing of Hand-shake Mode and Pulse Mode






Figure 17 Bits 5, 4, 3 of CRA = 100 (Hand-shake Mode)





Figure 18 Bits 5, 4, 3 of CRB = 100 (Hand-shake Mode)








Figure 19 Bits 5, 4, 3 of CRA = 101 (Pulse Mode)




Figure 20 Bits 5, 4, 3 of CRB=101 (Pulse Mode)



■ SUMMARY OF CONTROL REGISTERS CRA AND CRB

Control registers CRA and CRB have total control of CA₁, CA₂, CB₁, and CB₂ lines. The status of eight bits of the control registers may be read into the MPU. However, the MPU can only write into Bit 0 through Bit 5 (6 bits), since Bit 6 and Bit 7 are set only by CA₁, CA₂, CB₁, or CB₂.

Addressing PIAs

Before addressing PIAs, the data direction (DDR) must first be loaded with the bit pattern that defines how each line is to function, i.e., as an input or an output. A logic "1" in the data direction register defines the corresponding line as an output while a logic "0" defines the corresponding line as an input. Since the DDR and the peripheral interface resister have the same address, the control register bit 2 determines which register is being addressed. If Bit 2 in the control register is a logic "0", then the DDR is addressed. If Bit 2 in the control register is a logic "1", the peripheral interface register is addressed. Therefore, it is essential that the DDR be loaded first before setting Bit 2 of the control register.

<Example>

Given a PIA with an address of 4004, 4005, 4006, and 4007. 4004 is the address of the A side peripheral interface register. 4005 is the address of the A side control register. 4006 is the address of the B side peripheral interface register. 4007 is the address of the B side control register. On the A side, Bits 0, 1, 2, and 3 will be defined as inputs, while Bits 4, 5, 6, and 7 will be used as outputs. On the B side, all lines will be used as outputs.

	PIA1AD = 4004	(DDRA, PIRA)
	PIA1AC = 4005	(CRA)
	PIA1BD = 4006	(DDRB, PIRB)
	PIA1BC = 4007	(CRB)
1.	LDA A #%11110000	(4 outputs, 4 inputs)
2.	STA A PIA1AD	(Loads A DDR)
3.	LDA A #% 11111111	(All outputs)
4.	STA A PIA1BD	(Loads B DDR)
5.	LDA A #%00000100	(Sets Bit 2)
6.	STA A PIA1AC	(Bit 2 set in A control register)
7.	STA A PIA1BC	(Bit 2 set in B control register)

Statement 2 addresses the DDR, since the control register (Bit 2) has not been loaded. Statements 6 and 7 load the control registers with Bit 2 set, so addressing PIA1AD or PIA1BD accesses the peripheral interface register.

PIA Programming Via The Index Register

The program shown in the previous section can be accomplished using the Index Register.

1.	LDX	#\$F004	
2.	STX	PIA1AD	\$FO→PIA1AD;\$04→PIA1AC
3.	LDX	#\$FF04	
4.	STX	PIA1BD	\$FF→PIA1BD;\$04→PIA1BC

Using the index register in this example has saved six bytes of program memory as compared to the program shown in the previous section.

Active Low Outputs

When all the outputs of given PIA port are to be active "Low" (True ≤ 0.4 volts), the following procedure should be used.

- a) Set Bit 2 in the control register.
- b) Store all 1s (\$FF) in the peripheral interface register.
- c) Clear Bit 2 in the control register.
- d) Store all 1s (\$FF) in the data direction register.
- e) Store control word (Bit 2 = 1) in control register.

<Example>

The B side of PIA1 is set up to have all active low outputs. CB_1 and CB_2 are set up to allow interrupts in the HAND-SHAKE MODE and CB_1 will respond to positive edges ("Low"-to-"High" transitions). Assume reset conditions. Addresses are set up and equated to the same labels as previous example.

- 1. LDA A #4
- 2. STA A PIA1BC Set Bit 2 in PIA1BC (control register)
- LDA B #\$FF
- 4. STA B PIA1BD All 1s in peripheral interface register
- CLR PIA1BC Clear Bit 2
- 6. STA B PIA 1BD All 1s in data direction register
- 7. LDA A #\$27
- 8. STA A PIA1BC 00100111→ control register

The above procedure is required in order to avoid outputs going "Low", to the active "Low" TRUE STATE, when all Is are stored to the data direction register as would be the case if the normal configuration procedure were followed.

Interchanging RS₀ And RS₁

Some system applications may require movement of 16 bits of data to or from the "outside world" via two PIA ports (A side + B side). When this is the case it is an advantage to interconnect RS₁ and RS₀ as follows.

RS₀ to A1 (Address Line A1) RS₁ to A0 (Address Line A0)

This will place the peripheral interface registers and control registers side by side in the memory map as follows.

Table	Example Address	
PIA1AD	\$4004	(DDRA, PIRA)
PIA1BD	\$4005	(DDRB, PIRB)
PIA1AC	\$4006	(CRA)
PIA1BC	\$4007	(CRB)

The index register or stackpointer may be used to move the 16-bit data in two 8-bit bytes with one instruction. As an example:

LDX PIA1AD PIA1AD \rightarrow IXH: PIA1BD \rightarrow IXL

• PIA - After Reset

When the RES (Reset Line) has been held "Low" for a minimum of one microsecond, all registers in the PIA will be cleared.

Because of the reset conditions, the PIA has been defined as

follows.

- All I/O lines to the "outside world" have been defined as inputs.
- CA₁, CA₂, CB₁, and CB₂ have been defined as interrupt input lines that are negative edge sensitive.
- All the interrupts on the control lines are masked. Setting of interrupt flag bits will not cause IRQA or IRQB to go "Low".

■ SUMMARY OF CA₁-CB₁ PROGRAMMING

Bits 1 and 0 of the respective control registers are used to program the interrupt input control lines CA₁ and CB₁.

b1	ь0	
0	0	b1 = Edge (0 = -, 1 = +)
0	1	b0 = Mask (0 = Mask, 1 = Allow)
1	0	
1	1	

Note that this is the same logic as Bits 4 and 3 for CA_2 - CB_2 when CA_2 - CB_2 are programmed as inputs.

■ SUMMARY OF CA2-CB2 PROGRAMMING

Bits 5, 4, and 3 of the control registers are used to program the operation of CA_2 - CB_2 .

$$\begin{array}{c} \text{ b5 } \quad \text{b4 } \quad \text{b3} \\ \text{CA$_2$-CB_2$} \\ \text{Input} \\ \text{Mode} \end{array} \xrightarrow{\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \end{array}} \begin{array}{c} 0(-) \quad 0 \quad \text{(Mask)} \quad \text{CA$_2$-CB_2$} \quad \text{Input Mode} \\ 0(-) \quad 1 \quad \text{(Allow)} \quad \text{b4} = \text{Edge} \; (0 = -, 1 = +) \\ 0 \quad 1(+) \quad 0 \quad \text{(Mask)} \quad \text{b3} = \text{Mask} \; (0 = \text{Mask}, \\ 0 \quad 1(+) \quad 1 \quad \text{(Allow)} \qquad \qquad 1 = \text{Allow)} \\ \end{array}$$

$$\begin{array}{c} \text{CA$_2$-CB_2$} \\ \text{Output} \\ \text{Mode} \end{array} \xrightarrow{\begin{array}{c} 1 \\ 1 \\ 0 \\ 1 \end{array}} \begin{array}{c} 0 \quad 0 - \text{Handshake Mode} \\ 1 \quad 0 \quad 1 - \text{Pulse Mode} \\ 1 \quad 1 \quad 0 \\ 1 \quad 1 \end{array} \right\} \text{b3 Following Mode}$$

I/O As Follow: Control Lines: CA₁ — Positive Edge, Allow Interrupt CA₂ — Pulse Mode CB₁ — Negative Edge, Mask Interrupt CB₂ — Hand Shake Mode Assume Reset Condition PIA1AD PIA1AC PIA1BD

PIA Configuration Solution

PIA1BC

FDV V #400	10111100
STA A PIA1AD	I/O to DDRA
LDA A #\$FF	1111 1111
STA A PIA1BD	I/O to DDRB
LDA A #\$2F	0010 1111
STA A PIA1AC	To "A" Control
LDA A #\$24	0010 0100
STA A PIA1BC	To "B" Control




Figure 21 PIA Configuration Problem

. NOTE FOR USE

Compatibility with NMOS PIA (HD6821)


Table 7 Comparison CMOS PIA (HD6321) with NMOS PIA (HD6821)


Item	CMOS PIA (HD6321)	NMOS PIA (HD6821)
	Three-state output	Pull-up output
Port A Output Buffer	DDRA ORA Internal Data Bus Read signal Input floating match gate	DMOS PA ₀ ~ PA ₁ CA ₂ Internal Data Bus
	Three-state output	Three-state output
Port B Output Buffer	DDRB PMOS ORB NMOS NMOS Internal Data Bus Read signal Input floating match gate	DDRB NMOS PB, ~ PB, ORB NMOS Data Bus

There is no difference between CMOS PIA and NMOS PIA in pin arrangement.

■ PACKAGE DIMENSIONS (Unit: mm)

• DP-40





HD6840, HD68A40, HD68B40 PTM (Programmable Timer Module)


The HD6840 is a programmable subsystem component of the HMCS6800 family designed to provide variable system time intervals.

The HD6840 has three 16-bit binary counters, three corresponding control registers and a status register. These counters are under software control and may be used to cause system interrupts and/or generate output signals. The HD6840 may be utilized for such tasks as frequency measurements, event counting, interval measuring and similar tasks. The device may be used for square wave generation, gated delay signals, single pulses of controlled duration, and pulse width modulation as well as system interrupts.

■ FEATURES


- Operates from a Single 5 Volts Power Supply
- Fully TTL Compatible
- Single System Clock Required (E)
- Selectable Prescaler on Timer 3 Capable of 4 MHz for the HD6840, 6 MHz for the HD68A40 and 8 MHz for the HD68B40
- Programmable Interrupts (IRQ) Output to MPU
- Readable Down Counter Indicates Counts to Go until Time-Out
- Selectable Gating for Frequency or Pulse-Width Comparison
- RES Input
- Three Asynchronous External Clock and Gate/Trigger Inputs Internally Synchronized
- Three Maskable Outputs
- Compatible with MC6840, MC68A40 and MC68B40

■ BLOCK DIAGRAM



HD6840, HD68A40, HD68B40 (DC-28) HD6840P, HD68A40P, HD68B40P (DP-28)

■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3~+7.0	V
Input Voltage	V _{in} *	-0.3~+7.0	٧
Operating Temperature	T _{opr}	- 20~+ 75	°C
Storage Temperature	T _{stg}	- 55~+150	°C

^{*} With respect to $V_{\mbox{SS}}$ (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

ltem	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Input Voltage	V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{iH} *	2.2	_	Vcc	V
Operating Temperature	Topr	- 20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V ± 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Tes	t Condition	min	typ*	max	Unit
Input "High" Voltage	V _{IH}			2.2	_	V _{cc}	V
Input "Low" Voltage	VIL			-0.3	-	8.0	V
Input Leakage Current	l _{in}	$V_{in} = 0 \sim 5.25$	SV (Except D ₀ ~ D ₇)	-2.5	-	2.5	μΑ
Three-State Input Current (off-state)	I _{TSI}	$V_{in} = 0.4 \sim 2.4$ $V_{CC} = 5.25 V_{in}$	· · •	- 10	_	10	μΑ
Output "High" Voltage	V _{oH}		μ A (D ₀ ~ D ₇) μ A (Other Outputs)	2.4	_	_	V
Output "Low" Voltage	VoL	I _{LOAD} = 1.6 n I _{LOAD} = 3.2 n	nA ($D_0 \sim D_7$) nA ($O_1 \sim O_3$, \overline{IRQ})	_	_	0.4	V
Output Leakage Current (off-state)	I _{LOH}	V _{OH} = 2.4V (ĪRQ)	_	_	10	μΑ
Power Dissipation	PD			_	330	550	mW
Input Capacitance	C _{in}	V _{in} = 0V, Ta = 25°C.	D ₀ ~ D ₇	_	_	12.5	
mpat supusitans) Oin	f = 1 MHz	Other Input	-	-	7.5	pF
Output Capacitance		V _{in} = 0V,	ĪRQ	_	_	5.0	
	C _{out}	Ta = 25°C, f = 1 MHz	O ₁ , O ₂ , O ₃	_	_	10	pF

^{*} Ta = 25° C, $V_{CC} = 5.0V$

• AC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. MPU READ TIMING

14	0	Test	HD6840			HD68A40			HD68B40			11=1=
Item	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Enable Cycle Time	t _{cycE}		1.0	_	10	0.666	_	10	0.5	_	10	μs
Enable "High" Pulse Width	PWEH	1	0.45	_	4.5	0.280	_	4.5	0.22	_	4.5	μs
Enable "Low" Pulse Width	PWEL		0.43	–	_	0.280	_	-	0.21	<u> </u>	T -	μs
Enable Rise and Fall Time	ter, ter	7	_	_	25	_	-	25	_	—	25	ns
Address Set Up Time	tas	Fig. 1	140	_	_	140	-	-	70	_	T -	ns
Data Delay Time	toda	1	_	-	320	_	_	220	-	T -	180	ns
Data Hold Time	t _H	1	10	-	_	10	_	_	10	-	Τ-	ns
Address Hold Time	t _{AH}	1	10	T -	_	10	_	-	10	_	T -	ns
Data Access Time	tACC	7	-	-	480	_		360	_	_	250	ns

2. MPU WRITE TIMING

Item	Symbol	Test Condition	HD6840			HD68A40			HD68B40			11-14
Item	Symbol		min	typ	max	min	typ	max	min	typ	max	Unit
Enable Cycle Time	t _{cycE}		1.0	_	10	0.666	_	10	0.5	-	10	μs
Enable "High" Pulse Width	PWEH	1	0.45	_	4.5	0.280	_	4.5	0.22	-	4.5	μs
Enable "Low" Pulse Width	PWEL		0.43	_	_	0.280	_	_	0.21	_	_	μs
Enable Rise and Fall Time	ter, tef	Fig. 2	-	_	25	_	_	25		_	25	ns
Address Set Up Time	tAS	- FIG. 2	140	-	_	140	-	_	70	_	_	ns
Data Set Up Time	t _{DSW}	7	195	_	_	80	_	_	60	-	_	ns
Data Hold Time	t _H		10		_	10	_	_	10	_	_	ns
Address Hold Time	t _{AH}		10	-	_	10	_	-	10	_	-	ns

3. TIMING OF PTM SIGNAL

			Cumb at	Total Consideration		HD6840		HD68A40		HD68B40		Unit	
			Symbol		Fest Condition	min	max	min	max	min	max	Unit	
Input Rise and Fall Times	C, G, F	ES	t _r , t _f		Fig. 3, Fig. 4	-	1.0*	-	0.666*	-	0.5*	μs	
Input "Low" Pulse Width	7, 7, 7	RES	PW _L		Fig. 3 Asynchronous Mode	t _{eyd} e + t _{SU} +t _{HD}	-	t _{cycE} +t _{SU} +t _{HD}	-	t _{cycE} + t _{BU} +t _{HD}	-	ns	
Input "High" Pulse Width	ट, ढ		PWH	PW _H Fig. 4 (Asynchronous Mode		t _{cyc} E+t _{SU} +t _{HD}	-	t _{cycE} +t _{SU} +t _{HD}	-	t _{cycE} + t _{SU} +t _{HD}	-	ns	
	C, G, 1	RES			Fig. 5	200	-	120	-	75	-		
Input Setup Time	C ₃ (÷8 Pre- scaler Mode)		tsu		Synchronous) Mode	200	-	170	_	170	-	ns	
	C, G, RES				Fig. 6	50	-	50	_	50	-		
Input Hold Time		C ₃ (÷8 Pre- scaler Mode)		(Synchronous)		50	-	50		50	-	ns	
Input Pulse Width	Input Pulse Width C3 (÷8 Prescaler Mode) PW PW		PW _L ,	(Asynchronous)		125	-	84	-	62.5	_	ns	
	0, ~ 0,	TTL	teo		V _{OH} =2.4V, Load B	-	700	_	460	-	340	ns	
Output Delay Time		MOS	t _{em}		V _{OH} =2.4V, Load D	-	450	_	450	-	340	ns	
		смоѕ	t _{emos}		V _{OH} =0.7×V _{CO} Load D	-	2.0	-	1.35	-	1.0	μς	
Interrupt Release Time			tiR		Fig. 7	-	1.2	-	0.9	-	0.7	μs	

^{*} t_r, t_f ≤ t_{cycE}






Figure 1 Bus Read Timing (Read Information from PTM)




Figure 2 Bus Write Timing (Write Information into PTM)




Figure 3 Input Pulse Width "Low"




Figure 4 Input Pulse Width "High"




Figure 5 Input Setup and Hold Times




Figure 6 Output Delay




Figure 7 IRQ Release Time




Figure 8 Test Loads

GENERAL DESCRIPTION

The HD6840 is part of the HMCS6800 microprocessor family and is fully bus compatible with HD6800 systems. The three timers in the HD6840 operate independently and in several distinct modes to fit a wide variety of measurement and synthesis applications.

The HD6840 is an integrated set of three distinct counter/timers. It consists of three 16-bit data latches, three 16-bit counters (clocked independently), and the comparison and enable circuitry necessary to implement various measurement and synthesis functions. In addition, it contains interrupt drivers to alert the processor that a particular function has been completed.

In a typical application, a timer will be loaded by first storing two bytes of data into an associated Counter Latch. This data is then transferred into the counter via a Counter initialization cycle. If the counter is enabled, the counter decrements on each subsequent clock period which may be an external clock, or Enable (E) until one of several predetermined conditions causes it to halt or recycle. The timers are thus programmable, cyclic in nature, controllable by external inputs or the MPU program, and accessible by the MPU at any time.

■ PTM INTERFACE SIGNALS FOR MPU

The Programmable Timer Module (PTM) interfaces to the HMCS6800 Bus with an eight-bit bidirectional data bus, two

Chip Select lines, a Read/Write line, an Enable (System ϕ_2) line, an Interrupt Request line, an external Reset line, and three Register Select lines. These signals, in conjunction with the HD6800 VMA output, permit the MPU to control the PTM. VMA should be utilized in conjunction with an MPU address line into a Chip Select of the PTM, when the HD6800, HD6802 are used.

Bidirectional Data (D₀ ~ D₁)

The bidirectional data lines $(D_0 \sim D_7)$ allow the transfer of data between the MPU and PTM. The data bus output drivers are three-state devices which remain in the high-impedance (off) state except when the MPU performs a PTM read operation (Read/Write and Enable lines "High" and PTM Chip Selects activated).

Chip Select (CS₀, CS₁)

These two signals are used to activate the Data Bus interface and allow transfer of data from the PTM. With $\overline{CS_0}$ = "Low" and CS_1 = "High", the device is selected and data transfer will occur.

Read/Write (R/W)

This signal is generated by the MPU to control the direction of data transfer on the Data Bus. With the PTM selected, a "Low" state on the PTM R/\overline{W} line enables the input buffers and

data is transferred from the MPU to the PTM on the trailing edge of the Enable (System ϕ_2) signal. Alternately, (under the same conditions) R/W = "High" and Enable "High" allows data in the PTM to be read by the MPU.

Enable (E)

This signal synchronizes data transfer between the MPU and the PTM. It also performs an equivalent synchronization function on the external clock, reset, and gate inputs of the PTM.

Interrupt Request (IRQ)

The active "Low" Interrupt Request signal is normally tied directly (or through priority interrupt circuitry) to the IRQ input of the MPU. This is an "open drain" output (no load device on the chip) which permits other similar interrupt request lines to be tied together in a wire-OR configuration.

The IRO line is activated if, and only if, the Composite Interrupt Flag (Bit 7 of the Internal Status Register) is asserted. The conditions under which the IRO line is activated are discussed in conjunction with the Status Register.

Reset (RES)

A "Low" level at this input is clocked into the PTM by the Enable (System ϕ_2) input. Two Enable pulses are required to synchronize and process the signal. The PTM then recognizes the active "Low" or inactive "High" on the third Enable pulse. If the RES signal is asynchronous, an additional Enable period is required if setup times are not met. The RES input must be stable "High"/"Low" for the minimum time stated in the AC Characteristics.

Recognition of a "Low" level at this input by the PTM causes the following action to occur:

a. All counter latches are preset to their maximal count

values.

- b. All Control Register bits are cleared with the exception of CR10 (internal reset bit) which is set.
- c. All counters are preset to the contents of the latches.
- d. All counter outputs are reset and all counter clocks are disabled.
- e. All Status Register bits (interrupt flags) are cleared.

Register Select Lines (RS₀, RS₁, RS₂)

These inputs are used in conjunction with the R/\overline{W} line to select the internal registers, counters and latches as shown in Table 1.

It has been previously stated that the PTM is accessed via MPU Load and Store operations in much the same manner as a memory device. The instructions available with the HMCS6800 family of MPUs which perform operations directly on memory should not be used when the PTM is accessed. These instructions actually fetch a byte from memory, perform an operation, then restore it to the same address location. Since the PTM used the R/W line as an additional register select input, the modified data may not be restored to the same register if these instructions are used.

■ PTM ASYNCHRONOUS INPUT/OUTPUT SIGNALS

Each of the three timers within the PTM has external clock and gate inputs as well as a counter output line. The inputs are high impedance, TTL compatible lines and outputs are capable of driving two standard TTL loads.

Clock Inputs $(\overline{C}_1, \overline{C}_2, \overline{C}_3)$

Input pins $\overline{C_1}$, $\overline{C_2}$, and $\overline{C_3}$ will accept asynchronous TTL voltage level signals to decrement Timers 1, 2, and 3, respectively. The "High" and "Low" levels of the external clocks must each be stable for at least one system clock period plus the sum

Register Select Input Operations

RS ₂	RS,	RS _o	R/W = "Low"	R/W = "High"
	L		CR20 = "0" Write Control Register #3	No Operation
-	_	_	CR20 = "1" Write Control Register #1	No Operation
L	L	Ŧ	Write Control Register #2	Read Status Register
L	H.	L	Write MSB Buffer Register	Read Timer #1 Counter
L	Н	Н	Write Timer #1 Latches	Read LSB Buffer Register
Н	L	٦	Write MSB Buffer Register	Read Timer #2 Counter
Н	L	Н	Write Timer #2 Latches	Read LSB Buffer Register
Н	H	L	Write MSB Buffer Register	Read Timer #3 Counter
Н	Τ	Н	Write Timer #3 Latches	Read LSB Buffer Register

Table 1 Register Selection

of the setup and hold times for the inputs. The asynchronous clock rate can vary from dc to the limit imposed by Enable (System ϕ_2) Setup, and Hold time.

The external clock inputs are clocked in by Enable (System ϕ_2) pulses. Three Enable periods are used to synchronize and process the external clock. The fourth Enable pulse decrements the internal counter. This does not affect the input frequency, it merely creates a delay between a clock input transition and internal recognition of that transition by the PTM. All references to C inputs in this document relate to internal recognition of the input transition. Note that a clock "High" or "Low" level which does not meet setup and hold time specifications may require an additional Enable pulse for recognition. When observing recurring events, a lack of synchronization will result in


"jitter" being observed on the output of the PTM when using asynchronous clocks and gate input signals. There are two types of jitter. "System jitter" is the result of the input signals being out of synchronization with the Enable (System ϕ_2), permitting signals with marginal setup and hold time to be recognized by either the bit time nearest the input transition or the subsequent bit time.

"Input jitter" can be as great as the time between input signal negative going transitions plus the system jitter, if the first transition is recognized during one system cycle, and not recognized the next cycle, or vice versa.

External clock input $\overline{C_3}$ represents a special case when Timer

^{*} L; "Low" level, H; "High" level

#3 is programmed to utilize its optional ÷8 prescaler mode. The maximum input frequency and allowable duty cycles for this case are specified under the AC Characteristics. The output of the ÷8 prescaler is treated in the same manner as the previously discussed clock inputs. That is, it is clocked into the counter by Enable pulses, is recognized on the fourth Enable pulse (provided setup and hold time requirements are met), and must produce an output pulse at least as wide as the sum of an Enable period, setup, and hold times.



Gate Inputs (G₁, G₂, G₃)

Input pins $\overline{G_1}$, $\overline{G_2}$, and $\overline{G_3}$ accept asynchronous TTL-compatible signals which are used as triggers or clock gating functions to Timers 1, 2, and 3, respectively. The gating inputs are clocked into the PTM by the Enable (System ϕ_2) signal in the same manner as the previously discussed clock inputs. That is, a Gate transition is recognized by the PTM on the fourth Enable pulse (provided setup and hold time requirements are met), and the "High" or "Low" levels of the Gate input must be stable for at least one system clock period plus the sum of setup and hold times. All references to \overline{G} transition in this document relate to internal recognition of the input transition.

The Gate inputs of all timers directly affected the internal 16-bit counter. The operation of $\overline{G_3}$ is therefore independent of the $\div 8$ prescaler selection.

Timer Outputs (O₁, O₂, O₃)

Timer outputs O_1 , O_2 , and O_3 are capable of driving up to two TTL loads and produce a defined output waveform for either Continuous or Single-Shot Timer modes. Output waveform definition is accomplished by selecting either Single 16-bit or Dual 8-bit operating modes. The single 16-bit mode will produce a square-wave output in the continuous timer mode and will produce a single pulse in the Single-Shot Timer mode. The Dual 8-bit mode will produce a variable duty cycle pulse in both the continuous and single shot Timer modes. "1" bit of each Control Register (CRX7) is used to enable the corresponding output. If this bit is cleared, the output will remain "Low" ($V_{O\,L}$) regardless of the operating mode.

If it is cleared while the output is high the output will go low during the first enable cycle following a write to the Control

The Continuous and Single-Shot Timer Modes are the only ones for which output response is defined in this data sheet. Signals appear at the outputs (unless CRX7 = "0") during Frequency and Pulse Width comparison modes, but the actual waveform is not predictable in typical applications.

CONTROL REGISTER

Each timer in the HD6840 has a corresponding write-only Control Register. Control Register #2 has a unique address space (RS0="High", RS1="Low", RS2="Low") and therefore may be written into at any time. The remaining Control Registers (#1 and#3) share the Address Space selected by a "Low" level on all Register Select inputs.

• CR20

The least-significant bit of Control Register #2 (CR20) is used as an additional addressing bit for Control Registers #1 and

#3. Thus, with all Register selects and R/W inputs at "Low" level. Control Register #1 will be written into if CR20 is a logic "1". Under the same conditions, control Register #3 can also be written into after a RES "Low" condition has occurred, since all control register bits (except CR10) are cleared. Therefore, one may write in the sequence CR3, CR2, CR1.

• CR10

The least-significant bit of Control Register #1 is used as an internal Reset bit. When this bit is a logic "0", all timers are allowed to operate in the modes prescribed by the remaining bits of the control registers. Writing a "1" into CR10 causes all counters to be preset with the contents of the corresponding counter latches, all counter clocks to be disabled, and the timer outputs and interrupt flags (Status Register) to be reset. Counter Latches and Control Registers are undisturbed by an Internal Reset and may be written into regardless of the state of CR10.

CR30

The least-significant bit of Control Register #3 is used as a selector for a ÷8 prescaler which is available with Timer #3 only. The prescaler, if selected, is effectively placed between the clock input circuitry and the input to Counter #3. It can therefore be used with either the internal clock (Enable) or an external clock source.

• CRX1 ~ CRX7 (X=1~3)

The functions depicted in the foregoing discussions are tabulated in Table 2 for ease of reference.

Control Register Bits CR10, CR20, and CR30 are unique in that each selects a different function. The remaining bits (1 through 7) of each Control Register select common functions, with a particular Control Register affecting only its corresponding timer.

• CRX1

Bit 1 of Control Register #1 (CR11) selects whether an internal or external clock source is to be used with Timer #1. Similarly, CR21 selects the clock source for Timer #2, and CR31 performs this function for Timer #3. The function of each bit of Control Register "X" can therefore be defined as shown in the remaining section of Table 2.

CRX2

Control Register Bit 2 selects whether the binary information contained in the Counter Latches (and subsequently loaded into the counter) is to be treated as a single 16-bit word or two 8-bit bytes. In the single 16-bit Counter Mode (CRX2=0) the counter will decrement to zero after N + 1 enabled (\overline{G} ="Low") clock periods, where N is defined as the 16-bit number in the Counter Latches. With CRX2 = 1, a similar Time Out will occur after (L + 1)·(M + 1) enabled clock periods, where L and M, respectively, refer to the LSB and MSB bytes in the Counter Latches.

CRX3 ~ CRX7

Control Register Bits 3, 4, and 5 are explained in detail in the Timer Operating Mode section. Bit 6 is an interrupt mask bit which will be explained more fully in conjunction with the Status Register, and bit 7 is used to enable the corresponding Timer Output. A summary of the control register programming modes is shown in Table 3.

■ STATUS REGISTER/INTERRUPT FLAGS

The HD6840 has an internal Read-Only Status Register which contains four Interrupt Flags. (The remaining four bits of the register are not used, and default to "0"s when being read.) Bits 0, 1, and 2 are assigned to Timers 1, 2, and 3, respectively, as individual flag bits, while Bit 7 is a Composite Interrupt Flag. This flag bit will be asserted if any of the individual flag bits is

CO	NTROL REGISTER #1	0	ONTROL REGISTER #2	CONTROL REGISTER #3				
CR10	Internal Reset Bit	CR20	Control Register Address Bit	CR30	Timer #3 Clock Control			
"0" Al	I timers allowed to operate	"0"	CR #3 may be written	"0" T	3 Clock is not prescaled			
"1" Al	I timers held in preset state	"1"	CR #1 may be written	"1" Т	3 Clock is prescaled by ÷ 8			
	CRX1*	Time	er #X Clock Source					
	"0"	TX	uses external clock source on CX	input				
	"1"	TX uses Enable clock						
	CRX2	Timer #X Counting Mode Control						
"0"		TX configured for normal (16-bit) counting mode						
	"1"	TX configured for dual 8-bit counting mode						
	CRX3 CRX4 CRX5	Time	er #X Counter Mode and Interru	ot Control (See Table 3)			
	CRX6	Time	er #X Interrupt Enable					
"0"		Interrupt Flag masked on IRQ						
	"1"	Inte	rrupt Flag enabled to IRQ					
	CRX7	Time	er #X Counter Output Enable					
	"0"	TX	Output masked on output OX					
	"1"	TX	Output enabled on output OX					

Table 2 Control Register Bits

set while Bit 6 of the corresponding Control Register is at a logic "1". The conditions for asserting the Composite Interrupt Flag bit can therefore be expressed as:

$$INT = I_1 \cdot CR16 + I_2 \cdot CR26 + I_3 \cdot CR36$$

where INT = Composite Interrupt Flag (Bit 7)

I₁ = Timer #1 Interrupt Flag (Bit 0)

I₂ = Timer #2 Interrupt Flag (Bit 1)

I₃ = Timer #3 Interrupt Flag (Bit 2)

STATUS REGISTER

7	6	5	4	3	2	1	0
INT	Z	\mathbb{Z}	\mathbb{Z}	\mathbb{Z}	13	1,	1,

An interrupt flag is cleared by a Timer Reset condition, i.e., External RES = "Low" or Internal Reset Bit (CR10) = "1". It will also be cleared by a Read Timer Counter Command provided that the Status Register has previously been read while the interrupt flag was set. This condition on the Read Status Register — Read Timer Counter (RS-RT) sequence is designed to prevent missing interrupts which might occur after the status register is read, but prior to reading the Timer Counter.

An Individual Interrupt Flag is also cleared by a Write Timer Latches (W) command or a Counter Initialization (CI) sequence, provided that W or CI affects the Timer corresponding to the individual Interrupt Flag.

■ COUNTER LATCH INITIALIZATION

Each of the three independent timers consists of a 16-bit addressable counter and 16 bits of addressable latches. The counters are preset to the binary numbers stored in the latches. Counter initialization results in the transfer of the latch contents to the counter. See notes in Table 5 regarding the binary number N, L, or M placed into the Latches and their relationship to the output waveforms and counter Time-Outs.

Since the PTM data bus is 8-bits wide and the counters are 16-bits wide, a temporary register (MSB Buffer Register) is provided. This "write only" register is for the Most Significant

Byte of the desired latch data. Three addresses are provided for the MSB Buffer Register (as indicated in Table 1), but they all lead to the same Buffer. Data from the MSB Buffer will automatically be transferred into the Most Significant Byte of Timer #× when a Write Timer #× Latches Command is performed. So it can be seen that the HD6840 has been designed to allow transfer of two bytes of data into the counter latches provided that the MSB is transferred first.

In many applications, the source of the data will be as HMCS6800 MPU. It should be noted that the 16-bit store operations of the HMCS6800 microprocessors (STS and STX etc.) transfer data in the order required by the PTM. A Store Index Register Instruction, for example, results in the MSB of the X register being transferred to the selected address, then the LSB of the X register being written into the next higher location. Thus, either the index register or stack pointer may be transferred directly into a selected counter latch with a single instruction.

A logic "Low" at the RES input also initializes the counter latches. In this case, all latches will assume a maximum count of (65,536)₁₀. It is important to note that an Internal Reset (Bit 0 of Control Register 1 Set) has no effect on the counter latches.

■ COUNTER INITIALIZATION

Counter Initialization is defined as the transfer of data from the latches to the counter with subsequent clearing of the Individual Interrupt Flag associated with the counter. Counter Initialization always occurs when a reset condition (RES = "Low" or CR10 = "1") is recognized. It can also occur depending on Timer Mode — with a Write Timer Latches command or recognition of a negative transition of the Gate input.

Counter recycling or re-initialization occurs when a negative transition of the clock input is recognized after the counter has reached an all-zero state. In this case, data is transferred from the Latches to the Counter.

■ TIMER OPERATING MODES

The HD6840 has been designed to operate effectively in a wide variety of applications. This is accomplished by using three bits of each control register (CRX3, CRX4, and CRX5) to

^{*} Control Register for Timer 1, 2, or 3, Bit 1.

defined different operating modes of the Timers. These modes are divided into Wave Synthesis and Wave Measurement modes, and outlined in Table 4.

Table 4 Operating Modes

7		Control Register				
	Timer Operating Mode	CRX5	CRX4	CRX3		
Wave	Continuous	0	•	0		
Synthesis	Single-Shot	1		0		
Wave	Frequency Comparison	•	0	1		
Measurem	Pulse Width Comparison		1 1 •			

^{*} Defines Additional Timer Functions.

One of the WAVE SYNTHESIS modes is the Continuous Operating mode, which is useful for cyclic wave generation.

Either symmetrical or variable duty-cycle waves can be generated in this mode. The other wave synthesis mode, the Single-Shot mode, is similar in use to the Continuous operating mode, however, a single pulse is generated, with a programmable preset width.

The WAVE MEASUREMENT modes include the Frequency Comparison and Pulse Width Comparison modes which are used to measure cyclic and singular pulse widths, respectively.

In addition to the four timer modes in Table 4, the remaining control register bit is used to modify counter initialization and enabling or interrupt conditions.

■ WAVE SYNTHESIS MODES

• Continuous Operating Mode (Table 5) The continuous mode will synthesize a continuous wave with

Table 3 Control Register Programming

	Register 1	Register 2	Register 3
7 6 5 4 3 2 1 0	"O" All Timers Operate	Reg #3 May Be Written	T3 Clk ÷ 1
X X X X X X X t	"1" All Timers Preset	Reg #1 May Be Written	T3 Clk ÷ 8
7 6 5 4 3 2 1 0	"0" External Clock (CX	Input)	
x x x x x x x	"1" Internal Clock (Enab		
7 6 5 4 3 2 1 0 X X X X X X \$	"0" Normal (16-Bit) Cou		
7 6 5 4 3 2 1 0 X X 0 0 0 X X X	Continuous Operating Mo	de: Gate ↓ or Write to Late	hes or Reset Causes Counter Initialization
7 6 5 4 3 2 1 0 X X 0 0 1 X X X	Frequency Comparison M	ode: Interrupt if Gate	is < Counter Time Out
7 6 5 4 3 2 1 0 X X 0 1 0 X X X	Continuous Operating Mo	de: Gate ↓ or Reset Causes	Counter Initialization
7 6 5 4 3 2 1 0 X X 0 1 1 X X X	Pulse Width Comparison N	Mode: Interrupt if Gate	is < Counter Time Out
7 6 5 4 3 2 1 0 1 X 1 0 0 X X X	Single Shot Mode: Gate ↓	or Write to Latches or Res	et Causes Counter Initialization
7 6 5 4 3 2 1 0 X X 1 0 1 X X X	Frequency Comparison M	ode: Interrupt If Gate	is > Counter Time Out
7 6 5 4 3 2 1 0 1 X 1 1 0 X X X	Single Shot Mode: Gate ↓	or Reset Causes Counter In	nitialization
7 6 5 4 3 2 1 0 X X 1 1 1 X X X	Pulse Width Comparison N	Mode: Interrupt If Gate 📜	is > Counter Time Out
7 6 5 4 3 2 1 0 X 1 X X X X X X X	"0" Interrupt Flag Maske		
7 6 5 4 3 2 1 0	"0" Timer Output Maske		

(NOTE) Reset is Hardware or Software Reset (RES = "Low" or CR10 = "1").



a period proportional to the preset number in the particular timer latches.

Any of the timers in the PTM may be programmed to operate in a continuous mode by writing "0"s into bits 3 and 5 of the corresponding control register. Assuming that the timer output is enabled (CRX7 = "1"), either a square wave or a variable duty cycle waveform will be generated at the Timer Output, OX. The type of output is selected via Control Register Bit 2.

Either a Timer Reset (CR10 = "1" or External \overline{RES} =

"Low") condition or internal recognition of a negative transition of the Gate input results in Counter Initialization. A Write Timer Latches command can be selected as a Counter Initialization signal by clearing CR×4.


The counter is enabled by an absence of a Timer Reset condition and a "Low" level at the Gate input. In the 16-bit mode, the counter will decrement on the first clock cycle during or after the counter initialization cycle. It continues to decrement on each clock signal so long as G remains "Low" and no reset condition exists. A Counter Time Out (the first clock after all


Table 5 Continuous Operating Modes

			NTINUOUS MODE 3 = "0", CRX5 = "0")
Control	Register		Initialization/Output Waveforms
CRX2	CRX4	Counter Initialization	*Timer Output (OX) (CRX7 = "1")
0	0	Ĝ↓+W+R	(N+1)(T) - (N+1)(T) - (N+1)(T) - V _{OH}
0	1	Ğ₊+R	t ₀ TO TO TO
1	0	G↓+W+R	(L+1)(M+1)(T) - (L+1)(M+1)(T) - V _{OH}
1	1	Ğ₊+R	t _o TO TO

- G+ = Negative transition of Gate input.
- W = Write Timer Latches Command.
- R = Timer Reset (CR10 = "1" or External RES = "Low")
- N = 16-Bit Number in Counter Latch.
- L = 8-Bit Number in LSB Counter Latch,
- M = 8-Bit Number in MSB Counter Latch,
- T = Clock Input Negative Transitions to Counter.
- t_e = Counter Initialization Cycle.
- TO = Counter Time Out (All Zero Condition).
- * All time intervals shown above assume the $\overline{\text{Gate}}$ ($\overline{\text{G}}$) and $\overline{\text{Clock}}$ ($\overline{\text{C}}$) signals are synchronized to Enable (System ϕ_2) with the specified setup and hold time requirements.

Control Register Bits





- * Preset LSB and MSB to Respective Latches on the negative transition of the E.
- ** Preset LSB to LSB Latches and Decrement MSB by one on the negative transition of the E.

Figure 9 Timer Output Waveform Example (Continuous Dual 8-Bit Mode using Internal Enable)

counter bits = "0") results in the Individual Interrupt Flag being set and re-initialization of the counter.

In the dual 8-bit mode (CRX2= "1") [Refer to the example in Fig. 9] the MSB decrements once for every full countdown of the LSB + 1. When the LSB = "0", the MSB is unchanged; on the next clock pulse the LSB is reset to the count in the LSB Latches and the MSB is decremented by 1 (one). The output, if enabled, remains "Low" during and after initialization and will remain "Low" until the counter MSB is all "0"s. The output will go "High" at the beginning of the next clock pulse. The output remains "High" until both the LSB and MSB of the counter are all "0"s. At the beginning of the next clock pulse the defined Time Out (TO) will occur and the output will go "Low". In the Dual 8-bit mode the period of the output of the example in Fig. 9 would span 20 clock pulses as opposed to the 1546 clock pulses using the Normal 16-bit mode.

A special time-out condition exists for the dual 8-bit mode $(CR\times 2="1")$ if L="0". In this case, the counter will revert to a mode similar to the single 16-bit mode, except Time Out occurs after M+1 clock pulses. The output, if enabled, goes "Low" during the Counter Initialization cycle and reverses state at each Time Out. The counter remains cyclical (is re-initialized at each Time Out) and the Individual Interrupt Flag is set when Time Out occurs. If M=L="0", the internal counters do not change, but the output toggles at a rate of 1/2 the clock frequency.

The discussion of the Continuous Mode has assumed that the

application requires an output signal. It should be noted that the Timer operates in the same manner with the output disabled (CRX7 = "0"). A Read Timer Counter command is valid regardless of the state of CRX7.

Single-Shot Timer Mode

This mode is identical to the Continuous Mode with three exceptions. The first of these is obvious from the name — the output returns to a "Low" level after the initial Time Out and remains "Low" until another Counter Initialization cycle occurs. The waveforms available are shown in Table 6.

As indicated in Table 6, the internal counting mechanism remains cyclical in the Single-Shot Mode. Each Time Out of the counter results in the setting of an Individual Interrupt Flag and re-initialization of the counter.

The second major difference between the Single-Shot and Continuous modes is that the internal counter enable is not dependent on the Gate input level remaining in the "Low" state for the Single-Shot mode.

Another special condition is introduced in the Single-Shot mode. If L = M = "0" (Dual 8-bit) or N = "0" (Single 16-bit), the output goes "Low" on the first clock received during or after Counter Initialization. The output remains "Low" until the Operating Mode is changed or nonzero data is written into the Counter Latches. Time Outs continue to occur at the end of each clock period.

The three differences between Single-Shot and Continuous Timer Modes can be summarized as attributes of the Single-Shot



mode:

- Output is enabled for only one pulse until it is reinitialized.
- 2. Counter Enable is independent of Gate.
- 3. L = M = "0" or N = "0" disables output.

 Aside from these differences, the two modes are identical.

Table 6 Single-Shot Operating Modes

	Single-Shot Mode (CRX3 = "0", CRX7 = "1", CRX5 = "1")									
Control	Control Register Initialization/Output Waveforms									
CRX2	CRX4	Counter Initialization	Timer Output (OX)							
0	0	Ğ↓+W+R	(N+1)(T) ———————————————————————————————————							
0	1	Ğ↓+R	t ₀ TO TO							
1	0	Ğ↓+W+R	(L+1)(M+1)(T) = (L+1)(M+1)(T)(T) = (L+1)(M+1)(M+1)(T) = (L+1)(M+1)(M+1)(T) = (L+1)(M+1)(M+1)(M+1)(M+1)(M+1)(M+1)(M+1)(M							
1	1	Ğ↓+R	t ₀ TO TO							

Symbols are as defined in Table 5.

■ Wave Measurement Modes

The Wave Measurement Modes are the Frequency (period) Measurement and Pulse Width Comparison Modes, and are provided for those applications which require more flexibility of interrupt generation and Counter Initialization. Individual Interrupt Flags are set in these modes as a function of both Counter Time Out and transitions of the Gate input. Counter Initialization is also affected by Interrupt Flag status.

A timer's output is normally not used in a Wave Measurement mode, but it is defined. If the output is enabled, it will operate as follows. During the period between reinitialization of the timer and the first Time Out, the output will be a logical zero. If the first Time Out is completed (regardless of its method of generation), the output will go "High". If further TO's occur, the output will change state at each completion of a Time-Out.

The counter does operate in either Single 16-bit or Dual 8-bit modes as programmed by CRX2. Other features of the Wave Measurement Modes are outlined in Table 7.

Table 7 Wave Measurement Modes

	CRX3 = "1"							
CRX4	CRX5	Application	Condition for Setting Individual Interrupt Flag					
0	0	Frequency Comparison	Interrupt Generated if Gate Input Period (1/F) is less than Counter Time Out (TO)					
0	1	Frequency Comparison	Interrupt Generated if Gate Input Period (1/F) is greater than Counter Time Out (TO)					
1	0	Pulse Width Comparison	Interrupt Generated if Gate Input "Down Time" is less than Counter Time Out (TO)					
1	1	Pulse Width Comparison	Interrupt Generated if Gate Input "Down Time" is greater than Counter Time Out (TO)					

Frequency Comparison or Period Measurement Mode (CRX3 = "1", CRX4 = "0")

The Frequency Comparison Mode with $CR \times 5 = "1"$ is straightforward. If Time Out occurs prior to the first negative transition of the Gate input after a Counter Initialization cycle, an Individual Interrupt Flag is set. The counter is disabled, and a Counter Initialization cycle cannot begin until the interrupt flag is cleared and a negative transition on \overline{G} is detected.

If CRX5 = "0", as shown in Table 7 and Table 8, an interrupt is generated if Gate input returns "Low" prior to a Time Out. If Counter Time-Out occurs first, the counter is recycled and continues to decrement. A bit is set within the timer on the initial Time Out which precludes further individual interrupt generation until a new Counter Initialization cycle has been completed. When this internal bit is set, a negative transition of the Gate input starts a new Counter Initialization cycle. (The

condition of $\overline{G}\downarrow \cdot \overline{I} \cdot TO$ is satisfied, since a Time Out has occurred and no individual Interrupt has been generated.)

Any of the timers within the PTM may be programmed to compare the period of a pulse (giving the frequency after calculations) at the Gate input with the time period requested for Counter Time-Out. A negative transition of the Gate input enables the counter and starts a Counter Initialization cycle provided that other conditions as noted in Table 8 are satisfied. The counter decrements on each clock signal recognized during or after Counter Initialization until an Interrupt is generated, a Write Timer Latches command is issued, or a Timer Reset condition occurs. It can be seen from Table 8 that an interrupt condition will be generated if CRX5 = "0" and the period of the pulse (single pulse or measured separately repetitive pulses) at the Gate input is less than the Counter Time Out period. If CRX5 = "1", an interrupt is generated if the reverse is true.

Assume now with $CR \times 5 = "1"$ that a Counter Initialization has occurred and that the \overline{Gate} input has returned "Low" prior to Counter Time Out. Since there is no Individual Interrupt Flag generated, this automatically starts a new Counter Initialization Cycle. The process will continue with frequency comparison being performed on each \overline{Gate} input cycle until the mode is changed, or a cycle is determined to be above the predetermined limit.

• Pulse Width Comparison Mode (CRX3 = "1", CRX4 = "1")

This mode is similar to the Frequency Comparison Mode except for a positive, rather than negative, transition of the Gate

input terminates the count. With $CR \times 5 = "0"$, an Individual Interrupt Flag will be generated if the "Low" level pulse applied to the Gate input is less than the time period required for Counter Time Out. With $CR \times 5 = "1"$, the interrupt is generated when the reverse condition is true.

As can be seen in Table 9, a positive transition of the $\overline{\text{Gate}}$ input disables the counter. With CRX5 = "0", it is therefore possible to directly obtain the width of any pulse causing an interrupt. Similar data for other Time Interval Modes and conditions can be obtained, if two sections of the PTM are dedicated to the purpose.

Table 8 Frequency Comparison Mode

	CRX3 = "1", CRX4 = "0"								
Control Reg Bit 5 (CRX5)	Counter Initialization	Counter Enable Flip-Flop Set (CE)	Counter Enable Flip-Flop Reset (CE)	Interrupt Flag Set (I)					
0	GJ.T.(CE+TO)+R	Ğ↓·W·Ř·ĭ	W+R+I	Ğ↓ Before TO					
1	Ğ↓•Ĩ+R	G₊∙w∙R∙⊺	W+R+I	TO Before G↓					

I represents the interrupt for a given timer.

Table 9 Pulse Width Comparison Mode

CRX3 = "1", CRX4 = "1"								
Control Reg Bit 5 (CRX5)	Counter Initialization	Counter Enable Flip-Flop Set (CE)	Counter Enable Flip-Flop Reset (CE)	Interrupt Flag Set (i)				
0	Ğ↓•T+R	G↓·W·R·T	W+R+I+G	G↑ Before TO				
1	G↓∙Ĩ+R	G↓·W·R·T	W+R+I+G	TO Before G↑				

G = Level sensitive recognition of Gate input.

HD6340,HD63A40,HD63B40——CMOS PTM(Programmable Timer Module)

-ADVANCE INFORMATION-

The HD6340 is a programmable subsystem component of the HMCS6800 family designed to provide variable system time intervals.


The HD6340 has three 16-bit binary counters, three corresponding control registers and a status register. These counters are under software control and may be used to cause system interrupts and/or generate output signals. The HD6340 may be utilized for such tasks as frequency measurements, event counting, interval measuring and similar tasks. The device may be used for square wave generation, gated delay signals, single pulses of controlled duration, and pulse width modulation as well as system interrupts.


Exceeding Low Power dissipation is realized due to adopting CMOS process.

■ FEATURES


- Operates from a Single 5 Volts Power Supply
- Fully TTL Compatible
- Single System Clock Required (E)
- Selectable Prescaler on Timer 3 Capable of 4 MHz for the HD6340, 6 MHz for the HD63A40 and 8 MHz for the HD63B40
- Programmable Interrupts (IRQ) Output to MPU
- Readable Down Counter Indicates Counts to Go until Time-Out
- Selectable Gating for Frequency of Pulse-Width Comparison
- RES Input
- Three Asynchronous External Clock and Gate/Trigger Inputs Internally Synchronized
- Three Maskable Outputs
- Low-Power, High-Speed, High-Density CMOS
- Compatible with NMOS PTM (HD6840)

BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)


HD6843, HD68A43— FDC (Floppy Disk Controller)

The HD6843 Floppy Disk Controller performs the complex MPU/Floppy interface function. The FDC was designed to optimize the balance between the "Hardware/Software" in order to achieve integration of all key functions and maintain flexibility.


The FDC can interface a wide range of drives with a minimum of external hardware. Multiple drives can be controlled with the addition of external multiplexing rather than additional FDC's.

■ FEATURES

- Format compatible with IBM3740
- User Programmable read/write format
- Ten powerful macro-commands
- Macro End Interrupt allows parallel processing of MPU and FDC
- Controls multiple Floppies with external multiplexing
- Direct interface with HMCS6800
- Programmable seek and settling times enable operation with a wide range of Floppy drives
- Offers both Programmed Controlled I/O (PCIO) and DMA data transfer mode
- Free-Format read or write
- Single 5-volt power supply
- All registers directly accessible
- Compatible with MC6843



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Input "High" Voltage	V _{IH} *	2.0	_	V _{cc}	V
Input "Low" Voltage	V _{IL} *	-0.3	_	0.8	V
Operating Temperature	T _{opr}	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min.	typ.*	max.	Unit
Input "High" Voltage		ViH		2.0	_	Vcc	V
Input "Low" Voltage		VIL		-0.3	-	0.8	٧
Input Leakage Curren	it	lin	V _{in} =0~5.25V	_	1.0	2.5	μΑ
Output "High" Voltage		VoH	$I_{OH} = -205\mu A (D_0 \sim D_7)$ $I_{OH} = -100\mu A (Others)$	2.4	-	_	٧
Output "Low" Voltage		V _{OL}	I _{OL} =3.2mA (IRQ) I _{OL} =1.6mA (Others)	_	-	0.4	٧
Three-state (off-state)	Leakage Current	ITSI	V _{in} =0.4~2.4V	_	2.0	10	μΑ
Output Leakage (off-state) Current (IRQ)		I _{LOH}	V _{OH} =2.4V	_	1.0	10	μΑ
Power Dissipation		PD		_	600	1000	m٧
	D ₀ ~D ₇		V _{in} =0V, T _a =25°C,	-	_	12.5	pF
Input Capacitance	Other inputs	C_{in}	f=1 MHz	_	_	10	pF
Output Capacitance		Cout	V _{in} =0V, T _a =25°C, f=1 MHz	-	-	10	pF

^{*} V_{CC} = 5V, Ta = 25°C

• AC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item	Symbol Test Condition	HD6843			н	Unit			
item	Symbol	rest Condition	min.	typ.	max.	min.	typ.	max.	Unit
CLK Cycle Time	t _{cycC}	Figure 1	T -	1.0	-		1.0	_	μs
CLK Pulse Width, "High"	PW _{HC}	Figure 1	0.4	-	_	0.4	_	_	μs
CLK Pulse Width, "Low"	PW _{LC}	Figure 1	0.35	_	_	0.35	_	_	μs
Rise and Fall Time of CLK	t _{Cr} , t _{Cf}	Figure 1	T -	_	25	_	_	25	ns
DCK Cycle Time	t _{cycD}	Figure 2	2.6	4.0	_	2.6	4.0	-	μs
DCK Pulse Width, "High"	PW _{HD}	Figure 2	1.3	1.95	_	1.3	1.95	_	μs
DCK Pulse Width, "Low"	PW _{LD}	Figure 2	1.3	1.95	-	1.3	1.95	_	μs
Rise and Fall Time of DCK	t _{Dr} , t _{Df}	Figure 2	T -	-	25	_	_	25	ns
RDT Width, "High"	t _{RDH}	Figure 2	1.0	_	-	1.0	_	-	μs
RDT Width, "Low"	t _{RDL}	Figure 2	1.0	-	_	1.0	_		μs
RDT~DCK Delay Time 1	t _{RDD1}	Figure 2	0.15		1.70	0.15		1.70	μs
RDT~DCK Delay Time 2	t _{RDD2}	Figure 2	0,15	-	1.70	0.15	-	1.70	μs
IDX Pulse Width, "High"	PWIDX	Figure 3	20.0	-	_	20.0	_	_	μs
FIR Delay Time	t _{FIRD}	Figure 4	_	_	450	_	_	450	ns
FIR Pulse Width, "High"	PWFIR	Figure 4	200	_	-	200	_		ns
WDT Pulse Width, "High"	PW _{WD}	Figure 7	T -	1.0	_	_	1.0	_	μs
WDT Cycle Time	t _{cycW}	Figure 7	-	2.0	-	_	2.0	-	μs
STP Pulse Width, "High"	PWSTP	Figure 5	T -	32	_	_	32	_	μs
STP Cycle Time	t _{cycs} *	Figure 5	1	-	15	1	-	15	ms
HLD Delay Time (HLD~STP)	t _{HLDD} *	Figure 5	1	-	15	1	_	15	ms
HDR Set Up Time	t _{HDRS}	Figure 5	0	_	_	0	_	-	ns
HDR Hold Time	t _{HDRH}	Figure 5	32		-	32	-	_	μs
TxAK Set Up Time	t _{AS3}	Figure 10, 11	140	_		140	-	_	ns
TxAK Hold Time	t _{AH3}	Figure 10, 11	10	_	_	10		-	ns
TxRQ Release Time	t _{TR}	Figure 10,11		-	450	_	_	240	ns
IRQ Release Time	t _{IR}	Figure 6		-	1.2		_	1.2	μs

^{*} Cycle Time of STP and HLD Delay Time change according to the program.

• BUS TIMING CHARACTERISTICS (V_{CC} =5V±5%, V_{SS} =0V, Ta =-20~+75°C, unless otherwise noted.)

1 READ OPERATION SEQUENCE

Item	Sumbal	Symbol Test Condition		HD6843			HD68A43		
	Symbol	rest Condition	min.	typ.	max.	min.	typ.	max.	Unit
Enable Cycle Time	t _{cycE}	Figure 8, 10	1.0	-	-	0.666	-	T -	μs
Enable Pulse Width, "High"	PWEH	Figure 8, 10	0.4	-	 -	0.23	_	_	μs
Enable Pulse Width, "Low"	PWEL	Figure 8, 10	0.4	-	_	0.23	-	_	μs
Rise and Fall Time of Enable Input	t _{Er} , t _{Ef}	Figure 8, 10	_	_	25	_	-	25	ns
Address Set Up Time	t _{AS}	Figure 8, 10	140	-	_	140		_	ns
Data Delay Time	toon	Figure 8, 10	_	-	225	_	-	200	ns
Data Access Time	tACC	Figure 8, 10	_	_	365	_	_	340	ns
Data Hold Time	t _H	Figure 8, 10	10	-	_	10	_		ns
Address Hold Time	t _{AH}	Figure 8, 10	10	_	_	10	-	-	ns
Bus Direction Delay Time	tobo	Figure 8, 10	_	-	400	_	_	400	ns

2 WRITE OPERATION SEQUENCE

Item	Symbol	Test Condition		HD684	3	Н	D68A4	13	11-14
	Symbol	rest Condition	min.	typ.	max.	min.	typ.	max.	Unit
Enable Cycle Time	t _{cycE}	Figure 9, 11	1.0	_	-	0.666	_	_	μs
Enable Pulse Width, "High"	PWEH	Figure 9, 11	0.4	_	_	0.23	_		μs
Enable Pulse Width, "Low"	PWEL	Figure 9, 11	0.4	_	_	0.23	_	_	μs
Rise and Fall Time of Enable Input	t _{Er} , t _{Ef}	Figure 9, 11	-	_	25	_	_	25	ns
Address Set Up Time	t _{AS}	Figure 9, 11	140	_	_	140	 	-	ns
Data Set Up Time	t _{DSW}	Figure 9, 11	100	_	-	60	_	-	ns
Data Hold Time	t _H	Figure 9, 11	10	_	_	10	_	_	ns
Address Hold Time	t _{AH}	Figure 9, 11	10	-	_	10	_	_	ns
Bus Direction Delay Time	t _{DBD}	Figure 9, 11	 	_	400	_	-	400	ns




Figure 1 CLK Waveform




Figure 2 DCK, RDT Timing




Figure 3 IDX Waveform






Figure 4 FIR Timing




Figure 5 Seek Operation Sequence




Figure 6 IRQ Release Timing



Figure 7 WDT Waveform







Figure 8 Read Timing



OHITACHI




Figure 10 DMA Read Timing




Figure 11 DMA Write Timing






Figure 12 Load Circuit




Figure 13 Block Diagram of the FDC



GENERAL DESCRIPTION

The HD6843 FDC consists of four primary sections; the Register, Serializing, Bus Interface, and Control sections. The following explanation of these sections can be followed in the block diagram of Figure 13.

Register Section

The register section consists of twelve user accessible registers used for controlling a floppy disk drive. All twelve are connected by the internal data bus to allow the processor access to them.

Data Output Register (DOR)

The DOR is an 8-bit register which holds the data to be written onto the disk. The information is stored here by the bus interface.

Data Input Register (DIR)

The data words read from the disk are stored in the 8-bit DIR until read by the bus interface.

Current Track Address Register (CTAR)

CTAR is a 8-bit register containing the address of the track over which the R/W head is currently positioned.

Command Register (CMR)

The macro commands are written to the 8-bit CMR to begin their execution.

Interrupt Status Register (ISR)

The four bits of the ISR represent the four conditions that can cause an interrupt to occur.

Set-Up Register (SUR)

Variable Seek and Settling times are programmed by the SUR. Four bits are used to program the track to track seek time and four bits are used to program the head settling time for the floppy disk drive used with the FDC.

Status Register A (STRA)

The eight bits of STRA are used to indicate the state of the floppy disk interface.

Sector Address Register (SAR)

SAR contains the five bit sector address associated with the current data transfer.

Status Register B (STRB)

The eight error flags of STRB are used to signify error conditions detected by the FDC or generated by the floppy disk drive.

General Count Register (GCR)

The seven bits of GCR contain the destination track address when a SEK (seek) macro command is being executed. If a multi-sector Read or Write macro command is being executed, GCR contains the number of sectors to be read or written.

CRC Control Register (CCR)

The two bits of the CCR are used to enable the CRC and shift the CRC for the Free Format Commands.

Logical Track Address Register (LTAR)

The seven bit track address used for read and write

operations is stored in the LTAR by the bus interface.

Serializing Section

The serializing section handles the serial-to-parallel and parallel-to-serial conversions for Read/Write operations as well as CRC generation/checking and the generation/detection of the clock pattern. The Data Output Shift Register (DOSR), Data Input Shift Register (DISR), CRC Generator/Checker, and Clock Shift Register (CSR) comprise the serializing section of the FDC.

Bus Interface

The Bus Interface section provides the timing and control logic that allows the FDC to operate with the 6800 bus, and is comprised of the Data Buffers, Request Control, and the Register Select circuitry.

Control

The internal timing and control signals which sequence the FDC are derived from the macro instructions by the control section.

■ HD6843 PIN DESCRIPTION

Power Pins

V_{CC}: +5 volt (±5%) power input. V_{SS}: Power Supply Ground.

Bus Pins

Reset (RES) Input

The RES input is used to initialize the FDC. When RES becomes "Low", the state of the outputs is defined by the table below:

Output	State of Output	Output	State of Output
FIR	"Low"	HLD	"Low"
WGT	"Low"	TxRQ	"Low"
HDR	"Low"	ĪRQ	"High"
STP	"Low"	WDT	"Low"

Registers which are affected by RES are shown in Table 7.

Interrupt Request (IRQ) Output

The IRQ line is an open drain output that becomes a "Low" level (logic "0") when the FDC requests an interrupt. Interrupt requests are controlled by the interrupt enables in CMR (Command Register) with the function causing the interrupt shown in ISR (Interrupt Status Register).

Data Bus 0~Data Bus 7 (D₀~D₇) Bidirectional

The 8 bidirectional data lines allow the transfer of data between the FDC and the controlling system. The output buffers are three-state drivers that are enabled when the FDC is transferring data to the data bus.

Enable (E) Input

The E input to the FDC causes data transfers to occur between the FDC and the system controlling the FDC



(HMCS6800 MPU, DMA Controller, etc.) E must be a logic "1" ("High" level) for any transfer to be enabled on $D_0 \sim D_7$. The E input is normally connected to system ϕ_2 .

Chip Select (CS) Input

The \overline{CS} input in conjunction with the E input, is used to enable data transfers on $D_0 \sim D_7$. E must be a "High" level and \overline{CS} must be a "Low" level (logic "0") to enable the transfer. The TxAK input being a "High" level (logic "1") performs a similar function as \overline{CS} being a "Low" level.

Read/Write (R/W) Input

The R/\overline{W} input is issued by the system controlling the FDC (HMCS6800 MPU, DMA Controller, etc.) to signify if a read or write operation is to be performed on the FDC. When TxAK is a "Low' level, R/\overline{W} is used in conjunction with \overline{CS} and $RS_0 \sim RS_2$ to determine which register is accessed by the bus as shown in Table 1. When TxAK is a "High" level, R/\overline{W} is used to select either the DOR or DIR to the data bus (see description of TxAK input).

Register Select 0~Register Select 2 (RS₀~RS₂) Input

 $RS_0 \sim RS_2$, in conjunction with the R/\overline{W} input, are used to select one of the user accessible registers in the FDC as shown in Table 1.

Transfer Request (TxRQ) Output

TxRQ is used in the DMA mode to request a data transfer from the DMAC. TxRQ is a "High" level if the FDC is in the DMA mode (CMR bit 5 is set) when a data transfer request occurs (STRA bit 0 is set). It is reset to a "Low" level (logic "0") when TxAK becomes a "High" level (logic "1"). Data transfer errors will occur if TxAK does not reset TxRQ before the next data transfer is required.

Transfer Acknowledge (TxAK) input

TxAK is generated by the system controlling the FDC (HMCS6800 MPU, DMA Controller, etc.) and is a response to a TxRQ issued by the FDC. A "High" level (logic "1") on TxAK

causes the FDC to neglect the state of $RS_0 \sim RS_2$ causing the FDC to select the DOR (Data Output Register) or DIR (Data Input Register) to the data bus $(D_0 \sim D_7)$ as shown in Table 2. $\overline{CS} = "0"$ and TxAK = "1" cannot be permitted at the same time.

Table 2 Register Selection for DMA Transfers

TxAK	RS₀~RS₂	cs	R/W	Register Selected
1	×	1	1	DOR
1	×	1	0	DIR

"1" "High", "0" "Low"

This mode of operation is normally used for DMA (Direct Memory Access) transfer with the FDC.

When TxAK is a "Low" level the registers are selected by \overline{CS} , R/\overline{W} and $RS_0 \sim RS_2$ as shown in Table 1.

Bus Direction (BD) Output

The BD output is provided to control external bidirectional buffers on the data bus $(D_0 \sim D_7)$ as shown in Figure 14. Its polarity is shown by Table 3.

Table 3 Bus Direction (BD) States

TxAK	CS	BD
1	1	R/W
0	1	0
0	0	R/W

"1" "High", "0" "Low"

(Operation of BD as defined by this chart allows the FDC to function with the DMA Controller $\,$ H D6844.)

Table 1 Address Codes for User Accessible Registers

TxAK	<u>cs</u>	RS ₂	RS ₁	RS ₀	R/W	Registers
0	0	0	0	0	0	DOR (Data Output Register)
					1	DIR (Data Input Register)
0	0	0	0	1	1/0	CTAR (Current Track Address Register)
0	0	0	1	0	0	CMR (Command Register)
U			'	U	1	ISR (Interrupt Status Register)
0	0	0	1	1	0	SUR (Set Up Register)
U	U	U		'	1	STRA (Status Regiser A)
0	0	1		0	0	SAR (Sector Address Register)
U	0	,	U	0	1	STRB (Status Register B)
0	0	1	0	1	0	GCR (General Count Register)
0	0	1	1	0	0	CCR (CRC Control Register)
0	0	1	1	1	0	LTAR (Logical Track Address Register)

"1" "High", "0" "Low"






Figure 14 Bus Buffer Control

I/O and Control Pins

Head Load (HLD) Output

HLD is used to notify the disk drive that the R/W head should be loaded (placed in contact with the media). When the FDC is ready for the head to load, HLD is a "High" level (logic "1"). A "Low" level (logic "0") HLD indicates the head should be unloaded.

Step (STP) Output

The STP output, in conjunction with HDR, is used to control head movement. A 32 µs wide positive (logic "1") pulse is generated on STP, to move the R/W head one track in the direction defined by the HDR output. The period of the STP signal is programmable by the SUR (Set-Up Register). The number of pulses generated on STP is the difference between the contents of the CTAR (Current Track Address Register), and the GCR (General Count Register) which contains the track address to which the head is to be moved.

Head Direction (HDR) Output

The HDR signal controls the direction of head movement. A "High" level (logic "1") signifies the head should step to the inside (toward the hub) of the disk. A "Low" level (logic "0") indicates the direction of head movement should be to the outside of the disk.

Low Current Track (LCT) Output

The LCT signal is used to control the level of write current used by the disk drive. LCT is a "Low" level (logic "0") when the write head is positioned over tracks 0~43. If it is over tracks 44~76, LCT is a "High" level (logic "1"). LCT is determined from the contents of the Current Track Address Register (CTAR).

Write Gate (WGT) Output

When a write operation is being performed, WGT is a logic "1" ("High" level). For a read operation, WGT is a "Low" level (logic "0").

File Inoperable Reset (FIR) Output

FIR is an output from the FDC to the floppy disk drive to reset it from an inoperable status. If the FI input is a "High" level, a pulse, of which width almost equals to E pulse "Low" width, is generated on the FIR output whenever Status Register

B is read.

File Inoperable (FI) Input

FI is an input to the FDC from the drive. A "High" level indicates the drive is in an inoperable state. Its current state can be examined by reading bit 5 of Status Register B (STRB).

Track Zero (TRZ) Input

The TRZ input is reflected by bit 3 of STRA (Status Register A). The TRZ input must be a "High" level (logic "1") when the R/W head of the drive is positioned over track zero. A logic "1" on this input inhibits step pulses during a Seek Track Zero command.

Index (IDX) Input

The index input is received from the floppy disk drive and is used to sense the index hole in the disk media. The IDX signal is used to initialize the internal FDC timing. The state of the IDX input is reflected by bit 6 of Status Register A (STRA). A "High" level (logic "1") is to indicate the index hole is under the index sensor. The index input is used to count the number of disk revolutions while searching for the address ID field (see description of STRB bit 3).

Ready (RDY) Input

The ready input is received from the disk drive and can be read as bit 2 of STRA (Status Register A). A "High" level (logic "1") indicates the drive is ready and allows the FDC to operate the drive.

Write Protect (WPT) Input

WPT is an input indicating when the media is Write Protected. A "High" level during an FDC write operation results in a Write Error (STRB bit 6) but the FDC continues to perform the write function. The state of the WPT input can be read by examining bit 4 of the Status Register A (STRA).

Clock (CLK) Input

The CLK input is used to generate various timing sequences internal to the FDC. The head settling, seek time, step pulse width and write data pulse width, etc., are generated from the CLK input signal. The CLK is 1 MHz frequency and the duty is 50%.



Data Pins

Data Clock (DCK) Input

DCK is used to clock data from the drive into the FDC. It is generated from the read data received from the drive.

Read Data (RDT) Input


RDT is the serial data input from the drive. The data stream includes both the clock and data bits.

Write Data (WDT) Output

WDT is the double frequency modulated data output from the FDC. The time between clock bits is 4/f where f is the frequency of the clock input. The pulse width for both clock and data is 1/f (see Figure 15). For the normal clock frequency of 1 MHz the clock period is $4 \mu s$, the clock pulse width is $1 \mu s$ and the data pulse width is $1 \mu s$. Figure 15 shows the relationship between the WDT output and the frequency of the CLK inputs.

Variable Frequency Oscillator Control (VFOC) Output

VFOC is used as a sync signal during system diagnostics. Waveforms are shown in Figure 16.



f = Frequency of the CLK Input. To insure IBM3740 compatibility the clock frequency must be 1 MHz.

Figure 15 WDT Output Timing


FORMAT

The format used by the HD6843, shown in Figure 18, is compatible with the soft sector format of the IBM3740.


■ MACRO COMMAND SET

The macro command set shown in Table 4 is discussed in the following paragraphs.





SSW, SWD, MSW Command



In FFW Command, VFOC becomes "High" when WGT is at "High" level. In FFR Command, VFOC remains "High".

Figure 16 Variable Frequency Oscillator Control Waveform (Relation Between WGT and VFOC)



SSW, SWD and MSW commands (Single Sector Write, Single Sector Write with Delet Data Mark, and Multi-Sector Write)




Figure 17 Write Data versus Write Gate Timing




Figure 18 Soft Sector Format

Table 4 Macro Command Set

		Macro Command		CMR	CMR Bits				
		Wacio Command	Bit 3	Bit 2	Bit 1	Bit 0	Code		
1	STZ	Seek Track Zero	0	0	1	0	2		
2	SEK	Seek	0	0	1	1	3		
3	SSR	Single Sector Read	0	1	0	0	4		
4	SSW	Single Sector Write	0	1	0	1	5		
5	RCR	Read CRC	0	1	1	0	6		
6	SWD	Single Sector Write with Delete Data Mark	0	1	1	1	7		
7	MSW	Multi Sector Write	1	1	0	1	D		
8	MSR	Multi Sector Read	1	1	0	0	С		
9	FFW	Free Format Write	1	0	1	1	В		
10	FFR	Free Format Read	1	0	1	0	Α		

• Seek Track Zero (STZ)

The STZ command causes the R/W head to be released from the surface of the disk (HLD is reset) and positioned above track 00. The FDC issues step pulses on the STP output until the TRZ input becomes a "High" level or until 82 pulses have been sent to the drive. When the TRZ input becomes "High", the step pulses are inhibited on the STP output but the FDC remains busy until all 82 have been generated internally.

If the TRZ input remains "Low" (logic "0") after all 82 pulses have been generated, the seek error flag (STRB bit 4) is set

After all 82 pulses have been generated, the head is loaded (HLD becomes a "High"). After the settling time specified in the SUR has expired, the Seek Command End flag is set (ISR bit 1), Busy STRA7 is reset, CTAR and GCR are cleared. The head remains in contact with the disk. A command such as RCR (Read CRC) may be issued following a STZ if the head must be released.

Seek (SEK)

The SEK command is used to position the R/W head over the track on which a Read/Write operation is to be performed. The contents of the GCR are taken as the destination address and the content of the CTAR is the source address; therefore, the number of pulses (N) on the STP output are given by:

$$N = |(CTAR) - (GCR)|$$

HDR is a "High" for (GCR) > (CTAR) otherwise it is a "Low". When a SEK command is issued, Busy is set, the head is raised from the disk, HDR is set as described above, and N number of pulses appear on the STP output. After the last step pulse is used, the head is placed in contact with the disk. Once the head settling time has expired, the Seek Command End flag (ISR bit 1) is set, Busy is reset, and the contents of the GCR are transferred to the CTAR.

■ SINGLE SECTOR READ/WRITE COMMANDS

The single sector Read/Write commands (SSR, RCR, SSW, and SWD) are used to Read/Write data from a single 128 byte sector on the disk. As shown in Figure 19 these types of instructions can be divided into two sections. The first section, which is common to all instructions, is the address search operation, while the second section is unique to the requirements of each instruction.




Figure 19 Basic Single Sector Command Flow Chart

Address Search Operation

The flow chart of Figure 20 shows the operation of the address search operation.




Figure 20 Operational Flow of the Address Search Sequence


Single Sector Read (SSR)

The single sector read command follows the address search procedure as defined in the previous flowchart. If the search is successful, status sense request is set and the operation continues as described by the flowchart of Figure 21.

Read CRC (RCR)

The RCR command is used to verify that correct data was written on a disk. The operation is the same as for the SSR





command with the exception that the data transfer request (STRA bit 0) is not set. The Status Sense Request interrupt can be disabled by using the DMA flag of CMR.

Single Sector Write (SSW)

Single sector write is used to write 128 bytes of data on the disk. After the command is issued, the address search is performed. The remainder of the instruction's operation is shown in Figure 22.

Single Sector Write with Delete Data Mark (SWD)

The operation flow of SWD is exactly like that of SSW. For SWD, the data pattern of the Data Address Mark becomes F8 instead of FB. The clock pattern remains C7.

Multi-Sector Commands (MSR/MSW)

MSR is used for sequential reading of one or more sectors. If S sectors are to be read, S-1 must be written into the GCR before the command is issued.




Figure 22 Operational Flow of the SSW Command

The basic operation for the MSR and MSW is the same as that for the SSR and SSW respectively. The basic operation begins with an address search operation, which is followed by a single sector read or write operation. This completes the operation on the first sector. The SAR is incremented, the GCR is decremented, and if no overflow is detected from the GCR (i.e., GCR become negative) the sequence is repeated until S number of sectors are read or written.

The completion of an MSR or MSW is like that of an SSR or SSW command. First RWCE is set and Busy is reset, after the settling time has expired, the head is released.

If a delete data mark is detected during an MSR command, STRA bit 1 (Delete Data Mark Detected) remains set throughout the commands operation.

When a multi-sector instruction is issued, the sum of the SAR and GCR must be less than 27. If SAR + GCR > 26, an address error (STRB bit 3 set) will occur after the contents of SAR becomes greater than 26.

• Free Format Write (FFW)

The FFW has two modes of operation which are selected by FWF (Free Format Write Flag) which is data bit 4 of the CMR.

When FWF = "0", the data bits of the DOR are written directly to the disk without first writing the preamble, address mark, etc. The contents of the DOR are FM modulated with a clock pattern of all ones.

If FWF = "1" the odd bits of the DOR are used as clock bits and even bits are used for data bits. In this mode, the DOSR clock is twice a normal write operation and one byte of DOR is one nibble (four bits of data) on the disk.

The two modes of the FFW command allow formatting a disk with either the IBM3470 format or a user defined format.

After the FFW command is loaded into the CMR, WGT becomes a "High" level, the contents of DOR are transferred to the DOSR, data transfer request (STRA bit 0) is set, and the serial bit pattern is shifted out on the WDT line. Therefore, DOR must be loaded before the FFW command is issued. Data from the DOR is continually transferred to the DOSR and shifted out on WDT until the CMR has been written with an all zero pattern. When CMR becomes zero, WGT becomes a "Low" level, but RWCE is not set and the R/W head is left in contact with the disk.

• Free Format Read (FFR)

FFR is used to input all data (including Address marks) from a disk. Once the FFR command is set into the CMR, the head is loaded and after the settling time has expired the serial data from the FDC is brought into the DISR. After 8 bits have accumulated, it is transferred to the DIR and Data Transfer Request (STRA bit 0) is set.

This operation continues until a zero pattern is stored in the CMR, terminating the FFR command. As in the case of the FFW command, RWCE is not set and the head remains in contact with the disk

The first data that enters the DISR is not necessarily the first bit of a data word since the head may be lowered at any place on the disk. To prevent the FDC from remaining unsynchronized to the data, the FFR command will synchronize to an ID address mark (FE) or a Data Address mark (FB or F8) or an Index Address Mark (FC).

REGISTER DEFINITIONS

Data Output Register (DOR); Hex address 0, write only

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
ı	8 Bits of Data Used for a Disk Write Operation								

When one of the four write macro commands (SSW, SWD, MSW, and FFW) is executed, the information contained in the DOR is loaded into the DOSR, and is shifted out on the WDT line using a double frequency (FM) format.

• Data Input Register (DIR); Hex address 0, read only

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Г		8 Bits of	Data L	Jsed for	a Disk	Read O	peratio	n

One of the three read macro commands (SSR, MSR, FFR) executed, will cause the information on the RDT input to be clocked into the DISR. When 8 clock pulses have occurred, the 8 bits of information in the DISR are transferred to the DIR where it can be read by the bus interface.

• Current Track Address (CTAR); Hex address 1, read/write

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Tracl	k Addre	ess of C	urrent H	lead po	sition	

The address of the track over which the R/W head is currently positioned is contained in the CTAR. At the end of a SEK command, the contents of the GCR are transferred to the CTAR. CTAR is cleared at the completion of a STZ command. CTAR is a read/write register so that the head position can be updated when several drives are connected to one FDC. Bit 7 is read as a "0".

• Command Register (CMR); Hex address 2, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3*	Bit 2*	Bit 1*	Bit 0*
Function Interrupt Mask	ISR3 Interrupt Mask	DMA Flag	FWF		Macro C	ommano	ı

*Bit 0 ~ 3 are cleared by RES.

The commands that control the FDC are loaded into the lower four bits of the CMR. Information that controls the data transfer mode and interrupt conditions are loaded into bits four through seven.

Bit 0~Bit 3: Macro Command

The Macro Command to be executed by the FDC is written to bits 0~3.


Bit 4: Free Format Write Flag (FWF)

If a Free Format Write command is issued, the state of bit 4 of the CMR determines what clock source will be used. The FWF is defined in the FFW (Free Format Write) command explanation.

Bit 5: DMA Flag

If bit 5 is a "1" the FDC is in the DMA mode. Bit 5 being a "1" inhibits setting of Status Sense Request (ISR bit 2) thereby preventing its associated interrupt. A logic "1" DMA flag also enables the TxRQ output allowing it to request DMA transfers when the Data Transfer Request flag (STRA bit 0) is set.


A logic "0" DMA flag indicates the program controlled I/O (PC I/O) mode.



^{*} STP output is masked when TRZ becomes "High". But if TRZ falls to "Low" again before 82 pulse outputs are all provided, STP output become available again from that time point.


* When RDY is "Low" with Command Set, the execution is postponed until RDY becomes "High".

Figure 23 Timing Sequence of STZ Command



^{*} When RDY is "Low" with Command Set, the execution is postponed until RDY becomes "High".

Figure 24 Timing Sequence of SEK Command



* If HLD has already been "High" when the command is set, the FDC starts the address search immediately.

When RDY is "Low" with Command Set, the FDC waits for the execution until RDY becomes "High".

Figure 25 Timing Sequence of SSR, SSW, RCR, SWD, MSR, MSW Command (Relation with HLD and IDX)





Figure 26 Internal Timing Sequence of Address Search Routine

⁽a); In the case of Track Not Equal, (2) is not set and if CRC equals to the one calculated by FDC, STRA5 is set.
(b); In the case of Sector Not Equal, (3) is not set and (1) & (2) are reset to search the next IDAM.
(c); In the case of CRC Error, (4) is not set and (1), (2) & (3) are reset. (ISRO: Set, STRB1: Set, STRB3: Set) When (1), (2), (3), (3), (4) are all set, ISR2 is Set, These four signals are reset with Command End.
When (4) is "1", go to the data transfer routine.



Unless DAM(FB) or DDAM(FB) is detected within 32 bytes after ID field has been detected, STRB2 is set to end the command.





Figure 27 Data Transfer Timing of SSR, RCR Command

Figure 28 Data Transfer Timing of SSW, SWD Command



^{*} As Data Address Mark, SSW command writes 'FB' and SWD command writes 'F8'.



Address Search and Data Transfer in each sector is the same as those of SSR or SSW command. When Address Error occurs, it results in Command End. If an error relating to Data Transfer occurs, Error flag is set. But the command continues to be executed to shift into the next sector.




Figure 29 Timing Sequence of MSR, MSW Command

The first one-byte data must be set into DOR before Command Set.
If HLD has already been "High" when the command is set, WGT becomes "High" immediately.
When '00' command is set into CMR, an interrupt of Command End is not generated.




Figure 30 Timing Sequence of FFW Command

If HLD has already been "High" when the command is set, Read operation starts immediately without waiting for the settling time. When "00" command is set into CMR, an interrupt of Command End is not generated.

Figure 31 Timing Sequence of FFR Command



Bit 6: ISR3 Interrupt Mask

CMR bit 6 (ISR3 Mask) is used to control the operation of ISR bit 3. A logic "1" in CMR bit 6 inhibits output of STRB-OR-Interrupt signal to IRQ. If CMR bit 6 (ISR3 Mask) and CMR bit 7 are "0" STRB-OR-Interrupt signal will be output to IRQ.

Bit 7: Function Interrupt Mask

When CMR bit 7 is a logic "1" all interrupts are inhibited.

Table 5

Causes	Command Register Masks That Affect Interrupts					
of Interrupt	CMR7 (Function Interrupt Mask)	CMR6 (ISR3 Mask)	CMR5 (DMA Flag)			
ISR0 (Read write Command End)	М	×	×			
ISR1 (Seek Command End)	М	×	×			
ISR2 (Status Sense Request)	М	×	М			
ISR3 (STRB-OR- Interrupt)	М	М	×			

x = No effect

• Interrupt Status Register (ISR); Hex address 2, read only

Bit 7	3it 6	Bit 5	Bit 4	Bit 3	Bit 2*	Bit 1*	Bit 0*
	Not U Read	Jsed as ''0'		STRB -OR	Status Sense Request	Command	Read Write Command End

^{*} Cleared by RES

Bit 0: Read Write Command End (RWCE)

When an SSR, RCR, SSW, SWD, MSR or MSW Macro Command has completed execution, bit 0 becomes set (logic "1"). If the function interrupts are enabled (bit 7 of CMR is a logic "0"), the conclusion of a Macro Command's execution will cause an interrupt.

Bit 1: Seek Command End (SCE)

Seek Command End is set on SEK and STZ commands to indicate the head has been loaded and the settling time specified in SUR has expired. Since RWCE is not set for the SEK or STZ command, SCE can be used as an interrupt to signify the SEK or STZ command has finished. SCE is not set for any of the R/W commands.

Bit 2: Status Sense Request

For an SSR, SSW, SWD, MSR, or MSW Command, Status Sense Request indicates that the specified address ID field has been detected and verified by a CRC check. This is used as an early indication that data transfers will occur after 18 more byte

times. For MSR and MSW commands, it is set for each sector.

In the PC I/O mode, an interrupt occurs when Status Sense Request becomes a logic "1". In the DMA mode, (DMA flag of CMR is set) Status Sense Request is unchanged and does not generate an interrupt when the address ID field has been verified.

Bit 3: STRB-OR

STRB-OR is an "OR" of all of the bits of Status Register B.

STRB-OR = STRB0 + STRB1 + STRB2 + STRB3 + STRB4 + STRB5 + STRB6 + STRB7 STRB-OR-Interrupt = STRB1 + STRB2 + STRB3 +

STRB4 + STRB5 + STRB6 + STRB7

STRB-OR-Interrupt signal causes IRQ. STRB-OR is read by Read ISR. STRB0 (Data Transfer Error) sets ISR Bit 3 but does not cause Interrupt.

ISRO, ISR1, and ISR2 are cleared when the Interrupt Status Register is read, but ISR3 is cleared only after Status Register B has been read except when FI input is "High".

Set-Up Register (SUR); Hex address 3, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Track	to Tra	ck Seek	Time	H	ead Set	tling Ti	me

The SUR is not affected by a reset operation; therefore, once it is initialized, the information remains until power is removed from the FDC.

Bit 0 ~ Bit 3: Head Settling Time

The head settling time is used to generate a delay after the head is placed in contact with the disk. This allows the head to stop bouncing before any operations are performed. The delay is programmed by bits 0~3 and is specified by the equation:

Delay =
$$\frac{4096}{f} \cdot B$$


B = Number contained in bits 0~3 of SUR

f = Frequency of CLK input

For IBM3740 compatibility f = 1 MHz and the timing range is 4.096 ms for a "0001" to 61.44 ms for a "1111". A "0000" code prevents Settling Time complete from being set and the FDC must be Reset.

Bit 4 ~ Bit 7: Track to Track Seek Time

The frequency of STP is determined by bit $4\sim$ bit 7 of SUR as shown below.



For IBM compatible operation, f is 1 MHz. This results in an STP pulse width of 32 μ s and an STP interval of 1.024 ms for a "0001" to 15.36 ms for a "1111".

M = Bits that are used as masks

Status Register A (STRA); Hex address 3, read only

Bit 7*	Bit 6	Bit 5*	Bit 4	Bit 3	Bit 2	Bit 1*	Bit 0*
Busy	Index	Track Not Equal	Write Pro- tect	Track Zero	Drive Ready	Delete Data Mark Detected	Data Transfer Request

^{*} Cleared by RES

Bit 0: Data Transfer Request

For a write operation (SSW, SWD, MSW, FFW) the transfer request bit indicates that the DOR is ready to accept the next data word to be written on the disk. If data is not written into the DOR before the last data bit in the DOSR is shifted out to the WDT line; the data transfer error bit (bit 0 of STRB) will be set. After a write command has been issued, the first transfer request occurs simultaneously with the Status Sense Request. For a write operation, transfer request is reset after the DOR has been written from the data bus.

During a read operation (SSR, MSR, FFR) the transfer request bit signifies data from the DISR has been transferred to the DIR. The DIR must be read before the DISR is full again or the data transfer error bit (bit 0 of STRB) will be set. For read operations, transfer request is reset by a read of the DIR.

Bit 1: Delete Data Mark Detected

A Single Sector Read operation that detects a delete data code (F8) instead of a general data code (FB) as a Data Address Mark will set the Delete Data Mark Detected bit. For the MSR command, bit 1 is set the first time an "F8" code is found and remains set throughout the execution of the command. Bit 1 is reset whenever an SSR, SSW, SWD, MSR, MSW, or RCR command is issued.

Bit 2: Drive Ready

The Drive Ready bit indicates the state of the Ready input from the floppy disk drive. If a command is issued with Ready at logic "0", its execution will be inhibited until Ready becomes a logic "1". If ready becomes a "0" during the execution of a command the Hard Error Flag (STRB bit 7) is set.

Bit 3: Track Zero

The state of the Track Zero input from the floppy disk drive is reflected in this bit of STRA. A logic "1" on the Track Zero input inhibits step pulses during an STZ command.

Bit 4: Write Protect

The Write Protect input from the floppy disk drive is reflected by bit 4 of STRA. A "High" level (logic "1") on the WPT input during the execution of any write command results in a write error (bit 6 of STRB set).

Bit 5: Track Not Equal

If the track address read from the address ID field does not coincide with the address in the LTAR inspite of CRC matching the one calculated by FDC, the Track Not Equal bit is set. Track Not Equal applies to all non-free format read/write commands, and is reset after a non-free format read/write command is issued.

Bit 6: Index

The state of the index input appears in bit 6 of STRA. The index input is used to count the number of disk revolutions while the FDC is looking for the address ID field (see operation

of STRB bit 3) during the address search phase of a non-free format read/write command.

Bit 7: Busy

When Busy is a logic "1", the FDC is executing a command and no new commands can be issued. Busy should be confirmed to be "0" before reading ISR or STRB as well as issuing a command.

Sector Address Register (SAR); Hex address 4, write only

Bit 7	Bit 6	Bit 5	Bit 4*	Bit 3*	Bit 2*	Bit 1*	Bit 0*
	Not Use	Not Used		5 Bit	Sector	Address	

^{*} Cleared by RES

Before a data transfer macro command (SSW, SWD, SSR, RCR, MSW, MSR) is issued, the address of the sector on which the operation is to be performed must be written into the SAR. The address in the sector address byte of an Address ID field of the disk is compared with the contents of the SAR. During an MSW or MSR command, the SAR is incremented after each sector is read or written. When execution is complete, the SAR contains the address of the last sector on which an operation was performed plus one.

Status Register B(STRB); Hex address 4, read only

Bit 7*	Bit 6*	Bit 5	Bit 4*	Bit 3*	Bit 2*	Bit 1*	Bit 0*
Hard Error	Write Error	File Inoper- able	Seek Error		Data Mark Unde- tected	CRC Error	Data Trans- fer Error

^{*} Cleared by RES

The bits of the STRB represent possible error conditions that may occur during execution of macro commands. Whenever STRB is reset, ISR bit 3 is also reset.

Bit 0: Data Transfer Error

Data Transfer Error indicates an underflow or overflow of data. If a Write operation is being performed, it signifies that data was not presented to the DOR before the DOSR became empty. In this case, the current contents of the DOR are transferred to the DOSR and the write operation continues. The data transfer error remains set until STRB is read, and the data transfer request remains set until data is written into the DOR. The operation of the CRC is unchanged.

For read commands, a data transfer error indicates that data in the DIR was not read before the next data word from the disk was transferred to the DIR. The read operation continues until sufficient data has been read from the disk to satisfy the requirements of the command (128 bytes for SSR). The error indication remains set until STRB is read, and the transfer request remains set until data is read from the DIR.

Bit 1: CRC Error

A CRC error occurs when the CRC read from the disk does not match that calculated by the FDC on the data it reads from the disk. A CRC error can occur in two different situations; checking the address ID field, checking the data field.

If the CRC error occurs during the check of an address ID field, Sector Address Undetected (STRB bit 3) will also be indicated (see Table 6). A CRC error of a data field is indicated by a CRC Error and no Sector Address Undetected.

Bit 2: Data Mark Undetected

If a valid data mark is not detected in the data block of a sector, it is indicated by a Data Mark Undetected error.

Bit 3: Sector Address Undetected

The Sector Address Undetected bit can be set on two conditions; not finding the sector address and a CRC error on an address ID field.

If the disk makes three revolutions during an address search operation and the sector address specified in the sector address register is not found in any of the address ID fields, a Sector Address Undetected condition is indicated.

A CRC error that occurs on an address ID field will set bit 3 also. Table 6 shows how bits 1 and 3 are related.

Table 6 Relationship of CRC Error and Sector Address Undetected

CRC Error (STRB1)	Sector Address Undetected (STRB3)	Condition
0	0	No Error
0	1	Sector Address not Detected
1	0	CRC Error on a Data Field
1	1	CRC Error on Address ID Field

Bit 4: Seek Error

An STZ (Seek Track Zero) command that never receives a track zero indication on the track zero input will result in a Seek Error (see description of STZ command).

Bit 5: File Inoperable

The state of the File Inoperable input appears in bit 5. If the File Inoperable input is a "High" level, a pulse of width equals to Enable pulse width PW_{EL} is issued on the FIR output when STRB is read. FI is not latched but the input is gated to the bus when STRB is read.

Bit 6: Write Error

If the WPT input becomes a "High" level (logic "1") during the execution of a write command the Write Error bit is set.

Bit 7: Hard Error

If the Ready input becomes a "Low" level during the operation of a command (Busy is set), a Hard Error indication will result.

General Count Register (GCR); Hex address 5, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Not Used				Numb			

The GCR contains the destination track address for the R/W head on an SEK Macro Command. The contents of the GCR are transferred to the CTAR at the end of the SEK Command. For multi-sector read or write operations (MSR, MSW), the GCR contains the number of sectors to be read minus one. During the MSR or MSW execution the GCR is decremented after each sector is read or written.

• CRC Control Register (CCR); Hex address 6, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Not U	sed				CRC Enable

The CCR information is used only in the free format commands; for all other commands this register is masked and has no function.

Bit 0: CRC Enable

During an FFW command, CRC Enable is set by software and CRC generation takes effect on the next transfer of data from DOR to DOSR (see figure 32). The CRC generation continues until Shift CRC (CCR bit 1) is set.

For an FFR command, CRC Enable is set by software and CRC generation takes effect on the next data read from DIR. The calculation continues for all data bytes read from DIR until CRC Enable is reset. The bytes read previous to resetting CRC Enable are considered the CRC information bytes and the CRC check is made against them.

Bit 1: Shift CRC

Bit 1 is valid only for the FFW command. After setting, it takes effect on the next transfer of data from DOR to DOSR (see Figure 33). Setting Shift CRC terminates the CRC calculation and causes the CRC calculated on all the data written into DOR up to the setting of bit 1, to be shifted out the WDT output. The CRC calculation will not include any data written to DOR after Shift CRC is set.

LTAR (Logical Track Address); Hex address 7, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Not Used		7 B	it Logic	al Trac	k Addre	ess	

When a read or write macro command (SSW, SWD, SSR, RCR, MSW, MSR) is issued, the address of the track on which the operation is to be performed must be written into the LTAR. The address in the track address byte of an Address ID field of the disk is compared with the contents of the LTAR. The contents of LTAR are not affected by the execution of any of the commands.




Figure 32 CCR Control Register Timing for an FFR Command (READ)




Figure 33 CCR Control Register Timing for an FFW Command (WRITE)

Table 7 Programming Reference Data

Table 7 is a summary of the information in the date sheet and can be used as a reference when programming the HD6843.

Registers	Hex Address	R/W Mode	e information			Data				
DOR	0	wo	Bit 7	Bit 6	Bit 5 8 Bits of Da	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			<u> </u>							
			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DIR	0	RO			8 Bits of Da	ta Used for	a Disk Read	Operation		
	T		D:4.7	Dia 6	Dia E	Die 4	Dia 2	Die O	Dia 1	Dia O
CTAR	1	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 urrent Head	Bit 2	Bit 1	Bit 0
OTAIL	<u> </u>	10,00			TI GON A	<u> </u>	direite rieda	1 03101011		
			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 *	Bit 2 *	Bit 1 *	Bit 0 *
CMR	2	wo	Function Interrupt Mask	ISR3 Interrupt Mask	DMA Flag	FWF		Macro C	ommand	
	T	Γ	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 *	Bit 1 *	Bit 0 *
ISR	2	RO		Not t		5 ,	STRB -OR	Status Sense Request	Seek	Read Write Command End
	1	·	D:+ 7	Dia 6	Dia E	Dia 4	Dia 2	Dia 0	0:+1	Dia 0
SUR	3	wo	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 ettling Time	Bit 0
			<u> </u>		AC GOOK 11111			11000 00	rting Time	
			Bit 7 *	Bit 6	Bit 5 *	Bit 4	Bit 3	Bit 2	Bit 1 *	Bit 0 *
STRA	3	RO	Busy	Index	Track Not Equal	Write Protect	Track Zero	Drive Ready	Delete Data Mark Detected	Data Transfer Request
			Bit 7	Bit 6	Bit 5	Bit 4 *	Bit 3 *	Bit 2 *	Bit 1 *	Bit 0 *
SAR	4	wo		Not Used) Dit 3	Dict	/	t Sector Ade		Bit 0
	·		1							
			Bit 7 *	Bit 6 *	Bit 5	Bit 4 *	Bit 3 *	Bit 2 *	Bit 1 *	Bit 0 *
STRB	4	RO	Hard Error	Write Error	File Inoperable	Seek Error	Sector Address Undetected	Data Mark Undetected	CRC Error	Data Transfer Error
			,	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		,	,	·	,
			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GCR	5	wo	Not Used	7 Bit Co	unt for Trac	k Number	on SEK or S	ector Count	tor MSR or	MSW.
			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CCR	6	wo			<u> </u>	Used			 	CRC Enable
		·					,		-	ļ
	_		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LTAR	7	wo	Not Used	L		7 Bit	Logical Trac	k Address		

RO -- Read Only WO -- Write Only R/W -- Read/Write



^{*} Cleared by RES

MACRO COMMANDS

Hex Code	Instruction	Hex Code	Instruction
2	STZ	Α	FFR
3	SEK	В	FFW
4	SSR	С	MSR
5	SSW	D	MSW
6	RCR		
7	SWD		

Table 8 Error Condition, Command Execution, Interrupt, and Head Control

Error	Flag	Set Condition	Reset Condition	Command	Command Execution	Interrupt	Head Control
Track Not Equal	STRA5	Track information of ID field is not equal to the content of LTAR.	Issuing of SSR,RCR, MSR, SSW, SWD or MSW Command	SSR, RCR, MSR SSW, SWD, MSW	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0)	Unchanged**
Data Transfer Error	STRB0	Overrun or underflow during the data transfer	Reading of STRB	SSR, MSR, SSW, SWD, MSW, FFR FFW	Read/Write command continues to be executed.	No interrupt	Unchanged**
CRC Error	STRB1	CRC Error on ID field or Date field	Reading of STRB	SSR, RCR, MSR, SSW, SWD, MSW (FFR)	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unchanged**
Data Mark Undetected	STRB2	DAM or DDAM is undetected within 32 bytes after ID field has been detected.	Reading of STRB	SSR, RCR, MSR	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unchanged**
Sector Address Undetected	STRB3	(1) Sector Address of ID field is not equal to the content of SAR. (2) CRC Error on ID field	Reading of STRB after Busy (STRA7) is reset.	SSR, RCR, MSR SSW, SWD, MSW	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unchanged (Head remains loaded after settling time has expired.)
Seek Error	STRB4	TRZ signal semains "Low" level though eighty-two STP pulse outputs are provided in STZ command.	Reading of STRB	STZ	The execution of a command is interrupted and Seek Command End (ISR1) is set.	Request (ISR1, ISR3)	Unchanged
File Inoperable	STRB5	A "High" level input of FI terminal is reflected.	FI signal of the FDD is reset when "High" pulse out- put is provided by reading of STRB at FI="1".	All commands	The execution of a command is interrupted. If it is a Read/Write command, ISRO is set. If it is a seek command, ISR1 is set.	Request (ISR0 or ISR1, ISR3)	Unload the head imediatel (HLD="Low") Set WGT to "Low"
Write Error	STRB6	Write operation (WGT="High") is performed when the input of WPT terminal is "High" level.	Reading of STRB	SSW, SWD, MSW FFW	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unload the head imediately (HLD="Low" Set WGT to "Low"
Hard Error	STRB7	RDY input signal becomes "Low" level during the execu- tion of a command (Busy="1".)	Reading of STRB	All commands	The execution of a command is interrupted. If it is a Read/Write command, ISR0 is set. If it is a seek command, ISR1 is set.	Request (ISR0 or ISR1, ISR3)	Unload the head imediately (HLD="Low") Set WGT to "Low"
Not Ready during the idling	STRA2	-	-		-	No interrupt	Unload the head imediately (HLD="Low")

^{*} These errors except STRB5 and STRA2 are reset by $\overline{\text{RES}}$ inputs.



^{**} Head is unloaded if the new command is not issued during the settling time after Read/Write command ends.

HD6844, HD68A44, HD68B44 DMAC (Direct Memory Access Controller)

The HD6844 Direct Memory Access Controller (DMAC) performs the function of transferring data directly between memory and peripheral device controllers. It controls the address and data buses in place of the MPU in bus organized systems such as the HMCS6800 Microprocessor System.

The bus interface of the HD6844 includes select, read/write, interrupt, transfer request/grant, and bus interface logic to allow the data transfer over an 8-bit bidirectional data bus. The functional configuration of the DMAC is programmed via the data bus. The internal structure provides for control and handling of four individual channels, each of which is separately configured. Programmable control registers provide control for the transfer location and length, individual channel control and transfer mode configuration, priority of servicing, data chaining, and interrupt control. Status and control lines provide control to the peripheral controllers.


The mode of transfer for each channel can be programmed as cycle-stealing or a burst transfer mode.


Typical applications would be with the Floppy Disk Controller (FDC), etc..

FEATURES


- Four DMA Channels, Each Having a 16-Bit Address Register and a 16-Bit Byte Count Register
- 1 M Byte/Sec (HD6844), 1.5 M Byte/Sec (HD68A44), 2.0 M Byte/Sec (HD68B44)
 Maximum Data Transfer Rate
- Selection of Fixed or Rotating Priority Service Control
- Separate Control Bits for Each Channel
- Data Chain Function
- Address Increment or Decrement Update
- Programmable Interrupts and DMA End to Peripheral Controllers
- Compatible with MC6844, MC68A44, MC68B44

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	-20 ∼ +75	°c
Storage Temperature	T _{stg.}	-55 ∼ +150	°C

^{*} With respect to $V_{\mbox{SS}}$ (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

ltem	Symbol	min	typ	max	Unit	
Power Supply Voltage	V _{cc} *	4.75	5.0	5.25	V	
1 V-t	V _{IL} *	-0.3	_	0.8	V	
Input Voltage	V _{IH} *	2.0	_	Vcc	V	
Operating Temperature	T _{opr}	-20	25	75	°C	

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

• DC CHARACTERISTICS

ltem		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage		V _{IH}		2.0	_	V _{cc}	٧
Input "Low" Voltage		V _{IL}		-0.3	_	8.0	V
Input Leakage Current	$T \times RQ_0 \sim_3$, ϕ_2 DMA, RES, DGRNT	l _{in}	V _{in} =0~5.25V	-2.5	_	2.5	μΑ
Three-State (off state) Leakage Current	$A_0 \sim A_{15}$, $D_0 \sim D_7$, R/\overline{W}	I _{TSI}	V _{in} =0.4~2.4V	-10	-	10	μΑ
Output "High" Voltage	D ₀ ~D ₇	V _{OH}	I _{OH} =-205μA	2.4	_	-	V
	A ₀ ~A ₁₅ , R/W		I _{OH} =-145μΑ	2.4	_	_	
	All Other Outputs		I _{OH} =-100μA	2.4	_	_	
Output "Low" Voltage		VoL	I _{OL} =1.6mA	_	_	0.4	V
Source Current	CS/TxAKB	Icss	V _{in} ≓0V, Fig. 10	_	10	16	mA
Power Dissipation		P _D		-	500	1000	mW
Input Capacitance	φ ₂ DMA	C _{in}	V _{in} =0V, T _a =25°C f=1.0MHz	-	_	20	pF
	$D_0 \sim D_7, \overline{CS}, A_0 \sim A_4, R/\overline{W}$			_	_	12.5	
	TxRQ ₀ ~₃, RES, DGRNT			-	_	10	
Output Capacitance		Cout	V _{in} =0V, T _a =25°C, f=1MHz		_	12	pF

^{*} V_{CC}=5.0V, T_a=25° C

• AC CHARACTERISTICS (Load Condition Fig. 9)

1. CLOCK TIMING

Item		Symbol	Test		HD6844)	1	1D68A4	4	1	HD68B4	4	Unit
Item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
φ ₂ DMA Cycle Time		t _{cyc} φ	Fig. 2	1000	_	-	666	-	-	500	-	_	ns
4 DAAA Dulee latidate	"High" Level	$PW_{\phi H}$	Fig. 2	450	-	_	280	-	-	235	_	_	ns
φ ₂ DMA Pulse Width	"Low" Level	PW _{ØL}	Fig. 2	400	_		230	_	-	210	_	_	ns
ϕ_2 DMA Rise and Fall	Time	t _{or} , t _{of}	Fig. 2	-	_	25		-	25	-	-	25	ns

2. DMA TIMING (Load Condition Fig. 9)

laa		Cumbal	Test		HD6844	ı	'	1D68A4	4] 1	HD68B4	4	Unit
Item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
T. DO Como Timo	φ ₂ DMA Rising Edge	t _{TQS1}		120	-		120	-	_	120	_	-	
TxRQ Setup Time	φ ₂ DMA Falling Edge	t _{TQS2}	5:- 0	210	_	-	210	-	-	155	-	_	ns
TxRQ Hold Time	ϕ_2 DMA Rising Edge	^t TQH1	Fig. 3	20	_	-	10	-	-	10	1	_	
TXRQ Hold Time	φ ₂ DMA Falling Edge	tTQH2		20	-	-	10	_	-	10	_	-	ns
DGRNT Setup Time	DGRNT	t _{DGS}	Fig. 4	155	-	_	125	_	-	115	_	-	
DGRNT Hold Time	DGRNT	^t DGH	Fig. 4	10	-	-	10	_	_	10	-	_	ns
Address Output Delay Time	A ₀ ~A ₁ ,, R/W, TxSTB	^t AD	Fig. 6	_	_	270	_	_	180	-	-	160	ns
Address Output	A ₀ ~A ₁₅ , R/W		Fig. 6	30	_	-	20	_	-	20	_	-	
Hold Time	TxSTB	tAHO	Fig. 7	35	-	-	35	_	_	35	-	_	ns
Address Three-State Delay Time	A ₀ ~A ₁₅ , R/W	^t ATSD	Fig. 7	-	-	270	-	_	270	-	-	270	ns
Address Three-State Recovery Time	A _o ~A ₁₅ , R/W	^t ATSR	Fig. 7	-	-	270	-	_	270	-	_	270	ns
Delay Time	DRQH, DRQT	^t DQD	Fig. 5	-	_	375	_	-	250	_	_	210	ns
TxAK Delay Time	φ ₂ DMA Rising Edge	^t TKD1	Fig. 5	_	_	400	-	_	310	-	-	250	
TXAN Deldy Time	DGRNT Rising Edge	^t TKD2	Fig. 8	-	-	190	-	-	160	_	-	150	ns
IRQ/DEND Delay	φ ₂ DMA Falling Edge	t _{DED1}	Fig. 6	_	-	300		_	250	-	-	210	ns
Time	DGRNT Rising Edge	^t DED2	Fig. 8	_	-	190	-	_	160	-	_	125	113

3. BUS TIMING

1) READ TIMING

ltem		Symbol	Test		HD6844	1		HD68A4	4		HD68B4	4	Unit
		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Address Setup Time	A₀ ~A₄, R/W̄, CS	t _{AS}		140	_	-	140	-	_	70	-	_	ns
Address input Hold Time	A₀ ~A₄, R/W, CS	^t AHI		10	-	-	10	_	_	10	-	-	ns
Data Delay Time	D,~D,	^t DDR	Fig. 2	-	-	320	-	_	220	-	_	180	ns
Data Access Time	D _o ~D,	tACC		-	_	460	-	-	360	-	-	280	ns
Data Output Hold Time	D _o ~D,	^t DHR		10	-	-	10	-	-	10	-	-	ns

2) WRITE TIMING

Item		Symbol	Test		HD6844	1	H	1D68A4	4		HD68B4	4	11-1
		Symbol	Condition	min	typ	max	min	typ	max	min .	typ	max	Unit
Address Setup Time	A₀∼A₄, R/W, CS	tAS		140	-	_	140	_	-	70	-	-	ns
Address Input Hold Time	A₀~A₄, R/W̄, CS	^t AHI	Fig. 2	10	-	-	10	_	-	10	_	-	ns
Data Setup Time	D ₀ ~D ₇	t _{DSW}		195	_		80	-	-	60	_	-	ns
Data Input Hold Time	D ₀ ~D ₇	tDHW		10	-	-	10	-	-	10	-	-	ns




Figure 1 Expanded Block Diagram




Figure 2 Read/Write Sequence






Figure 3 Timing of TxRQ Input








Figure 5 Timing of DRQH, DRQT, TxAK Outputs







Figure 6 Timing of Address and IRQ/DEND Outputs

Recovery Time of Address Three-state



Delay Time of Address Three-state




Figure 7 Timing of Address Three-state







Figure 8 Timing of Synchronous DGRNT Output



Test terminal	С	R
D ₀ ~D ₇	130 pF	11 kΩ
A ₀ ~A ₁₅ , R/W	90 pF	16 kΩ
CS/TxAKB	50 pF	24 kΩ
All other outputs	30 pF	24 kΩ

 $D_1 \sim D_4 : 1$2074 (H)$ or equivalent.

Figure 9 Load Circuit




Figure 10 Source Current Measurement Circuit for CS/TxAKB Terminal

■ DEVICE OPERATION

The DMAC has fifteen addressable registers, eight of them are sixteen bits in length. Each channel has a separate Address Register and a Byte Count Register, each of which is sixteen bits. There are also four Channel Control Registers. The three General Control Registers common to all four channels are the Priority Control Register, the Interrupt Control Register, and the Data Chain Register.

To prepare a channel for DMA, the Address Registers must be loaded with the starting memory address and the Byte Count Register loaded with the number of bytes to be transferred. The bits in the Channel Control Register establish the direction of the transfer, the mode, and the address increment or decrement after each cycle. Each channel can be set for one of three transfer modes: Three-State Control (TSC) Steal, Halt Steal, or Halt Burst. Two read-only status bits in the Channel Control Register indicate when the channel is busy transferring data and when the DMA transfer is completed.

The Priority Control Register enables the transfer requests from the peripheral controllers and establishes either a fixed priority or rotating priority scheme of servicing these requests.

When the DMA transfer for a channel is complete (the Byte Count Register is zero), a \overline{DMA} End signal is directed to the peripheral controller and an \overline{IRQ} goes to the MPU. Enabling of these interrupts is done in the interrupt Control Register. The IRQ flag bit is read from this register.

Chaining of data transfers is controlled by the Data Chain Register. When enabled, the contents of the Address and Byte Count Registers for channel #3 are put into the registers of the channel selected for chaining when its Byte Count Register becomes zero. This allows for repetitively reading or writing a block of memory.

During the DMA mode, the DMAC controls the address bus and data bus for the system as well as providing the R/\overline{W} line and a signal to be used as VMA. When a peripheral device controller desires a DMA transfer, it is requested by a Transfer Request. Assuming this request is enabled and meets the test of highest priority, the DMAC will issue a DMA Request. When the DMAC receives the DMA Grant, it gives a Transfer Acknowledge to the peripheral device controller, at which time the data is transferred. When the channel's Byte Count Register equals zero, the transfer is complete and a $\overline{\rm DMA}$ $\overline{\rm End}$ is given to the peripheral device controller, and an $\overline{\rm IRQ}$ is given to the MPU.

Initialization

During a power-on sequence, the DMAC is reset via the RES input. All registers, with the exception of the Address and Byte Count Registers, are set to a logic "0" state. This disables all requests and the Data Chain function while masking all interrupts. The Address, Byte Count, and Channel Control Registers must be programmed before the respective transfer request bit is enabled in the Priority Control Register.

Transfer Modes

There are three ways in which a DMA transfer may be done. The one used is determined by the data transfer rate required, the number of channels attached, and the hardware complexity allowable. Refer to Figures 12, 16 and 17.

Two of the modes, TSC Steal and Halt Steal, are done by cycle-stealing from the MPU. The Three-State Control (TSC) Steal mode is initiated by the DMAC bringing the \overline{DRQT} line "Low". This line goes to the system clock driver which returns a "High" on DGRNT on the rising edge of the system ϕ_1 clock.

The DGRNT signal must cause the address control and data lines to go to the high impedance state. The DMAC now supplies the address from the Address Register of the channel requesting. It also supplies the R/\overline{W} signal as determined from the Channel Control Register. After one byte is transferred, control is returned to the MPU. This method stretches the ϕ_1 and ϕ_2 clocks while the DMAC uses the memory.

The second method of cycle-stealing is the Halt Steal mode. This method actually halts the MPU instead of stretching the ϕ_1 clock for the transfer period. This mode is initiated by the DMAC bringing the \overline{DRQH} line "Low". This line connects to the MPU HALT input. The MPU Bus Available (BA) line is the DGRNT input to the DMAC. While the MPU is halted, its Address Bus, Data Bus, and R/\overline{W} are in the high impedance state. The DMAC now supplies the address and R/\overline{W} line. After one byte is transferred, the \overline{HALT} line is returned "High" and the MPU regains control. In this mode, the MPU stops internal activity and is removed from the system while the DMAC uses the memory.

The third mode of transfer is the Halt Burst mode. This mode is similar to the Halt Steal mode, except that the transfer does not stop with one byte. The MPU is halted while an entire block of data is transferred. When the channel's Byte Count Register equals zero, the transfer is complete and control is returned to the MPU. This mode gives the highest data transfer rate, at the expense of the MPU being inactive during the transfer period.

■ INPUT/OUTPUT FUNCTIONS

DMAC Interface Signals for the MPU

The DMAC interfaces with the HMCS6800 MPU through the eight-bit bidirectional data bus, the $\overline{\text{CS}}$ line, five address lines, an $\overline{\text{IRQ}}$ line, the Read/Write line, and the $\overline{\text{RES}}$ line. These signals, in conjunction with the HMCS6800 VMA output, permit the MPU to have access to the DMAC. Four other lines associated with the MPU and the clock driver are the $\overline{\text{DRQT}}$, $\overline{\text{DRQH}}$, DGRNT, and the ϕ_2 DMA.

Bidirectional Data (D₀~D₇)

The Bidirectional Data lines $(D_0 \sim D_7)$ allow for data transfer between the DMAC and the MPU. The data bus output drivers are three-state devices that remain in the high impedance state except when the MPU performs DMAC read operations.

Chip Select/Transfer Acknowledge B (CS/T x AKB)

This line is multiplexed, serving both as an input and an output. $\overline{\text{CS}}/\text{TxAKB}$ is an output in the four-channel mode during the DMA transfer. At all other times, it is a high impedance TTL compatible input used to address the DMAC. The DMAC is selected when $\overline{\text{CS}}/\text{TxAKB}$ is "Low". VMA must be used in generating this input to insure that false selects will not occur. Transfers of data to and from the DMAC are then performed under the control of the $\phi 2$ DMA, Read/Write, and $A_0 \sim A_4$ address lines. In the four-channel mode when TxAKB is needed, the $\overline{\text{CS}}$ gate must have an open-collector output (a pull-up resistor should not be used). In the two-channel mode, $\overline{\text{CS}}/\text{TxAKB}$ is always an input.

Address Lines A₀~A₄ (A₀~A₄)

Address lines $A_0 \sim A_4$ are both input and output lines. In the MPU mode, these are high impedance inputs used to address the DMAC registers. In the DMA mode, these lines are outputs which are set to the contents of the Address Register of the channel being processed.

Interrupt Request/DMA End (IRQ/DEND)

IRQ/DEND is a TTL compatible, active "Low" output that is used to interrupt the MPU and to signal the peripheral controller that the data block transfer has ended. If the Interrupt has been enabled, the IRQ/DEND line will go "Low" after the last DMA cycle of a transfer. An open collector gate must be connected to DGRNT and IRQ/DEND to prevent false interrupts from the DEND signal when interrupts are not enabled. Refer to the section of "DMA End Control".

Read/Write (R/W)

Read/Write is a TTL compatible line that is a high impedance input in the MPU mode and an output in the DMA mode. In the MPU mode, it is used to control the direction of data flow through the DMAC's input/output data bus interface. When Read/Write is "High" (MPU read cycle) and the chip is selected, DMAC data output buffers are turned on and a selected register is read. When it is "Low", the DMAC output drivers are turned off and the MPU writes into a selected register.

In the DMA mode, Read/Write is an output to drive the memory and peripheral controllers. Its state is determined by bit 0 of the Channel Control Register for the channel being serviced. When Read/Write is "High", the memory is read and the data from the memory is written into the peripheral controller. When it is "Low", the peripheral controller is read and its data stored in the memory. In the DMA mode, the DMAC data buffers are off.

Reset (RES)

The RES input provides a means of resetting the DMAC from an external source. In the "Low" state, the RES input causes all registers, with the exception of the Address and Byte Count Registers, to be reset to the logic "0" state. This disables all transfer requests, masks all interrupts, disables the data chain function, and puts each Channel Control Register into the condition of memory write, Halt Steal transfer mode, and address increment.

• Transfer Signals to the MPU

Two DMA request output lines and a DMA Grant input line, together with the system clock, synchronize the DMAC with the MPU system.

DMA Request Three-State Control Steal (DRQT)

This active "Low" output requests a DMA transfer for a channel configured for the TSC Steal transfer mode. This line is connected to the system clock driver, requesting a ϕ_1 clock stretch. It will remain in the "Low" state until the transfer has begun.

DMA Request Halt (DRQH)

This active "Low" output requests a DMA transfer for a channel programmed for the Halt Steal or Halt Burst mode transfer. This line is connected directly to the MPU HALT input and remains "Low" until the last byte has begun to be transferred.

DMA Grant (DGRNT)

This is a high impedance input to the DMAC, giving it control of the system busses. For the TSC Steal mode, the signal comes from the system clock drive circuit (DMA Grant), indicating that the clock is being stretched. For either of the Halt modes, this signal is the Bus Available from the MPU,

indicating that the MPU has halted and turned control of its busses over to the DMAC. For a design involving TSC Steal and Halt mode transfers, this input must be the OR of the clock driven DMA Grant and the MPU BA.

ϕ_2 DMA

Transferring in and out of the DMAC registers, sampling of channel request lines and gating of other control signals to the system is done internally in conjunction with the ϕ_2 DMA high impedance input. This input must be the system memory clock (non-stretched ϕ_2 clock).

Transfer Signals From the Peripheral Controller

Transfer Request (TxRQ₀~TxRQ₃)

Each of the four channels has its own high impedance input request for transfer line. The peripheral controller requests a transfer by setting its TxRQ line 'High'' (a logic "1"). The lines are sampled according to the priority and enabling established in the Priority Control Register. In the Steal mode and the first byte of the Halt Burst mode, the TxRQ signals are tested on the positive edge of ϕ_2 DMA and the highest priority channel is strobed. Once strobed, the TxRQs are not tested until that channel's data transfer is finished. In the succeeding bytes of the Halt Burst mode transfer, the TxRQ is tested on the negative edge of ϕ_2 DMA, and data is transferred on the next ϕ_2 DMA cycle if TxRQ is "High".

• Transfer Signals to the Peripheral Controller

Two encoded lines select the channel to be serviced. A strobe line acknowledges the request and performs the transfer. The DEND line signals to the peripheral controller that the DMA transfer is completed.

Transfer Acknowledge A (T x AKA)

The Transfer Acknowledge A (TxAKA) is a TTL compatible output used in conjunction with the $\overline{\text{CS}}/\text{TxAKB}$ line to select the channel to be strobed for transfer and to give the DMA End Signal. In the two-channel mode, only TxAKA is used to select channel 0 or channel 1, and $\overline{\text{CS}}/\text{TxAKB}$ is always an input.

Chip Select/Transfer Acknowledge B (CS/TxAKB)

In the DMA mode, this dual purpose line is encoded together with TxAKA to select the channel being serviced. Table 1 shows the encoding order.

Table 1 Encoding Order

CS/TxAKB	TxAKA	Channel #
0	0	0
0	1	1
1	0	2
1	1	3

Transfer Strobe (TxSTB)

The TxSTB causes acknowledgement to be given to the peripheral controller and transfers the data to or from the memory. This line is also intended to be the VMA signal for the system in the DMA mode. In a one-channel system, TxSTB may be inverted and run to the peripheral controller's Acknowledge input. In a two or four-channel system, TxSTB enables the decode, of TxAKA and $\overline{CS}/TxAKB$ to select the device controller to be acknowledged.



Interrupt Request/DMA End (IRQ/DEND)

In the DMA mode, this dual purpose line is "Low" for the last byte of transfer, indicating a DMA End. This occurs when the Byte Count register decrements to zero.

This line, through the decode of TxAKA and $\overline{\text{CS}}/\text{TxAKB}$, can be used to strobe a DMA End to each device controller.

Address Lines to the Memory

Address Lines (A₀~A₁₅)

These output lines are in the high impedance state during the MPU mode. In the DMA mode, these lines are outputs which are set to the contents of the Address Register of the channel being processed.

■ THE DMAC REGISTERS

The HD6844 (DMAC) has Address Register (ADR), Byte Count Register (BCR), Channel Control Register (CHCR), and General Control Register (GCR).

General Control Register (GCR) is composed of Priority Control Register (PCR) that controls priority among the channels, Interrupt Control Register (ICR) that controls interrupt and Data Chain Control Register (DCR) that controls data chain function, Refer to Table 2 and Figure 1.

These are Read/Write registers and MPU can exchange the data with DMAC when \overline{CS} is at "Low" level. $A_0 \sim A_4$ specifies the address of the registers. How to specify the registers is shown in Table 2.

2-byte ADR and BCR can be read or written by one instruction, using 2-byte instruction of the MPU.

Function of Internal Registers ADR (Address Register)

Each channel has 16-bit Address Register. Initial address of memory used for DMA transfer is programmed to this register. The contents of ADR are output to address bus $(A_0 \sim A_{15})$ during DMA transfer operation. When 1-byte transfer has completed, the 16-bit address is incremented or decremented by one

The address which the MPU reads out is the renewed one, that is, the memory address for the next transfer. When 1-block transfer has completed, final memory address +1 is read out.

Address

Signal

D 1 . N	0	Ch		Ade	dress Bus
Register Name	Symbol	Channel	A ₄	A ₃	A ₂
	ADRH	0	0	0	0

Register Name	Symbol	Channel	A ₄	A ₃	A ₂	A ₁	Ao	(Hexadecimal)
Address Register	ADRH	0	0	0	0	0	. 0	00
	ADRL	0	0	0	0	0	1	0 1
Byte Count Register	BCRH	0	0	0	0	1	0	02
5, 10 55 11.	BCRL	0	0	0	0	1	1	03
Address Basister	ADRH	1	0	0	1	0	0	0 4
Address Register	ADRL	1	0	0	1	0	1	05
Process Projection	BCRH	1	0	0	1	1	0	06
Byte Count Register	BCRL	1	0	0	1	1	1	07
Adduse Desistes	ADRH	2	0	1	0	0	0	0.8
Address Register	ADRL	2	0	1	0	0	1	09
D C D	BCRH	2	0	1	0	1	0	0 A
Byte Count Register	BCRL	2	0	1	0	1	1	0 B
Address Register	ADRH	3	0	1	1	0	0	0 C
Address Register	ADRL	3	0	1	1	0	1	0 D
Byte Count Register	BCRH	3	0	1 1	1	1	0	0 E
Byte Count Register	BCRL	3	0	1	1	1	1	0 F
	CHCR	0	1	0	0	0	0	10
Channel Control Register	CHCR	1	1	0	0	0	1	11
Chainer Control negister	CHCR	2	1	0	0	1	0	12
	CHCR	3	1	0	0	1	1	13
Priority Control Register	PCR	-	1	0	1	0	0	1 4
Interrupt Control Register	ICR	-	1	O	1	0	1	15
Data Chain Control Register	DCR	-	1	0	1	1	0	16

Table 2 Internal Registers of the DMAC

(NOTE) 1) All the registers can be accessed by R/W operation. Unused bit of the register is read out "O".

2) H/L of ADR and BCR means the higher (H) 8 bits/the lower (L) 8 bits of a 16-bit register.

3) 16-bit ADR and BCR can be read or written by one instruction, using MPU's 2-byte LOAD/STORE instruction.

Register Address e.g. LDX \$ *** 000

Address of DMAC

(ADRH 3) → (Index Register H) (ADRL 3) → (Index Register L)



BCR (Byte Count Register)

Each channel has a 16-bit Byte Count Register. Number of DMA transfer words is programmed into this register. The content of the Byte Count Register is decremented by one everytime one-byte transfer has completed. When it becomes "0", \overline{DEND} output goes "Low" level and informs I/O controller of the end of one-block DMA transfer. When \overline{IRQ} is not masked, \overline{IRQ} output goes "Low" level and MPU is interrupted to be informed of the end of DMA transfer. Moreover, \overline{IRQ} and \overline{DEND} signals are output, multiplexed with $\overline{IRQ}/\overline{DEND}$ pin.

CHCR (Channel Control Register)

Each channel has Channel Control Register. This register is

used to program the control information of its corresponding channel, Structure of CHCR is shown in Table 3.

(1) R/W Control (specifies the direction of transfer)
Bit - CHCR Bit 0

This bit controls the direction of DMA transfer. When it is at "1", R/\overline{W} signal of DMAC goes "High" level during DMA transfer operation. This means to read out memory and write into I/O controller, that is, data is transferred from memory to I/O controller.

When it is at "0", R/\overline{W} output goes "Low" level and data is transferred from I/O controller to memory.

Bit		5.44	Fu	nction
No.	Name	R/W	"1"	"0"
0	R/W	R/W	Transfer from memory to I/O controller (R/W output = "High")	Transfer from I/O controller to memory (R/W output = "Low")
1	Burst/Cycle Steal	R/W	Burst Mode	Cycle Steal Mode*
2	TSC/HALT	R/W	TSC Mode	HALT Mode*
3	Address down/up	R/W	Address: -1	Address: +1
4	Not used	_		-
5	Not used	_	-	-
6	Busy/Ready Flag	R	Busy (DMA Transfer Operation)	Ready (No DMA Transfer Operation
7	DEND Flag	R	DMA End & Interrupt	No Interrupt

Table 3 Bit Structure of CHCR (Channel Control Register)

Note that during DMA transfer operation, the function of R/\overline{W} signal is accommodated to the memory Read/Write operation. Therefore, on the side of I/O device during DMA transfer operation, R/\overline{W} input should be interpreted in inverse of the MPU Read/Write. That is, data should be output when R/\overline{W} input is at "Low" level (In the case of MPU's read operation, I/O device outputs the data when it is at "High" level).

This arises from that during DMA transfer operation, I/O side performs data transfer independently instead of MPU. Moreover, such family LSI as HD6843 (FDC), etc. has this function and R/W signal is automatically interpreted inversely.

(2) Burst/Cycle Steal Bit - CHCR Bit 1

This bit is used to decide that DMA transfer should be performed in burst mode or cycle steal mode. When it is at "1", it specifies burst mode. That is, once DMA transfer is performed, MPU remains stopped until one-block data transfer is completed.

When this bit is "0", it specifies cycle steal mode. That is, everytime one-byte transfer has completed, MPU takes back the bus control, and DMA transfer and MPU operation are performed in time sharing.

(NOTE) Only in the case of HALT mode, burst mode can be specified. When TSC mode is specified, burst mode cannot be specified.

(3) TSC/HALT Mode Bit - CHCR Bit 2

This bit is used to decide that DMA transfer should be

performed by using MPU's TSC function or HALT function. When it is at "0", DRQH output of DMAC is connected to HALT input of MPU and DMA transfer is performed by using MPU's HALT function.

When it is at "1", DMA transfer is performed by using MPU's TSC function. That is, \overline{DRQT} output is connected to HD26501 (CPG) and MPU's clock ϕ_1 is extended. Then MPU's TSC input becomes "High" level and the bus gets into high impedance state to perform DMA transfer.

(4) Address down/up Bit - CHCR Bit 3

This bit is used to decide that the address of memory region used for DMA transfer should be renewed up (increment of address) or down (decrement of address). When it is at "1", the address is decremented by one after one-byte transfer. When it is at "0", the address is incremented by one.

(5) Busy/Ready Flag Bit - CHCR Bit 6

This bit is a status flag to indicate whether its corresponding channel is performing DMA transfer or not. (READ only)

When it receives the first TxRQ of its corresponding channel, it goes to "1". When one-block transfer is completed and BCR becomes "0", it is reset to "0".

Also this flag is cleared when corresponding TxRQ Enable Bit in the PCR becomes "0".

(6) DEND Flag Bit - CHCR Bit 7

This bit is an interrupt flag to indicate that one-block DMA transfer of its corresponding channel has completed.



^{*} Burst. TSC mode is prohibited.

(READ only).

When one-block transfer of its corresponding channel is completed and BCR becomes "0", it goes to "1". As soon as this flag is read out, i.e. CHCR of this channel is read out, it is reset to "0".

Moreover, this bit is connected to IRQ output. When it is at "1" and IRQ enable bit (within ICR register described

later) is at "1", IRQ output goes "Low" level.

PCR (Priority Control Register)

Priority Control Register is a 5-bit register to decide the operation mode of priority control circuit. Structure of PCR is shown in Table 4.

Table 4 Bit Structure of PCR (Priority Control Register)

Bit		0.00	Fu	nction
No.	Name	R/W	"1"	"0"
0	TxRQ Enable #0 (TxEN ₀)	R/W	TxRQ of Channel 0 is accepted.	TxRQ of Channel 0 is not accepted.
1	TxRQ Enable #1 (TxEN ₁)	R/W	TxRQ of Channel 1 is accepted.	TxRQ of Channel 1 is not accepted.
2	TxRQ Enable #2 (TxEN ₂)	R/W	TxRQ of Channel 2 is accepted.	TxRQ of Channel 2 is not accepted.
3	TxRQ Enable #3 (TxEN ₃)	R/W	TxRQ of Channel 3 is accepted.	TxRQ of Channel 3 is not accepted.
4]	_	_	_
5	Not used	_		_
6				_
7	Rotate Control	R/W	Rotate Mode	The order of priority is fixed at numerical order.

(1) TxRQ Enable Bit (TxEN₀~TxEN₃) - PCR Bit 0~3

Each channel has this TxRQ Enable bit. When it is at "1", TxRQ input of its corresponding channel is accepted to perform DMA transfer. When it goes to "0", TxRQ of its corresponding channel is masked not to be received and TxAK is not output. During DMA transfer operation, when this bit goes to "0" before BCR becomes "0", following TxRQ input is not accepted and DMA transfer is interrupted. Then contents of ADR and BCR remain unchanged. When it rises to "1" again, DMA transfer is reopened. Therefore, in the case of cycle steal DMA, it is possible for the program to change the priority of the specific channel temporarily by manipulating this bit.

(2) Rotate Control Bit - PCR Bit 7

When this bit is at "0", the order of priority among DMA channels is fixed at numerical order. That is, Channel 0 is given a first priority and then is followed by Channel $1 \rightarrow 2 \rightarrow 3$.

When this bit is at "1", priority control is due to rotate mode. That is, the channel that ended in the first time is given a first priority and the channel ended in the last time is controlled to be given a last priority.

ICR (Interrupt Control Register)

Interrupt Control Register is a 5-bit register to control \overline{IRQ} output. Its structure is shown in Table 5.

(1) IRQ Enable Bit - ICR Bit 0~3.

Each channel has IRQ Enable Bit. When this bit is at "1" and DEND Flag of its corresponding channel is set to "1", IRQ output goes "Low" level. But when it is at "0", IRQ output is masked not to be output even if DEND Flag is set to "1".

These bits enable to control to output only a necessary channel to \overline{IRO} .

(2) IRQ Flag - ICR Bit 7

This is a read-only bit and the status of \overline{IRQ} output is directly reflected on it. That is, when \overline{IRQ} output goes to "Low" level, it becomes "1".

IRQ output of DMAC is output as logical OR of 4-channel DEND Flag according to the following equation. IRQ = (DEND₀·IRQ Enable₀) + (DEND₁·IRQ

Enable₁) + (DEND₂·IRQ Enable₂) + (DEND₃·IRQ Enable₃)

DCR (Data Chain Control Register)

Data Chain Control Register is a 4-bit register and three of those bits are used to control data chain function. Remaining one bit is used to specify 2-channel/4-channel mode.

Structure of DCR is shown in Table 6.

(1) Data Chain Enable Bit - DCR Bit 0

When this bit is at "1", data chain function of DMAC is enabled. That is, when DMA transfer of a specified channel has completed and BCR goes to "0", the contents of ADR and BCR of Channel #3 are automatically transferred to ADR and BCR of the specified channel.

(2) Data Chain Channel Bit - DCR Bit 1~2

These bits are used to specify which channel should be used for the data chain. How to specify the channel is shown in Table 7. Data Chain Channel bit specifies the channel to which data should be transfered from Channel #3. Channel #3 contains the data for replacement. Channel #3 is fixed and cannot be changed.

(3) 2/4-channel Mode Bit – DCR Bit 3

This bit has no relation to the data chain function.

It is used to specify whether $\overline{CS}/TxAKB$ is used for only input pin or I/O pin. When this bit is "0", $\overline{CS}/TxAKB$ becomes \overline{CS} input pin in 2-channel mode since TxAKB output is not necessary for application up to 2-channel.

When this bit is "1", $\overline{CS}/TxAKB$ becomes I/O pin in 4-channel mode (See Fig. 11).

Table 5 ICR (Interrupt Control Regis	ster)	
--------------------------------------	-------	--

Bit		5.04	Fun	ction
No.	Name	R/W	"1"	"0"
0	IRQ Enable #0	R/W	IRQ of Channel 0 is able to be output.	IRQ output of Channel 0 is masked.
1	IRQ Enable #1	R/W	IRQ of Channel 1 is able to be output.	IRQ output of Channel 1 is masked.
2	IRQ Enable #2	R/W	IRQ of Channel 2 is able to be output.	IRQ output of Channel 2 is masked.
3	IRQ Enable #3	R/W	IRQ of Channel 3 is able to be output.	IRQ output of Channel 3 is masked.
4		_	-	-
5	Not used	_	-	
6		_	-	_
7	IRQ Flag	R	IRQ output "Low"	IRQ output "High" (off state)

Table 6 Bit Structure of DCR (Data Chain Control Register)

Bit		D (14)		Function				
No.	Name	R/W	"1"	"0"				
0	Data Chain Enable	R/W	Data Chain is performed.	Data Chain is not performed.				
1	D : 01 : 01	R/W	The channel which performs Data Chain is specified. (The channel where contents of ADR and BCR of Channel #3 are loaded.)					
2	Data Chain Channel	R/W						
3	2/4-Channel Mode	R/W	4-Channel Mode (CS/TxAKB is I/O pin.)	2-Channel Mode (CS/TxAKB is designated to only input pin.)				
4	1	_	_	-				
5	Not used	-						
6	Not used	_	-					
7]]		-	-				

Table 7 How to specify Data Chain Channel

DCR Bit 1	DCR Bit 2	Specified Channel
0	0	Channel #0
1	0	Channel #1
0	1	Channel #2
1	1	_




Figure 11 How to Use CS/TxAKB Pin



■ OPERATION OF THE DMAC

Transfer Mode of the DMAC

There are three DMA transfer modes such as HALT Cycle Steal, HALT Burst and TSC Cycle Steal. Operation in each mode is explained in the following.

HALT Cycle Steal Mode

This is a basic DMA transfer mode. In this mode, everytime 1-byte transfer has completed, MPU takes back the bus control and executes Instruction cycle. That is, DMA transfer and MPU operation are performed in time sharing.

Timing chart is shown in Fig. 12 and flow chart is shown in Fig. 13. Procedure of transfer operation is the following. (No.

- ① ~ ① in Fig. 12 correspond to the following items.)
- TxRQ₀~TxRQ₃ input is checked at the rising edge of \$\phi 2DMA\$. When it is at "High" level, it gets into the following operation.
- ② DRQH="Low" is output and MPU is requested to stop its operation.
- 3 TxAKA is driven (Level output).
- MPU stops its operation and DMAC waits until DGRNT goes to "High" level.
- (§) When DGRNT goes to "High" level, DMAC drives TxAKB, $A_0 \sim A_{15}$ and R/\overline{W} lines.
- 6 TxSTB is given to perform DMA transfer.
- Address is incremented by one and number of transfer words is decremented by one.

- When DROH rises to "High" level, MPU gets into Instruction Cycle again.
- TxRQ falls to "Low" level.
- ① $A_0 \sim A_{15}$ and R/\overline{W} get into high impedance state again.
- 1 DGRNT falls to "Low" level.

[Note] TxRQ₀~TxRQ₃ input is, in principle as shown in Fig.

12, set to "High" on account of I/O request. When TxSTB of the DMAC is driven, it is reset to "Low".

Take care not to be against this principle, or the following states may happen.

- (1) In the case where TxRQ becomes "High", but it is reset to "Low" before DGRNT becomes "High". In this case, the DMAC is in the wait state without sending out TxSTB until TxRQ rises to "High" again. As DRQH remains "Low" the MPU is forced to be stopped, and the system is in dead lock state until TxRQ rises to "High" again (Fig. 14).
- (2) In the case where TxRQ is not reset to "Low" though TxSTB has been driven.
 In this case, unless TxRQ returns to "Low" by the time φ₂DMA rises after TxSTB has risen to "High", it is considered as a new I/O request, which leads the above-mentioned operation ①,②—>. If TxRQ falls to "Low" immediately after that, the same state as (1) happens (Fig. 15).

This is the last cycle of transfer




Figure 12 HALT Cycle Steal Mode






Figure 13 Flow Chart of DMAC Operation




Figure 14 Extraordinary TxRQ Input (1)

In the case where TxRQ is reset to "Low" before the transfer




Figure 15 Extraordinary TxRQ Input (2)

 $\left(\begin{array}{c} \text{In the case where TxRQ doesn't fall to "Low" after} \\ \text{the transfer has been completed.} \end{array}\right)$

HALT Burst Mode

In the case of cycle steal mode, MPU gets into Instruction Cycle everytime 1-byte transfer has completed. But in the case of burst mode, MPU remains stopped until 1-block transfer is finished. That is, DRQH continues to be output "Low" level until BCR becomes "0".

Its timing chart and flow chart are shown in Fig. 16 and Fig. 13 respectively. Procedure of transfer is the following (No. ①

- ~ (4) in Fig. 16 correspond to the following items).
- ① TxRQ input is checked at the rising edge of ϕ_2 DMA. When it is at "High" level, it gest into the following operation.
- ② DRQH="Low" level is given and MPU is requested to stop its operation.
- 3 TxAKA is driven.
- MPU stops and DMAC waits for DGRNT rising "High" level.
 B When DGRNT rises "High" level, DMAC drives TxAKB, A₀
- \sim A₁₅, and R/W lines.
- (6) TXSTB is sent out to perform DMA transfer.
- Address is incremented by one and number of transfer words is decremented by one.
- ® TxRO falls to "Low" level.
- When number of transfer words is 0, from ① to ② operations are performed.

- (9) When BCR is not "0", TxRQ is checked at the falling edge of ϕ_2 DMA.When TxRQ is at "High" level, DMA transfer is performed through (8) \sim (8) again. When TxRQ is not at "High" level, DMAC waits for becoming "High" level.
- 1 IRQ/DEND output goes to "Low" level.
- DRQH output rises to "High" level and MPU gets into Instruction Cycle again.
- (1) $A_0 \sim A_{15}$ and R/\overline{W} get into high impedance state.
- (A) DGRNT falls to "Low" level.

The transfer of the first byte $(\bigcirc \sim @)$ is performed in the same way as that in cycle steal mode. But in the second-byte and subsequent transfer, TxRQ is checked at the falling edge of ϕ_2 DMA and if TxRQ is at "High" level, DMA transfer is performed at the following cycle. Therefore, a high-speed response (MAX. 1 byte/1 cycle) is feasible.

In burst mode, TxRQ should be also, in principle, set to "High" when I/O request is asserted, and reset to "Low" when $\overline{\text{TxSTB}}$ goes to "Low". If TxRQ is asserted as level input without being reset, DMA transfer is performed at all cycles of ϕ_2 DMA since TxRQ is always at "High" level at the falling edge of ϕ_2 DMA. Its example is shown in the second-byte and the third-byte transfer in Fig. 16.




Figure 16 HALT Burst Mode

TSC Cycle Steal Mode

In the above-mentioned modes, DMA is performed by using the HALT function of the MPU. In TSC cycle steal mode, DMA is performed by using the TSC function of the MPU.

Its timing chart and flow chart are shown in Fig. 17 and Fig. 13 respectively.

Basic operation of the DMAC is the same as that in HALT cycle steal mode, but the detailed timing is different. The difference is explained in the following.

- (1) DRQT is used instead of DRQH.
- (2) \overline{DRQT} is connected to the CPG instead of the MPU. When \overline{DRQT} goes to "Low", MPU (ϕ_1, ϕ_2) clock gets into an extended state.

(3) DGRNT is connected to DGRNT of the CPG. DGRNT timing is different from that in HALT mode. (DGRNT is connected to BA of the MPU.) (The response time is quick. It is set at half-clock before BA and is reset at 1-clock before BA.)

More detailed timing of DGRNT of the CPG shall be shown in the manual of the CPG.

In TSC mode, there isn't a burst mode. Because the MPU clock cannot be extended for a long time. When TSC mode is specified, DRQT returns to "High" and the MPU gets into the Instruction Cycle everytime 1-byte transfer has finished.




Figure 17 TSC Cycle Steal Mode

Priority Control Basic priority Control

There are two kinds of the DMAC priority control function. One is to mask TxRQ on each channel by TxRQ Enable bit. The other is priority-order-determining-circuit which the DMAC has as a hardware.

Moreover, the priority-order-determining-circuit has two operation modes (the rotate mode and the normal mode).

Structure of the priority control circuit is shown in Fig. 18. As shown in Fig. 18, TxRQ of the channel whose TxRQ Enable bit is at "1" level becomes an input of the priority-order-determining-circuit. Then it is checked whether TxRQ is at "High" level or not.

(Note) In this case, ZERO flag needs to be at "1" level. ZERO flag will be described later.

If one of TxRQ₀~TxRQ₃ is at "High" level, its channel is selected, being given a first priority. Then it is latched by an executing-channel-number-latch-circuit to perform DMA transfer. Once an executing channel is determined and latched, it is unchanged until its DMA transfer has been completed. That is, the channel number strobe signal doesn't go to "1" and the contents of the channel-number-latch-circuit are unchanged. In the cycle steal mode, the channel is fixed until 1-byte transfer has completed. In the burst mode, it is fixed until BCR becomes "0"




Figure 18 Structure of Priority Control Circuit

Therefore, once a long-period DMA transfer of a channel is performed in the burst mode, other channels need to wait until it has completed even if they have higher priority than the channel. Take much care to this point in designing response time to TxRQ of DMA channel.

(Note) As explained above, TxRQ input is latched internally. So

once it is accepted and latched, the channel number cannot be changed even though it returns to "Low". But as explained in HALT Cycle Steal Mode, DMA transfer is not performed unless TxRQ rises to "High" again.

Strobe timing of executing-channel-number-latch-circuit is shown in Fig. 19.




Figure 19 Strobe Timing of Executing-Channel-Number-Latch-Circuit (the cycle steal mode)

But, as shown in Fig. 19, only the channel under executing DMA transfer is prohibited to accept TxRQ during DMA transfer operation, in order that one more byte transfer may not be

performed when the reset timing of TxRQ is delayed, Strobe timing in the burst mode is shown in Fig. 20.




Figure 20 Strobe Timing of Executing-Channel-Number-Latch-Circuit (the burst mode)

Rotate Mode

There are two operation modes in priority-order-determining circuit. These are Normal Mode and Rotate Mode. In the normal mode, the order of priority is fixed at numerical order. (Channel 0 is given a first priority and then is followed by Channel $1 \rightarrow 2 \rightarrow 3$.) In the rotate mode, the channel next to the channel with

which DMA was executed in the last sequence, is given a first priority and the channel in the last sequence is given a last priority. But immediately after it gets into the reset state, the order of priority is the following: Channel $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$.

An example of the rotate mode is shown in Fig. 21.




Figure 21 Example of Operation in the Rotate Mode

Next, Fig. 22 shows an example of the difference between the operation in the rotate mode and that in the normal mode. In this example, TxRQ of all channels is always at "High" level. Moreover, BCR=2 and TxEN=1 are assumed. As a transfer mode, HALT cycle steal mode is used.






Figure 22 Difference between the operation in the rotate mode and that in the normal mode

The reason why the order of priority is not $\#0 \rightarrow \#0 \rightarrow \#1$ \rightarrow #1 \rightarrow --- in the normal mode is that during DMA transfer operation, TxRQ of an executing channel is prohibited from being accepted.

DMA Operation Timing with priority control

When more than 2 channels perform DMA transfer in parallel, the abovementioned priority-order-determining-circuit is used to determine the priority. The channel with lower priority waits until the channel with higher priority completes the transfer. Then it gets into DMA transfer operation. In this case, The following combinations of transfer modes are conceivable.

- (1) From HALT mode to HALT mode (Fig. 23)
- (2) From TSC mode to TSC mode (Fig. 24)
- (3) From HALT mode to TSC mode
 (4) From TSC mode to HALT mode

In changing from HALT mode to HALT mode, only one dead cycle is intervened. That is, even in the cycle steal mode, DMA transfer of the next channel is performed without returning the bus control to the MPU (DRQH remains "Low").

In changing from TSC mode to TSC mode, DMA transfer

of the next channel is performed, after returning the bus control to MPU for one cycle.

In the case of HALT → HALT, it doesn't return the bus control to MPU in order not to increase the response time of DMA transfer and dead cycles of the system.

On the other hand, in the case of TSC → TSC mode, same mean cannot be applicable because MPU clock cannot remain stopped for a long time as in the case of HALT mode.

Both in the case of HALT -> TSC mode and in the case of TSC → HALT mode, DMA operation timing is based on the same idea as the above two kinds of mode change. (In detail. see Fig. 25).

The timing in the case where the next byte is transfered without changing the channel is shown in Fig. 26. This is the case of HALT → HALT mode. In this case, the bus control returns to MPU, before the next byte is transfered. In the case of TSC → TSC mode, its timing is almost the same as than in Fig. 24, that is, after 1-byte transfer has completed, MPU executes the Instruction Cycle for one clock and then DMAC executes 1-byte transfer again.




Figure 23 Channel Change (HALT Mode → HALT Mode)




Figure 24 Channel Change (TSC Mode → TSC Mode)






Figure 25 Channel Change (HALT Mode → TSC Mode → HALT Mode)




Figure 26 Successive 2-byte Transfer of One Channel (HALT Cycle Steal Mode) HALT → HALT (by one channel)



Status Flag

DMAC has BUSY Flag, DEND Flag and ZERO Flag on each channel. The former two of these flags can be read out by MPU, but ZERO Flag cannot be read out. Set and reset timing of each flag are shown in Fig. 27.

BUSY/READY Flag

This flag is set to "1" when it accepts the first-byte TxRQ of its corresponding channel. After 1-block transfer has completed and BCR becomes "0", it is reset to "0". Therefore, while this flag is "1", that is, its corresponding channel is being used, the next block transfer cannot be performed.

Also this flag is cleared when corresponding TxRQ Enable Bit in the PCR becomes "0".

DEND Flag

This is the interrupt flag to indicate the end of DMA transfer of its corresponding channel. After 1-block transfer has completed and BCR becomes "0", this flag is set to "1". This flag is reset to "0" immediately after the Channel Control Register having this flag is read out.

ZERO Flag

This is the internal flag to indicate whether the data stored in the BCR is "0" or not (It cannot be read out).




Figure 27 Timing of Status Flag (Suppose that BCR is 2 in the initial state)

When BCR is "0", ZERO Flag is "0". When BCR is not "0", it is "1".

In the reset state, this flag is "0". If data that is not "0" is written into BCR, this flag is set to "1". When BCR becomes "0" after 1-block data transfer has completed, or MPU writes "0" into BCR, this flag is reset to "0".

The function of ZERO Flag is to prohibit accepting TxRQ of its corresponding channel while this flag is "0" (that is, BCR is "0") (See Fig. 18). While ZERO Flag is "0", TxRQ is not accepted even if TxEN is "1". This function avoids an false operation even if "High" input is provided to TxRQ before the initialization of the register.

When RES pin goes to "Low", this flag becomes "0", but the number in BCR is not reset to "0". Therefore, the state of this flag and BCR are not the same. In this case new data should be written into BCR (Then ZERO Flag becomes "1").

DMA End Control Function of IRQ/DEND Pin

DMAC has \overline{IRQ} output and \overline{DEND} output to perform DMA End Control. These are multiplexed outputs to \overline{IRQ} /

DEND pin.

The function of DEND output is to inform I/O controller of the end of 1-block transfer. After 1-block transfer has been completed and BCR becomes "0", DEND output provides "Low" pulse whose cycle is one clock, being synchronous with the final 1-byte data transfer. 4 channels have only one DEND output in common, so each channel determines whether DEND output is its own output or not, combining with TxAK signal. When TxAK of the channel is "Low" and DEND is "Low", it shows that the cycle is the last one of DMA (See Fig. 29 and 30).

The function of \overline{IRQ} output is to inform MPU of the end of 1-block transfer by interrupting it. As shown in Fig. 28, \overline{IRQ} output is logical AND-OR of the interrupt flag (DEND Flag) and IRO Enable bit of each channel.

IRQ and DEND outputs are multiplexed. IRQ/DEND pin is used as DEND output during DMAC cycle and IRQ output during MPU cycle. Moreover, DGRNT signal separates DEND and IRQ by its "High" or "Low". In detail, see Fig. 29 and Fig. 30.




Figure 28 Logic of IRQ Output




Figure 29 Timing of IRQ/DEND Output




Figure 30 How to Use IRQ/DEND Output Signal

Unusual DMA End

Following section describes how to terminate or change normal sequence of DMA transfer.

- (1) When "0" is written into BCR
 - When "0" is written into BCR before it becomes "0", subsequent TxRQ are not accepted and this causes the termination of the DMA transfer since the internal ZERO Flag is reset to "0". In this case, note that DEND pulse is not provided.
- (2) When "1" is written into BCR
 - When "1", instead of "0", is written into BCR, only the next TxRQ is accepted and 1-byte DMA transfer is performed. In this case, DEND pulse is provided, being synchronous with the last transfer.
- (3) When another value is written into ADR & BCR during the transfer
 - When the data in ADR & BCR are changed during the transfer, the following transfer is performed according to the change of the data.
- (4) When "0" is written into TxRO Enable bit
 - When TxEN is reset to "0" during the transfer, this causes TxRQ comes not to be accepted and the transfer halts. But the state is different from that in the case (1), the number in BCR remains unchanged. Therefore, when TxEN is set to "1" again, the transfer is performed again.
- (5) When RES pin is set to "Low"
 - When RES is provided during the transfer, the transfer stops.
 - Then all of the control registers and their internal flags are reset to "0". But the data in ADR & BCR are not reset.

(Supplement)

It is only in the cycle steal mode that DMAC registers such as BCR and ADR can be read or written during the transfer. In the burst mode, it is usually impossible (But special external circuits enable it).

Data Chain Function

The data chain function of DMAC is to transfer the contents of ADR & BCR of Channel #3 to ADR & BCR of a specified channel automatically and renew the data of them after the channel has completed 1-block transfer.




Figure 31 Data Chain Operation

Its detailed timing is shown in Fig. 32 and Fig. 33. As shown in these figures the contents of ADR & BCR of Channel #3 are transfered to the channel during the clock cycle next to the last one of 1-block transfer (which provides DEND pulse). Then DRQH or DRQT provides "Low" output for one more clock cycle than in the normal case. Therefore, MPU takes back the bus control again 1-clock later than in the normal case, that is, after the data renewal of the specified channel by the data chain from Channel #3.

In the TSC mode, the stretching period of $clock\phi_1$ is longer than in the normal case.

The contents of ADR & BCR of Channel #3 remain unchanged as long as new data are not written by MPU, even if the data chain is executed.

As for DEND output, DEND Flag and BUSY Flag in the case of data chain execution, they function in the same way as in the normal case. They provide DEND pulse everytime 1-block transfer has completed, and then DEND Flag is set to "1". Therefore, in the case where more than 3-block data chain is needed, DEND Flag is used for the execution. Its sequence is shown in Fig. 34. First, DEND Flag="1" that shows the end of the first-block data chain is read out. Next, the data of ADR & BCR for the third-block data chain need to be written into Channel #3, in parallel with the execution of the second-block data chain. (This data chain is feasible only in the cycle steal mode.)




Figure 32 Data Chain Operation (HALT Mode)




Figure 33 Data Chain Operation (TSC Mode)






Figure 34 Sequence of More than 3-block Data Chain

■ DMAC PROGRAMMING

Preparation of a channel for a DMA transfer requires:

- 1) Load the starting address into the Address Register.
- 2) Load the number of bytes into the Byte Count Register.
- 3) Program the Channel Control Register for the transfer characteristics: direction (bit 0), mode (bits 1 and 2), and the address update (bit 3).

The channel is now configured. To enable the transfer

request, set the appropriate enable bit (bits 0~3) of the Priority Control Register, as well as the Rotate Control bit.

If an interrupt on DMA End is desired, the enable bit (bits 0~3) of the Interrupt Control Register must be set.

If data chaining for the channel is necessary, it is programmed into the Data Chain Register and the appropriate data must be written into the Address and Byte Count Registers for channel #3.

Register	Address		Register Content						
Register	(Hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Channel Control	1x*	DMA End Flag (DEND)	Busy/Ready Flag	Not Used	Not Used	Address Up/Down	TSC/ Halt	Burst/ Steal	Read/Write (R/W)
Priority Control	14	Rotate Control	Not Used	Not Used	Not Used	TxRQ Enable #3 (TxEN3)	TxRQ Enable #2 (TxEN2)	TxRQ Enable #1 (TxEN1)	TxRQ Enable #0 (TxEN0)
Interrupt Control	15	IRQ Flag	Not Used	Not Used	Not Used	IRQ Enable #3 (IE3)	IRQ Enable #2 (IE2)	IRQ Enable #1 (IE1)	IRQ Enable #0 (IE0)
Data Chain	16	Not Used	Not Used	Not Used	Not Used	Two/Four Channel Select (2/4)	Data Chain Channel Select B	Data Chain Channel Select A	Data Chair Enable

Table 8 DMAC Programming Model

A comparison of the response times and maximum transfer rates is shown in Table 9. The data are shown for a system clock rate of 1 MHz.

The two 8-bit bytes that form the registers in Table 10 are placed in consecutive memory locations, making it very easy to use the MPU index register in programming them.

Fig. 38 shows an example of its minimum structure (1 channel, HALT mode, combination with FDC). Fig. 39 shows an example of its maximum structure. (but only one DMAC is used.)



^{*} The x represents the binary equivalent of the channel desired.

Table 9 Maximum T	ransfer Speed & Response	Time of the DMAC	when $t_{cvc\phi}$ equals 1 μ sec.
-------------------	--------------------------	------------------	--

	Mode	Maximum Transfer	Response Time (µsec)				
'	wode	Speed (µsec/byte)	maximum	(µsec) minimum 3.5 + t _{TQS1} 1 + t _{TQS2} 2.5 + t _{TQH1}			
HALT C	ycle Steal	(executing time of one instruction) + 3	(executing time of one instruction)				
HALT Burst	first byte	-	+3.5 - t _{TQH1}	,			
	since second byte	·	2 - t _{TQH2}	1 + t _{TQS2}			
TSC Cyc	le Steal	4	3.5 - t _{TQH1}	2.5 + t _{TQH1}			




Figure 35 One Channel




Figure 36 Two Channel

Table 10 Address and Byte Count Registers

Register	Channel	Address (Hex)
Address High	0	0
Address Low	0	1
Byte Count High	0	2
Byte Count Low	0	3
Address High	1	4
Address Low	1	5
Byte Count High	1	6
Byte Count Low	1	7
Address High	2	8
Address Low	2	9
Byte Count High	2	Α
Byte Count Low	2	В
Address High	3	С
Address Low	3	D
Byte Count High	3	E
Byte Count Low	3	F




Figure 37 Four-Channel




Figure 38 Example of DMA System Structure (1) (minimum)





Figure 39 Example of DMA System Structure (2) (maximum)

APPENDIX

Contents of the DMAC Registers




HD6845S, HD68A45S, HD68B45S CRTC (CRT Controller)


The CRTC is a LSI controller which is designed to provide an interface for microcomputers to raster scan type CRT displays. The CRTC belongs to the HMCS6800 LSI Family and has full compatibility with MPU in both data lines and control lines. Its primary function is to generate timing signal which is necessary for raster scan type CRT display according to the specification programmed by MPU. The CRTC is also designed as a programmable controller, so applicable to wide-range CRT display from small low-functioning character display up to raster type full graphic display as well as large high-functioning limited graphic display.

FEATURES


- Number of Displayed Characters on the Screen, Vertical Dot Format of One Character, Horizontal and Vertical Sync Signal, Display Timing Signal are Programmable
- 3.7 MHz High Speed Display Operation
- Line Buffer-less Refreshing
- 14-bit Refresh Memory Address Output (16k Words max. Access)
- Programmable Interlace/Non-interlace Scan Mode
- Built-in Cursor Control Function
- Programmable Cursor Height and its Blink
- Built-in Light Pen Detection Function
- Paging and Scrolling Capability
- TTL Compatible
- Single +5V Power Supply

SYSTEM BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

ORDERING INFORMATION

CRTC	Bus Timing	CRT Display Timing
HD6845S	1.0 MHz	
HD68A45S	1.5 MHz	3.7 MHz max.
HD68B45S	2.0 MHz	

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	- 20 ~ + 75	°c
Storage Temperature	T _{stg}	- 55 ~ +150	°c

With respect to V_{SS} (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
In and Malana	V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{1H} *	2.0	_	V _{cc}	V V V C
Operating Temperature	T _{opr}	- 20	25	75	°c

With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V ± 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

ltem	Symbol	Test Condition		min	typ*	max	Unit
Input "High" Voltage	V _{IH}					V _{cc}	V
Input "Low" Voltage	VIL					0.8	V
Input Leakage Current	l _{in}	V _{in} = 0 ~ 5.29	5V (Except D ₀ ~D ₇)	-2.5		2.5	μΑ
Three-State Input Current (off-state)	I _{TS1}	$V_{in} = 0.4 \sim 2.4V$ $V_{CC} = 5.25V (D_0 \sim D_7)$		- 10	-	10	μΑ
Output "High" Voltage	V _{OH}	I _{LOAD} = -205 I _{LOAD} = -100	2.4	_	_	v	
Output "Low" Voltage	VoL	I _{LOAD} = 1.6 m		_	_	0.4	V
		V _{in} = 0	D ₀ ~ D ₇	_	_	12.5	pF
Input Capacitance	Cin	Ta = 25°C f = 1.0 MHz	Other Inputs	-		10.0	pF
Output Capacitance	Cout	V _{in} = 0V, Ta = 25°C, f = 1.0 MHz		_	-	10.0	pF
Power Dissipation	P _D				600	1000	mW

^{*} Ta = 25°C, V_{CC} = 5.0V



• AC CHARACTERISTICS (V_{CC} = 5V ±5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. TIMING OF CRTC SIGNAL

ltem	Symbol	Test Condition	min	typ	max	Unit
Clock Cycle Time	t _{cycC}		270	_	_	ns
Clock "High" Pulse Width	PW _{CH}		130	_	_	ns
Clock "Low" Pulse Width	PW _{CL}	7	130	_	_	ns
Rise and Fall Time for Clock Input	t _{Cr} , t _{Cf}		-	_	20	ns
Memory Address Delay Time	tMAD	7	_	_	160	ns
Raster Address Delay Time	t _{RAD}	Fig. 1	-	_	160	ns
DISPTMG Delay Time	t _{DTD}		_	-	250	ns
CUDISP Delay Time	t _{CDD}		_	-	250	ns
Horizontal Sync Delay Time	t _{HSD}	1	_	_	200	ns
Vertical Sync Delay Time	t _{VSD}		_	_	250	ns
Light Pen Strobe Pulse Width	PWLPH		60		_	ns
Light Pen Strobe	t _{LPD1}	Ein 2	_	_	70	ns
Uncertain Time of Acceptance	ay Time		_	T -	0	ns

2. MPU READ TIMING

Item	Complete	Test	Test HD6845S		HD68A45S			HD68B45S			11		
	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit	
Enable Cycle Time	t _{cycE}		1.0	_	_	0.666	_	-	0.5	-	_	μs	
Enable "High" Pulse Width	PWEH		0.45	_	_	0.280	_	_	0.22	_	_	μs	
Enable "Low" Pulse Width	PWEL		0.40	_	_	0.280	_	-	0.21	_	_	μs	
Enable Rise and Fall Time	ter, tef			_		25	_	_	25	_		25	ns
Address Set Up Time	t _{AS}	Fig. 3	140	_	_	140	_	_	70	_		ns	
Data Delay Time	tops		_	_	320	_	_	220	-	_	180	ns	
Data Hold Time	t _H		10	_	_	10		-	10		-	ns	
Address Hold Time	t _{AH}		10	_	_	10	-	_	10	_	_	ns	
Data Access Time	tACC		_	_	460	_	_	360	_		250	ns	

3. MPU WRITE TIMING

Item	Symbol	Test Condition	HD6845S			HD68A45S			HD68B45S			Unit
			min	typ	max	min	typ	max	min	typ	max	Unit
Enable Cycle Time	t _{cycE}	Fig. 4	1.0	-	_	0.666	_	-	0.5	-	_	μs
Enable "High" Pulse Width	PWEH		0.45	_	_	0.280	_	-	0.22	_	_	μs
Enable "Low" Pulse Width	PWEL		0.40	_	_	0.280	_	_	0.21		-	μs
Enable Rise and Fall Time	t _{Er} , t _{Ef}			_	25	_	_	25	-	_	25	ns
Address Set Up Time	t _{AS}		140	_	_	140	_	_	70	-		ns
Data Set Up Time	t _{DSW}		195	_	_	80	_	-	60		_	ns
Data Hold Time	t _H		10	_		10	_	_	10	_	_	ns
Address Hold Time	t _{AH}		10	-	_	10	_	_	10	_	_	ns




Figure 1 Time Chart of the CRTC






Figure 2 LPSTB Input Timing & Refresh Memory Address that is set into the light pen register.




Figure 3 Read Sequence




Figure 4 Write Sequence




Figure 5 Test Loads

■ SYSTEM DESCRIPTION

The CRTC is a LSI which is connected with MPU and CRT display device to control CRT display. The CRTC consists of internal register group, horizontal and vertical timing circuits, linear address generator, cursor control circuit, and light pen detection circuit. Horizontal and vertical timing circuit generate RA₀~RA₄, DISPTMG, HSYNC, and VSYNC. RA₀~RA₄ are raster address signals and used as input signals for Character Generator. DISPTMG, HSYNC, and VSYNC signals are received by video control circuit. This horizontal and vertical timing circuit consists of internal counter and comparator circuit.

Linear address generator generates refresh memory address $MA_0 \sim MA_{13}$ to be used for refreshing the screen. By these address signals, refresh memory is accessed periodically. As 14 refresh memory address signals are prepared, 16k words max are accessible. Moreover, the use of start address register enables paging and scrolling. Light pen detection circuit detects light pen position on the screen. When light pen strobe signal is received, light pen register memorizes linear address generated by linear address generator in order to memorize where light pen is on the screen. Cursor control circuit controls the position of cursor, its height, and its blink.






Figure 6 Internal Block Diagram of the CRTC



■ FUNCTION OF SIGNAL LINE

The CRTC provides 13 interface signals to MPU and 25 interface signals to CRT display.

Interface Signals to MPU

Bi-directional Data Bus (D₀~D₇)

Bi-directional data bus($D_0 \sim D_7$) are used for data transfer between the CRTC and MPU. The data bus outputs are 3-state buffers and remain in the high-impedance state except when MPU performs a CRTC read operation.

Read/Write (R/W)

 R/\overline{W} signal controls the direction of data transfer between the CRTC and MPU. When R/\overline{W} is at "High" level, data of CRTC is transfered to MPU. When R/\overline{W} is at "Low" level, data of MPU is transfered to CRTC.

Chip Select (CS)

Chip Select signal (\overline{CS}) is used to address the CRTC. When \overline{CS} is at "Low" level, it enables R/W operation to CRTC internal registers. Normally this signal is derived from decoded address signal of MPU under the condition that VMA signal of MPU is at "High" level.

Register Select (RS)

Register Select signal (RS) is used to select the address register and 18 control registers of the CRTC. When RS is at "Low" level, the address register is selected and when RS is at "High" level, control registers are selected. This signal is normally a derivative of the lowest bit (A0) of MPU address bus.

Enable(E)

Enable signal (E) is used as strobe signal in MPU R/W operation with the CRTC internal registers. This signal is normally a derivative of the HMCS6800 System ϕ_2 clock.

Reset (RES)

Reset signal (RES) is an input signal used to reset the CRTC. When RES is at "Low" level, it forces the CRTC into the following status.

- All the counters in the CRTC are cleared and the device stops the display operation.
- 2) All the outputs go down to "Low" level.
- Control registers in the CRTC are not affected and remain unchanged.

This signal is different from other HMCS6800 family LSIs in the following functions and has restrictions for usage.

- RES signal has capability of reset function only when LPSTB is at "Low" level.
- The CRTC starts the display operation immediately after RES signal goes "High".

• Interface Signals to CRT Display Device Character Clock (CLK)

CLK is a standard clock input signal which defines character timing for the CRTC display operation. This signal is normally derived from the external high-speed dot timing logic.

Horizontal Sync (HSYNC)

HSYNC is an active "High" level signal which provides horizontal synchronization for display device.

Vertical Sync (VSYNC)

VSYNC is an active "High" level signal which provides vertical synchronization for display device.

Display Timing (DISPTMG)

DISPTMG is an active "High" level signal which defines the display period in horizontal and vertical raster scanning. It is necessary to enable video signal only when DISPTMG is at "High" level.

Refresh Memory Address (MA₀~MA₁₃)

 $\rm MA_0{\sim}MA_{13}$ are refresh memory address signals which are used to access to refresh memory in order to refresh the CRT screen periodically. These outputs enables 16k words max. refresh memory access. So, for instance, these are applicable up to 2000 characters/screen and 8-page system.

Raster Address (RA₀~RA₄)

RA₀~RA₄ are raster address signals which are used to select the raster of the character generator or graphic pattern generator etc.

Cursor Display (CUDISP)

CUDISP is an active "High" level video signal which is used to display the cursor on the CRT screen. This output is inhibited while DISPTMG is at "Low" level. Normally this output is mixed with video signal and provided to the CRT display device.

Light Pen Strobe (LPSTB)

LPSTB is an active "High" level input signal which accepts strobe pulse detected by the light pen and control circuit. When this signal is activated, the refresh memory address (MA $_0\sim$ MA $_{13}$) which are shown in Fig. 2 are stored in the 14-bit light pen register. The stored refresh memory address need to be corrected in software, taking the delay time of the display device, light pen, and light pen control circuits into account.

REGISTER DESCRIPTION

Table 1 Internal Registers Assignment

CS	RS			dd			Register	Register Name	Program Unit	READ	WRITE				Data B	it			
		4	3	2		1 0	#		_			7	6	5	4	3	2	1	0
1	×	×	×	×	: >	< >			_	_	-								
0	0	×	×	×	;	××	AR	Address Register	-	×	0								
0	1	0	0	0	(0	RO	Horizontal Total *	Character	×	0								
0	1	0	0	0) 1	R1	Horizontal Displayed	Character	×	0								
0	1	0	0	0	٠	1 0	R2	Horizontal Sync* Position	Character	×	0								
0	1	0	0	0		1 1	R3	Sync Width	Vertical-Raster, Horizontal- Character	×	0	wv3	wv2	wv1	wv0	wh3	wh2	wh1	wh0
0	1	0	0	1	(0	R4	Vertical Total *	Line	×	0								
0	1	0	0	1	() 1	R5	Vertical Total Adjust	Raster	×	0								
0	1	0	0	1	1	0	R6	Vertical Displayed	Line	×	0								
0	1	0	0	1	1	1	R7	Vertical Sync * Position	Line	×	0								
0	1	0	1	0	-	0	R8	Interlace & Skew	_	×	0	C1	со	D1	DO			٧	s
0	1	0	1	0	-	1	R9	Maximum Raster Address	Raster	×	0								
0	1	0	1	0	1	0	R10	Cursor Start Raster	Raster	×	0		В	P					
0	1	0	1	0	1	1	R11	Cursor End Raster	Raster	×	0								
0	1	0	1	1	-	0	R12	Start Address(H)	-	0	0								<u> </u>
0	1	0	1	1	-) 1	R13	Start Address(L)	_	0	0								
0	1	0	1	1	1	0	R14	Cursor(H)	_	0	0								
0	1	0	1	1	1	1	R15	Cursor (L)	_	0	0								
0	1	1	0	0	(0	R16	Light Pen(H)	_	0	×								
0	1	1	0	0	() 1	R17	Light Pen(L)	_	0	×								

- [NOTE] 1. The Registers marked *: (Written Value) = (Specified Value) 1
 2. Written Value of R9 is mentioned below.
 1) Non-interlace Mode | (Written Value Nr) = (Specified Value) 1
 2) Interlace Sync Mode | (Written Value Nr) = (Specified Value) 1
 3. C0 and C1 specify skew of CUDISP output signal.
 D0 and D1 specify skew of DISPTMG output signal.
 When S is "1", V specifies video mode. S specifies the Interlace Sync Mode.
 4. B specifies the cursor blink. P specifies the cursor blink period.
 5. w00~wv3 specify the pulse width of Vertical Sync Signal.
 wh0~ww3 specify the pulse width of Verticantal Sync Signal.
 6. R0 is ordinally programmed to be odd number in interlace mode.
 7. O; Yes, x; No

Address Register (AR)

This is a 5-bit register used to select 18 internal control registers (RO~R17). Its contents are the address of one of 18 internal control registers. Programming the data from 18 to 31 produces no results. Access to RO~R17 requires, first of all, to write the address of corresponding control register into this register. When RS and $\overline{\text{CS}}$ are at "Low" level, this register is selected.

Horizontal Total Register (R0)

This is a register used to program total number of horizontal characters per line including the retrace period. The data is 8-bit and its value should be programmed according to the specification of the CRT. When M is total number of characters, (M-1) shall be programmed to this register. When programming for interlace mode, M must be even.

Horizontal Displayed Register (R1)

This is a register used to program the number of horizontal displayed characters per line. Data is 8-bit and any number that is smaller than that of horizontal total characters can be programmed.

Horizontal Sync Position Register (R2)

This is a register used to program horizontal sync position as multiples of the character clock period. Data is 8-bit and any number that is lower than the horizontal total number can be programmed. When H is character number of horizontal Sync Position, (H-1) shall be programmed to this register. When programmed value of this register is increased, the display position on the CRT screen is shifted to the left. When programmed value is decreased, the position is shifted to the right. Therefore, the optimum horizontal position can be determined by this value.

• Sync Width Register (R3)

This is a register used to program the horizontal sync pulse width and the vertical sync pulse width. The horizontal sync pulse width is programmed in the lower 4-bit as multiples of the character clock period. "0" cannot be programmed. The vertical sync pulse width is programmed in higher 4-bit as multiples of the raster period. When "0" is programmed in higher 4-bit, 16 raster period (16H) is specified.

Vertical Total Register (R4)

This is a register used to program total number of lines per frame including vertical retrace period. The data is within 7-bit and its value should be programmed according to the specification of the CRTC. When N is total number of lines, (N-1) shall be programmed to this register.

Vertical Total Adjust Register (R5)

This is a register used to program the optimum number to adjust total number of rasters per field. This register enables to decide the number of vertical deflection frequency more strictly.

Vertical Displayed Register (R6)

This is a register used to program the number of displayed character rows on the CRT screen. Data is 7-bit and any number that is smaller than that of vertical total characters can be programmed.

Table 2 Pulse Width of Vertical Sync Signal

	V:	SW		D 1 305 111
27	2 ⁶	2 ⁵	2 ⁴	Pulse Width
0	0	0	0	16H
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

H; Raster period

Table 3 Pulse Width of Horizontal Sync Signal

	н	SW		2 1 16 11
2 ³	2 ²	2¹	2º	Pulse Width
0	0	0	0	- (Note)
0	0	. 0	1	1 CH
0	0	1	0	2
0	. 0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	11	15

CH; Character clock period (Note) HSW = "0" cannot be used.

Vertical Sync Position Register (R7)

This is a register used to program the vertical sync position on the screen as multiples of the horizontal character line period. Data is 7-bit and any number that is equal to or less than vertical total characters can be programmed. When V is character number of vertical sync position, (V-1) shall be programmed to this register. When programmed value of this register is increased, the display position is shifted up. When programmed value is decreased, the position is shifted down. Therefore, the optimum vertical position may be determined by this value.

Interlace and Skew Register (R8)

This is a register used to program raster scan mode and skew (delay) of CUDISP signal and DISPTMG signal.

Interlace Mode Program Bit (V, S)

Raster scan mode is programmed in the V, S bit.

Table 4 Interlace Mode (21, 20)

V	s	Raster Scan Mode
0	0	Non-interlace Mode
1	0	Non-interface wiode
0	1	Interlace Sync Mode
1	1	Interlace Sync & Video Mode

In the non-interlace mode, the rasters of even number field and odd number field are scanned duplicatedly. In the interlace sync mode, the rasters of odd number field are scanned in the middle of even number field. Then it is controlled to display the same character pattern in two fields. In the interlace sync and video mode, the raster scan method is the same as the interlace sync mode, but it is controlled to display different character pattern in two field.

Skew Program Bit (C1, C0, D1, D0)

These are used to program the skew (delay) of CUDISP signal and DISPTMG signal.

Skew of these two kinds of signals are programmed separately.

Table 5 DISPTMG Skew Bit (25, 24)

D1	D0	DISPTMG Signal	
0	0	Non-skew	
0	1	One-character skew	
1	0	Two-character skew	
1	1	Non-output	

Table 6 Cursor Skew Bit (27, 26)

C1	C0	Non-skew	
0 -	0	Non-skew	
0	1	One-character skew	
1	0	Two-character skew	
1	1	Non-output	

Skew function is used to delay the output timing of CUDISP and DISPTMG signals in LSI for the time to access refresh memory, character generator or pattern generator, and to make the same phase with serial video signal.

Maximum Raster Address Register (R9)

This is a register used to program maximum raster address within 5-bit. This register defines total number of rasters per character including space. This register is programmed as fol-

Non-interlace Mode, Interlace Sync Mode

When total number of rasters is RN, (RN-1) shall be programmed.

Interlace Sync & Video Mode

When total number of rasters is RN, (RN-2) shall be programmed.

This manual defines total number of rasters in non-interlace mode, interlace sync mode and interlace sync & video mode as follows:

Non-interlace Mode

0	Total Number of Rasters 5
1	Programmed Value Nr = 4
2	The same as displayed total number of rasters
3 ———	total number of rasters
4	
Raster Address	

Interlace Sync Mode

0	Total Number of Rasters 5
· 0	Programmed Value Nr = 4
1 1	In the interlace sync mode,
2	/total number of rasters in
3	both the even and odd fields
3	is ten. On programming,
44	the half of it is defined as
Raster Address	total number of rasters.

Interlace Sync & Video Mode

filleriace Sylic & Video Mode				
0	Total Number of Rasters 5			
2	Programmed Value Nr = 3			
	/Total number of rasters			
Raster Address	(Total number of rasters displayed in the even field and the odd field.)			

Cursor Start Raster Register (R10)

This is a register used to program the cursor start raster address by lower 5-bit (20~24) and the cursor display mode by higher 2-bit $(2^5, 2^6)$.

Table 7 Cursor Display Mode (26, 25)

В	Р	Cursor Display Mode
0	0	Non-blink
0	1	Cursor Non-display
1	0	Blink, 16 Field Period
1	1	Blink, 32 Field Period

Blink Period



16 or 32 Field Period

• Cursor End Raster Register (R11)

This is register used to program the cursor end raster address.

Start Address Register (R12, R13)

These are used to program the first address of refresh memory to read out.

Paging and scrolling is easily performed using this register. This register can be read but the higher 2-bit $(2^6, 2^7)$ of R12 are always "0".

Cursor Register (R14, R15)

These two read/write registers stores the cursor location. The higher 2-bit $(2^6, 2^7)$ of R14 are always "0".

Light Pen Register (R16, R17)

These read only registers are used to catch the detection address of the light pen. The higher 2-bit (2⁶, 2⁷) of R16 are always "0". Its value needs to be corrected by software because there is time delay from address output of the CRTC to signal input LPSTB pin of the CRTC in the process that raster is lit after address output and light pen detects it. Moreover, delay time shown in Fig. 2 needs to be taken into account.

Restriction on Programming Internal Register

- 0<Nhd<Nht + 1 ≤256
- 2) $0 < \text{Nvd} < \text{Nvt} + 1 \le 128$
- 3) $0 \le Nhsp \le Nht$
- $|4) 0 \le \text{Nvsp} \le \text{Nvt*}$
- 5) 0 ≤ NCSTART ≤ NCEND ≤ Nr (Non-interlace, Interlace sync mode)
 - $0 \le \dot{N}_{CSTART} \le N_{CEND} \le N_r + 1$ (Interlace sync & video mode)

- 6) $2 \le Nr \le 30$
- 7) $3 \le Nht$ (Except non-interlace mode)
- $5 \le Nht$ (Non-interlace mode only)
- * In the interlace mode, pulse width is changed ±½ raster time when vertical sync signal extends over two fields.

Notes for Use

The method of directly using the value programmed in the internal register of LSI for controlling the CRT is adopted. Consequently, the display may flicker on the screen when the contents of the registers are changed from bus side asyncronously with the display operation.

Cursor Register

Writing into this register at frequent intervals for moving the cursor should be performed during horizontal and vertical retrace period.

Start Address Register

Writing into the start address register at frequent intervals for scrolling and paging should be performed during horizontal and vertical display period.

It is desirable to avoid programming other registers during display operation.

■ OPERATION OF THE CRTC

• Time Chart of CRT Interface Signals

The following example shows the display operation in which values of Table 8 are programmed to the CRTC internal registers. Fig. 7 shows the CRT screen format. Fig. 10 shows the time chart of signals output from the CRTC.




Figure 7 CRT screen Format



Table 8	Programmed	Values into	the	Registers

Register	Register Name	Value	Register	Register Name	Value
R0	Horizontal Total	Nht	R9	Max. Raster Address	Nr
R1	Horizontal Displayed	Nhd	R10	Cursor Start Raster	
R2	Horizontal Sync Position	Nhsp	R11	Cursor End Raster	
R3	Sync Width	Nvsw, Nhsw	R12	Start Address (H)	0
R4	Vertical Total	Nvt	R13	Start Address (L)	0
R5	Vertical Total Adjust	Nadj	R14	Cursor (H)	
R6	Vertical Displayed	Nvd	R15	Cursor (L)	
R7	Vertical Sync Position	Nvsp	R16	Light Pen (H)	
R8	Interlace & Skew		R17	Light Pen (L)	

[NOTE] Nhd<Nht, Nvd<Nvt

The relation between values of Refresh Memory Address $(MA_0 \sim MA_{13})$ and Raster Address $(RA_0 \sim RA_4)$ and the display position on the screen is shown in Fig. 16. Fig. 16 shows the case where the value of Start Address is 0.

Interlace Control


Fig. 8 shows an example where the same character is displayed in the non-interlace mode, interlace sync mode, and video mode.

Non-interlace Mode Display


In non-interlace mode, each field is scanned duplicatedly. The values of raster addresses (RA $_0$ ~RA $_4$) are counted up one from 0.

Interlace Sync Mode Display


In the interlace sync mode, raster addressed in the even field and the odd field are the same as addressed in the noninterlace mode. One character pattern is displayed mutually and its displayed position in the odd field is set at 1/2 raster space down from that in the even field.




Non-interlace Mode



Interlace Sync Mode



Interlace Sync & Video Mode (Total number of rasters in a line is even.)



Interlace Sync & Video Mode (Total number of rasters in a line is odd.)

Figure 8 Example of Raster Scan Display



Interlace Sync & Video Mode Display

In interlace sync & video mode, the output raster address when the number of rasters is even is different from that when the number of rasters is odd.

Table 9 The Output of Raster Address in Interlace Sync & Video Mode

	11110111	100 07110 01 11000	Meas
Total Numb Raster	Field er of rs in a Line	Even Field	Odd Field
	Even	Even Address	Odd Address
Odd	Even Line*	Even Address	Odd Address
Odd	Odd Line*	Odd Address	Even Address

Internal line address begins from 0.

1) Total number of rasters in a line is even:

When number of rasters is programmed to be even, even raster address is output in the even field and odd raster address is output in the odd field.

2) Total number of rasters in a line is odd;

When total number of rasters is programmed to be odd, odd and even addresses are reversed according to the odd and even lines in each field. In this case, the difference in numbers of dots displayed between even field and odd field is usually smaller the case of 1). Then interlace can be displayed more stably.


[NOTE] The wide disparity of dots between number of dots between even field and odd field influences beam current of CRT. CRT, which has a stable high-voltage part, can make interlace display normal. On the contrary, CRT, which has unstable high-voltage part, moves deflection angle of beam current and also dots displayed in the even and odd fields may be shifted. Characters appears distroting on a border of the screen. So 2) programming has an effect to decrease such evil influences as mentioned above. Fig. 13 shows fine chart in each mode when interlace is performed.

Cursor Control


Fig. 9 shows the display patterns where each value is programmed to the cursor start raster register and the cursor end raster register. Programmed values to the cursor start raster register and the cursor end raster register need to be under the following condition.

Cursor Start Raster Register ≤ Cursor End Raster Register ≤ Maximum Raster Address Register.


Time chart of CUDISP output signal is shown in Fig. 14 and Fig. 15.







Cursor Start Addr Cursor End Address = 10



Cursor Start Address = 1 Cursor End Address = 5

Figure 9 Cursor Control





Figure 10 CRTC Time Chart

Output waveform of horizontal & vertical display on the case where values shown in Table 8 are Programmed to each register.

Figure 12 Fine Adjustment Period of Frame in Vertical Display (Expansion of Fig. 10— (a))

DISPTMG



® HITACHI




Figure 14 Relation between Line · Raster and CUDISP




Figure 15 CUDISP Output Timing (Exapnsion of Fig. 14- ©)

In blink mode, it is changed into display or non-display mode when field period is 16 or 32-time period.

Raster address —					Horizontal Display Period		Hor	izontal Retrace	Period
Line number —	¬1	- ŧ	1 char.						
	_ T	10	0	1		Nhd-1	Nhd		Nht
	0	13	‡	‡		1			:
	ŀ	Nr	0			Nhd-1	Nhd		Nht
		0	Nhd	Nhd+1		2Nhd-1	2Nhd		Nhd+Nht
-	1	Nr	Nhd	Nhd+1		2Nhd-1	2Nhd		Nhd+Nht
		(8	2 Nhd	2Nhd+1		3Nhd-1	3Nhd		2Nhd+Nht
å	2	U	1	1		1	1		1
play	_	Ni	2Nhd	2Nhd+1		3Nhd-1	3Nhd		2Nhd+Nht
Vertical Display Period	5	(•						
	Nvd-	H	(Nvd-1)-Nhd (Nvd-1)-Nhd	‡		Nvd-Nhd-1 Nvd-Nhd-1	Nvd-Nhd Nvd-Nhd		(Nvd-1)-Nhd + Nht
riod	Nvd	O Nr	‡	Nvd-Nhd + 1 ** Nvd-Nhd + 1		(Nvd+1)Nhd-1 (Nvd+1)Nhd-1	(Nvd+1)Nhd (Nvd+1)Nhd	-	Nvd-Nhd+Nht Nvd-Nhd+Nht
Vertical Retrace Period	5	5	1	↓		1			
Vertical F	Nvt	(Nr	Nvt-Nhd Nvt-Nhd	Nvt -Nhd+1 t Nvt -Nhd+1		(Nvt+1)Nhd-1 (Nvt+1)Nhd-1	(Nvt+1)Nhd (Nvt+1)Nhd		Nvt-Nhd + Nht Nvt-Nhd + Nht
	Nad	0 ij -1	(Nvt+1)-Nhd (Nvt+1)-Nhd			1	(Nvt+2)-Nhd † (Nvt+2)-Nhd		(Nvt+1)Nhd+Nht

Valid refresh memory address (0~Nvd-Nhd-1) are shown within the thick-line square. Refresh memory address are provided even during horizontal and Vertical retrace period. This is an example in the case where the programmed value of start address register is 0.

Figure 16 Refresh Memory Address (MA₀~MA₁₃)

■ How to Use the CRTC

Interface to MPU

As shown in Fig. 17, the CRTC is connected with the standard bus of MPU to control the data transfer between them. The CRTC address is determined by \overline{CS} and RS, and the R/W operation is controlled by R/W and Enable signals. When \overline{CS} is "Low" and RS is also "Low", the CRTC address register is selected. When \overline{CS} is "Low" and RS is "High", one of 18 internal regis-

ters is selected.

 \overline{RES} is the system reset signal. When \overline{RES} becomes "Low", the CRTC internal control logic is reset. But internal registers shown in Table 1 (R0~R17) are not affected by \overline{RES} signal and remain unchanged.

The CRTC is designed so as to provide an interface to microcomputers, but adding some external circuits enables an interface to other data sources.




Figure 17 Interlace to MPU

Dot Timing Generating Circuit

CRTC's CLK input (21 pin) is provided with CLK signal which defines horizontal character time period from the outside. This CLK signal is generated by dot counter shown in Fig. 18. Fig. 18 shows a example of circuit where horizontal dot number of the character is "9". Fig. 19 shows the operation

time chart of dot counter shown in Fig. 18. As this example shows explicitly, CLK signal is at "Low" level in the former half of horizontal character time and at "High" level in the latter half. It is necessary to be careful so as not to mistake this polarity.




Figure 18 Dot Counter






Figure 19 Time Chart of Dot Counter

■ INTERFACE TO DISPLAY CONTROL UNIT

Fig. 20 shows the interface between the CRTC and display control unit. Display control unit is mainly composed of Refresh Memory, Character Generator, and Video Control circuit. For refresh memory, 14 Memory Address line (0~16383) max are provided and for character generator, 5 Raster Address line (0~31) max are provided. For video control circuit, DISPTMG, CUDISP, HSYNC, and VSYNC signals are sent out. DISPTMG signal is used to control the blank period of video signal. CUDISP signal is used as video signal to display the current on the CRT screen. Moreover, HSYNC and VSYNC signals are used as drive signals respectively for CRT horizontal and vertical deflection circuits.

Outputs from video control circuit, (video signals and sync signals) are provided to CRT display unit to control the deflection and brightness of CRT, thus characters are displayed on the screen.

Fig. 21 shows detailed block diagram of display control unit. This shows how to use CUDISP and DISPTMG signals. CUDISP and DISPTMG signals should be used being latched at least one time at external flip-flop F1 and F2. Flip-flop F1 and F2 function to make one-character delay time so as to synchronize them with video signal from parallel-serial converter. High-speed D type flip-flop as TTL is used for this purpose. After being delayed at F1 and F2 DISPTMG signal is AND-ed with character video signal, and CUDISP signal is OR-ed with output from AND gate. By using this circuitry, blanking of horizontal and vertical retrace time is controlled. And cursor video is mixed with character video signal.

Fig. 21 shows the example in the case that both refresh memory and CG can be accessed for horizontal one character time. Time chart for this case is shown in Fig. 24. This method is used when a few character needed to be displayed in horizontal direction on the screen.




Figure 20 Interface to Display Control Unit




Figure 21 Display Control Unit (1)

When many characters are displayed in horizontal direction on the screen, and horizontal one-character time is so short that both refresh memory and CG cannot be accessed, the circuitry shown in Fig. 22 should be used. In this case refresh memory output shall be latched and CG shall be accessed at the next cycle. The time chart in this case is shown in Fig. 25. CUDISP and DISPTMG signals should be provided after being delayed by one-character time by using skew bit of interlace & skew register (R8). Moreover, when there are some

troubles about delay time of MA during horizontal onecharacter time on high-speed display operation, system shown in Fig. 23 is adopted. The time chart in this case is shown in Fig. 26. Character video signal is delayed for two-character time because each MA outputs and refresh memory outputs are latched, and they are made to be in phase with CUDISP and DISPTMG signals by delaying for two-character time. Table 10 shows the circuitry selection standard of display units.

Case	Relation among t _{CH} , RM and CG	Block			kew Regiramming D1 0 0 1	
	-	Diagram	C1	CO	D1	D0
1	t _{CH} > RM Access + CG Access + t _{MAD}	Fig. 21	0	0	0	0
2	RM Access + CG Access + $t_{MAD} \ge t_{CH} > RM$ Access + t_{MAD}	Fig. 22	0	1	0	1
3	RM Access + $t_{MAD} \ge t_{CH} > RM$ Access	Fig. 23	1	0	1	0

t_{CH}: CHCP Period; t_{MAD}: MA Delay




Figure 22 Display Control Unit (2)




Figure 23 Display Control Unit (For high-speed display operation) (3)






Figure 24 Time Chart of Display Control Unit (1)




Figure 25 Time Chart of Display Control Unit (2)




Figure 26 Time Chart of Display Unit (3)

■ HOW TO DECIDE PARAMETERS SET ON THE CRTC

 How to Decide Parameters Based on Specification of CRT Display Unit (Monitor)

Number of Horizontal Total Characters

Horizontal deflection frequency fh is given by specification of CRT display unit. Number of horizontal total characters is determined by the following equation.

$$fh = \frac{1}{tC(Nht + 1)}$$

where,

t_C: Cycle Time of CLK (Character Clock)

Nht: Programmed Value of Horizontal Total Register (R0)

Number of Vertical Total Characters

Vertical deflection frequency is given by specification of CRT display unit. Number of vertical Total characters is determined by the following equation.

1) Non-interlace Mode

$$Rt = (Nvt + 1)(Nr + 1) + Nadj$$

2) Interlace Sync Mode

Rt = (Nvt + 1)(Nr + 1) + Nadj + 0.5

3) Interlace Sync & Video Mode

Rt =
$$\frac{(Nvt + 1)(Nr + 2) + 2Nadj + 1}{2}$$
....(b)

(a) is applied when both total numbers of vertical characters (Nvt + 1) and that of rasters in a line (Nr + 2) are odd.

(b) is applied when total number of rasters $(N_r + 2)$ is even, or when $(N_r + 2)$ is odd and total number of vertical characters $(N_r + 1)$ is even.

where,

Rt : Number of Total Rasters per frame

(Including retrace period)

Nvt : Programmed Value of Vertical Total

Register (R4)

Nr : Programmed Value of Maximum Raster

Address Register (R9)

Nadj: Programmed Value of Vertical Total Adjust Register (R5)

Horizontal Sync Pulse Width

Horizontal sync pulse width is programmed to low order 4-bit of horizontal sync width register (R3) in unit of horizontal character time. Programmed value can be selected within from 1 to 15.

Horizontal Sync Position

As shown in Fig. 27, horizontal sync position is normally selected to be in the middle of horizontal blank period. But there are some cases where its optimum sync position is not located in the middle of horizontal blank period according to specification of CRT. Therefore, horizontal sync position should be determined by specification of CRT. Horizontal sync pulse position is programmed in unit of horizontal character time.




Figure 27 Time Chart of HSYNC

Vertical Sync Pulse Width

Vertical Sync Pulse Width is programmed to high order 4-bit of vertical sync pulse width register (R3) in unit of raster period. Programmed value can be selected within from 1 to 16.

Vertical Sync Position

As shown in Fig. 28, vertical sync position is normally selected to be in the middle of vertical blank period. But there are some cases where its optimum sync position is not located in the middle of vertical blank period according to specification of CRT. Therefore, vertical sync position should be determined by specification of CRT. Vertical sync pulse position is programmed to vertical sync position register (R7) in unit of line period.

How to Decide Parameters Based on Screen Format Dot Number of Characters (Horizontal)

Dot number of characters (horizontal) is determined by character font and character space. An example is shown in Fig. 29. More strictly, dot number of characters (horizontal) N is determined by external N-counter. Character space is set by means shown in Fig. 30.

Dot Number of Characters (Vertical)

Dot number of characters (vertical) is determined by characters font and line space. An example is shown in Fig. 29. Dot number of characters (vertical) is programmed to maximum raster address (register R9) of CRTC. When Nr is programmed




Figure 28 Time Chart of VSYNC




Figure 29 Dot Number of Horizontal and Vertical Characters






Figure 30 How to Make Character Space




Figure 31 Number of Horizontal Displayed Characters

value of R9, dot number of characters (vertical) is (Nr+1). Number of Horizontal Displayed Characters

Number of horizontal displayed characters is programmed to horizontal displayed register (R1) of the CRTC. Programmed value is based on screen format. Horizontal display period, which is given by specification of horizontal deflection frequency and horizontal retrace period of CRT display unit, determines horizontal character time, being divided by number of horizontal displayed characters. Moreover, its cycle time and access time which are necessary for CRT display system are determined by horizontal character time.

Number of Vertical Displayed Characters

Number of vertical displayed characters is programmed to vertical displayed register (R6). Programmed value is based on screen format. As specification of vertical deflection frequency of CRT determines number of total rasters (Rt) including verti-

cal retrace period and the relation between number of vertical displayed character and total number of rasters on a screen is as mentioned above, CRT which is suitable for desired screen format should be selected.

For optimum screen format, it is necessary to adjust number of rasters per line, number of vertical displayed characters, and total adjust raster (Nadj) within specification of vertical deflection frequency.

Scan Mode

The CRTC can program three-scan modes shown in Table 11 to interlace mode register (R8). An example of character display in each scan mode is shown in Fig. 8.



Table 11 Program of Scan Mode

2 ¹	2º	Scan Mode	Main Usage
0	0	Non-interlace	Normal Display of Characters
1	0	Non-menace	& Figures
0	0 1 /===	Interlace Sync	Fine Display of Characters
U		Interface Syric	& Figures
		Intovious Suma	Display of Many Characters
1	1	Interlace Sync & Video	& Figures Without Using
		& VIGEO	High-resolution CRT

[NOTE] In the interlace mode, the number of times per sec. in raster scanning on one spot on the screen is half as many as that in non-interlace mode. Therefore, when persistence of luminescence is short, flickering may happen. It is necessary to select optimum scan mode for the system, taking characteristics of CRT, raster scan speed, and number of displayed characters and figures into account.

Cursor Display Method

Cursor start raster register and cursor end raster register

(R10, R11) enable programming the display modes shown in Table 7 and display patterns shown in Fig. 9. Therefore, it is possible to change the method of cursor display dynamically according to the system conditions as well as to realize the cursor display that meets the system requirements.

Start Address

Start address resisters (R12, R13) give an offset to the address of refresh memory to read out. This enables paging and scrolling easily.

Cursor Register

Cursor registers (R14, R15) enable programming the cursor display position on the screen. As for cursor address, it is not X, Y address but linear address that is programmed.

■ Applications of the CRTC

Monochrome Character Display

Fig. 32 shows a system of monochrome character display. Character clock signal (CLK) is provided to the CRTC through OSC and dot counter. It is used as basic clock which drives internal control circuits. MPU is connected with the CRTC by standard bus and controls the CRTC initialization and READ/WRITE of internal registers.

Refresh memory is composed of RAM which has capacity of one frame at least and the data to be displayed is coded and stored. The data to refresh memory is changed through MPU




Figure 32 Monochrome Character Display

bus, while refresh memory is read out successively by the CRTC to display a static pattern on the screen. Refresh memory is accessed by both MPU and the CRTC, so it needs to change its address selectively by multiplexer. The CRTC has 14 MA (Memory Address output), but in fact some of them that are needed are used according to capacity of refresh memory.

Code output of refresh memory is provided to character generator. Character generator generates a dot pattern of a specified raster of a specified character in parallel according to code output from refresh memory and RA (Raster Address output) from the CRTC. Parallel-serial converter is normally composed of shift register to convert output of character generator into a serial dot pattern. Moreover, DISPTMG,

CUDISP, HSYNC, and VSYNC signals are provided to video control circuit. It controls blanking for output of parallel-serial converter, mixes these signals with cursor video signal, and generates sync signals for an interface to monitor.

Color Character Display

Fig. 33 shows a system of color character display. In this example, a 3-bit color control bit (R, G, B) is added to refresh memory in parallel with character code and provided to video control circuit. Video control circuit controls coloring as well as blanking and provides three primary color video signals (R, G, B signals) to CRT display device to display characters in seven kinds of color on the screen.




Figure 33 Color Character Display

Color limited Graphic Display

Limited graphic display is to display simple figures as well as character display by combination of picture element which are defined in unit of one character.

As shown in Fig. 34, graphic pattern generator is set up in parallel with character generator and output of these generators are wire-ORed. Which generator is accessed depends on

coded output of refresh memory.

In this example, graphic pattern generator adopts ROM, so only the combination of picture elements which are programmed to it is used for this graphic display system. Adopting RAM instead of ROM enables dynamically writable symbols in any combination on one display by changing the contents of them.




Figure 34 Color Limited Graphic Display

• Monochrome Full Graphic Display

Fig. 35 shows a system of monochrome full graphic display. While simple graphic display is figure display by combination of picture elements in unit of 1 picture elements, full graphic display is display of any figures in unit of 1 dot. In this case,

refresh memory is dot memory that stores all the dot patterns, so its output is directly provided to parallel-serial converter to be displayed. Dot memory address to refresh the screen is set up by combination of MA output and RA output of CRTC.




Figure 35 Monochrome Full Graphic Display

Fig. 36 shows an example of access to refresh memory by combination of MA output and RA output. Fig. 36 shows a refresh memory address method for full graphic display. Cor-

respondence between dot on the CRT screen and refresh memory address is shown in Fig. 37.




Figure 36 Refresh Memory Address Method for Full Graphic Display




Figure 37 Memory Address and Dot Display Position on the Screen for Full Graphic Display

• Color Full Graphic Display

Fig. 38 shows a system of color full graphic display by 7-color display. Refresh memory is composed of three dot memories which are respectively used for red, green, and blue. These dot memories are read out in parallel at one time and

their output is provided to three parallel-serial converters. Then video control circuit adds the blanking control to output of these converters and provides it to CRT display device as red, green, and blue video signals with sync signals.




Figure 38 Color Full Graphic Display

Cluster Control of CRT Display

The CRTC enables cluster control that is to control CRT display of plural devices by one CRTC. Fig. 39 shows a system of cluster control. Each display control unit has refresh memory, character generator, parallel-serial converter, and video control

circuit separately, but these are controlled together by the CRTC.

In this system, it is possible for plural CRT display devices to have their own display separately.



Figure 39 Cluster Control by the CRTC

■ EXAMPLES OF APPLIED CIRCUIT OF THE CRTC

Fig. 41 shows an example of application of the CRTC to monochrome character display. Its specification is shown in

Table 12. Moreover, specification of CRT display unit is shown in Table 13 and initializing values for the CRTC are shown in Table 14.

Table 12 Specification of Applied Circuit

Item		Sp	eci [.]	ficatio	n												
Character Format	5 × 7 Dot																
Character Space	Horizonta	al : 3	Do	t Ver	tical	: 5 C	ot										
One Character Time	1 μs					-											
Number of Displayed Characters	40 charac	ters >	< 10	6 lines	= 64	10 ch	arac	ters									
Access Method to Refresh Memory	Snychron	ous N	/let	hod (DISP	TMC	Rea	ad)			****						
Refresh Memory	1 kB		_														
	-	215	2 ¹	4:2 ¹³	212	211	210	29	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
	Refresh Memory	0	0	0	0	0	0	*	*	*	*	*	*	*	*	*	*
Address Map	CRTC Address Register	0	0	0	1	0	0	×	×	×	×	×	×	×	×	×	0
	CRTC Control Register	0	0	0	1	0	0	×	*	×	×	×	×	ж	×	×	1
		×·	٠.	don't	care	*.	0	or 1									
Synchronization Method	HVSYNC	Meth	od														

Table 13 Specification of Character Display

Item	Specification
Scan Mode	Non-interlace
Horizontal Deflection Frequency	15.625 kHz
Vertical Deflection Frequency	60.1 Hz
Dot Frequency	8 MHz
Character Dot (Horizontal × Vertical)	8 × 12 (Character Font 5 × 9)
Number of Displayed Characters (Row $ imes$ Line)	40× 16
HSYNC Width	4 μs
VSYNC Width	3 H
Cursor Display	Raster 9 ~ 10, Blink 16 Field Period
Paging, Scrolling	Not used

Table 14 Initializing Values for Character Display

Register	Name	Symbol		ing Value Decimal)	
R0 Horizontal Total		Nht	3F	(63)	
R1	Horizontal Displayed	Nhd	28	(40)	
R2	Horizontal Sync Position	Nhsp	34	(52)	
R3	Sync Width	Nvsw, Nhsw	34		
R4	Vertical Total	Nvt	14	(20)	
R5	Vertical Total Adjust	Nadj	08	(8)	
R6	Vertical Displayed	Nvd	10	(16)	
R7	Vertical Sync Position	Nvsp	13	(19)	
R8	Interlace & Skew		00		
R9	Maximum Raster Address	Nr	ОВ	(11)	
R10	Cursor Start Raster	B, P, Nestart	49		
R11	Cursor End Raster	NCEND	0A	(10)	
R12	Start Address (H)		00	(0)	
R13	Start Address (L)		00	(0)	
R14	Cursor (H)		00	(0)	
R15	Cursor (L)		00	(0)	




Figure 40 Non-interlace Display (Example)




Figure 41 Example of Applied Circuit of the CRTC (Monochrome Character Display)

HD6846

COMBO (Combination ROM I/O Timer)

The HD6846 combination chip provides the means, in conjunction with the HD6802, to develop a basic 2-chip microcomputer system. The HD6846 consists of 2048 bytes of mask-programmable ROM, an 8-bit bidirectional data port with control lines, and a 16-bit programmable timer-counter.


This device is capable of interfacing with the HD6802 (basic HD6800, clock and 128 bytes of RAM) as well as the HD6800 if desired. No external logic is required to interface with most peripheral devices.

■ FEATURES

- 2048 Bytes of Mask-Programmable ROM
- 8-Bit Bidirectional Data Port for Parallel Interface plus Two Control Lines
- Programmable Interval Timer-Counter Functions
- Programmable I/O Peripheral Data, Control and Direction Registers
- Compatible with the Complete HMCS6800 Microcomputer Product Family
- TTL-Compatible Data and Peripheral Lines
- Single 5-Volt Power Supply
- Compatible with MC6846


HD6846P (DC-40)

TYPICAL MICROCOMPUTER



This is a block diagram of a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the HMCS8800 Microcomputer family.

■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

ltem	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	٧
1A \ / - 14	V _{IL} *	-0.3		0.8	V
Input Voltage	V _{IH} *	2.0	_	Vcc	٧
Operating Temperature	Topr	-20	25	75	°C

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

\bullet DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Ite	m	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	All Inputs	V _{IH}		2.0	_	Vcc	٧
Input "Low" Voltage	Ail Inputs	VIL		-0.3	_	0.8	٧
Clock Overshoot/Undershoot	Input "High" Level	.,		V _{CC} -0.5	_	V _{CC} +0.5	v
Clock Overshoot/Undershoot	Input "Low" Level	Vos		V _{SS} -0.5	_	V _{SS} +0.5	"
Input Leakage Current	R/\overline{W} , \overline{RES} , CS_0 , CS_1 , CP_1 , \overline{CTG} , \overline{CTC} , E , $A_0 \sim A_{10}$	l _{in}	V _{in} = 0 ~ 5.25V	-2.5	-	2.5	μА
Three-State (Off State) Input Current	D ₀ ~D ₇ , P ₀ ~P ₇ , CP ₂	I _{TSI}	V _{in} = 0.4 ~ 2.4V	-10	_	10	μΑ
	D ₀ ~D ₇		I _{OH} = -205μA	2.4	-	_	٧
Output "High" Voltage	CP ₂ , P ₀ ~P ₇	Voh	I _{OH} = -200μA	2.4	_	 -	V
	СТО		l _{OH} = -200μA	2.4	_	_	٧
0	D ₀ ~D ₇	.,	I _{OL} = 1.6mA	T -		0.4	٧
Output "Low" Voltage	Other Outputs	VoL	I _{OL} = 3.2mA	-	2.0	V	
Other Outputs Output "High" Current $D_0 \sim D_7$	loн	V _{OH} = 2.4V	-205	_	Ι-	μΑ	
(Sourcing)	CTO, CP ₂ , P ₀ ~P ₇	.Оп	V _{OH} = 2.4V	-200	_	Vcc 0.8 Vcc+0.5 Vcs+0.5 Vss+0.5 10 0.4 0.4 10 800 20 12.5 10 7.5	μΑ
Output "High" Current (Sourcing) (the current for driving other than TTL, e.g., Darlington Base)	CP ₂ , P ₀ ~P ₇	Юн	V _{OH} = 1.5V	-1.0	_	-10	mA
Output "Low" Current	D ₀ ~D ₇		.,	1.6	_	-	
(Sinking)	Other Outputs	loL	V _{OL} = 0.4V	3.2		-	mA
Output Leakage Current (Off State)	ĪRŌ	I _{LOH}	V _{OH} = 2.4V	-	-	10	μΑ
Power Dissipation		PD			_	800	mW
	E	C _{in}		_	_	20	рF
	D ₀ ~D ₇	Cin	V _{CC} = 0V	_		12.5	pF
	P ₀ ~P ₇ , CP ₂ , CTO	Cout	V _{in} = 0V	_		10	pF
Capacitance	A ₀ ~A ₁₀ , R/W	C _{in}	$T_a = 25^{\circ}C$	_	_	7.5	pF
	RES, CS ₀ , CS ₁ , CP ₁ , CTG	C _{in}	f = 1MHz	-	_	10	рF
	IRQ	Cout				7.5	ρF

• AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. BUS TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
Enable Cycle Time	tcycE		1.0	_	10	μs
Enable Pulse Width, "Low"	PWEL		430	_	4500	ns
Enable Pulse Width, "High"	PWEH		430	_	4500	ns
Address Set Up Time	tAS]	140	_	_	ns
Data Delay Time	tDDR		_	_	320	ns
Data Hold Time	t _H	Fig. 1	10	_	-	ns
Address Hold Time	t _{AH}	1	10	-	_	ns
Enable Rise and Fall Time	t _{Ef} ,t _{Er}	1	_	_	25	ns
Data Set Up Time	tDSW		195	_	-	ns
Reset "Low" Time	t _{RL}		2	_	_	μş
Interrupt Release Time	tiR	Fig. 2	_		1.6	μs

2. PARALLEL PERIPHERAL I/O LINE TIMING

ltem	Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	t _{PDSU}	Fig. 3	200	-	_	ns
Rise and Fall Times CP ₁ , CP ₂	t _{Pr} , t _{pf}	Fig. 5	_	-	1.0	μs
Delay Time E to CP ₂ Fall	t _{CP2}	Fig. 4	-	-	1.0	μs
Delay Time I/O Data CP ₂ Fall	^t DC		20	_	-	ns
Delay Time E to CP ₂ Rise	[†] RS1			_	1.0	μς
Delay Time CP ₁ to CP ₂ Rise	t _{RS2}	Fig. 5	-		2.0	μs
Peripheral Data Delay	tpDW	Fig. 4		_	1.0	μs
Peripheral Data Setup Time for Latch	tpsu	- Fig. 9	100	-	—	ns
Peripheral Data Hold Time for Latch	t _{PDH}		15	-	_	ns

3. TIMER/COUNTER LINE TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
CTC, CTG Rise and Fall Time	t _{Cr} , t _{Cf}	Fig. 6		-	100	ns
CTC, CTG Pulse Width, "High" (Asynchronous Mode)	^t PWH		t _{cycE} +250	_	-	ns
CTC, CTG Pulse Width, "Low" (Asychronous Mode)	t _{PWL}		t _{cycE} +250	-	-	ns
CTC, CTG Setup Time (Synchronous Mode)	t _{su}	Fig. 7	200	_	-	ns
CTC, CTG Hold Time (Synchronous Mode)	thd		50		-	ns
CTO Delay Time	tсто	Fig. 8		_	1.0	μs




Figure 1 Bus Read/Write Timing




Figure 2 IRQ Release Time




Figure 3 Peripheral Data Set Up Time




Figure 4 Peripheral Data and CP₂ (Output) Delay Time




Figure 5 CP2 (Output) Delay Time




Figure 6 CTG, CTC Pulse Width





Figure 7 CTG, CTC Setup Time and Hold Time






Figure 9 Peripheral Port Latch Setup and Hold Time




Figure 10 Bus Timing Test Loads

■ GENERAL DESCRIPTION

The HD6846 combination chip may be partitioned into three functional operating sections: programmed storage, timer-counter functions, and a parallel I/O port.

Programmed Storage

The mask-programmable ROM section is similar to other ROM products of the HMCS6800 family. The ROM is organized in a 2048 by 8-bit array to provide read only storage for a minimum microcomputer system. Two mask-programmable chip selects are available for user definition.

Address inputs $A_0 \sim A_{10}$ allow any of the 2048 bytes of ROM to be uniquely addressed. Bidirectional data lines ($D_0 \sim D_7$) allow the transfer of data between the MPU and the HD 6846.

Timer-Counter Functions

Under software control this 16-bit binary counter may be programmed to count events, measure frequencies, time intervals, or similar tasks. Internal registers associated with the I/O functions may be selected with A_0 , A_1 and A_2 . It may also be used for square wave generation, single pulses of controlled duration, and gated signals. Interrupts may be generated from a number of conditions selectable by software programming.

The timer/counter control register allows control of the interrupt enable, output enable, selection of an internal or external clock source, a ÷ 8 prescaler, and operating mode. Input pin $\overline{\text{CTC}}$ (counter-timer clock) will accept an asynchronous clock pulse to decrement the internal register for the counter-timer. If the divide-by-8 prescaler is used, the maximum clock rate can be four times the master clock frequency with an absolute maximum of 4 MHz. Gate input ($\overline{\text{CTG}}$) accepts an asynchronous TTL-compatible signal which may be used as a trigger or gating function to the counter-timer. A counter-timer output (CTO) is also available and is under software control being dependent on the timer control register, the gate input, and the clock source.

Parallel I/O Port

The parallel bidirectional I/O port has functional operational characteristics similar to the B port on the HD6821 PIA. This includes 8 bidirectional data lines and two handshake control signals. The control and operation of these lines are completely software programmable.

The interrupt input (CP_1) will set the interrupt flag CSR1 of the composite status register. The peripheral control (CP_2) may be programmed to act as an interrupt input (set CSR2) or as a peripheral control output.




Figure 11 Combination ROM I/O Timer (COMBO)

Basic Block Diagram




Figure 12 Parallel I/O Port Block Diagram




Figure 13 Timer/Counter Block Diagram

■ SIGNAL DESCRIPTION

Bus Interface

The HD6846 interfaces to the HMCS6800 Bus via an eight bit bidirectional data bus, two Chip Select lines, a Read/Write line, and eleven address lines. These signals, in conjunction with the HMCS6800 VMA output, permit the MPU to control the HD6846.

Bidirectional Data Bus (D₀∼D₇)

The bidirectional data lines $(D_0\sim D_7)$ allow the transfer of data between the MPU and the HD6846. The data bus output drivers are three-state devices which remain in the high-impedance (Off) state except when the MPU performs an HD6846 register or ROM read $(R/\overline{W}$ = 1 and I/O Registers or ROM selected).

Chip Select (CS₀, CS₁)

The CS₀ and CS₁ inputs are used to select the ROM or I/O timer of the HD6846. They are mask programmed to be active "High" or active "Low" as chosen by the user.

Address Inputs (A₀ ~ A₁₀)

The Address Inputs allow any of the 2048 bytes of ROM to be uniquely selected when the circuit is operating in the ROM mode. In the I/O-Timer mode, address inputs A_0 , A_1 , and A_2 select the proper I/O Register, while A_3 through A_{10} (together with CS_0 and CS_1) can be used as additional qualifiers in the I/O Select circuitry. (See the section on I/O-Timer Select for additional details.)

Reset (RES)

The active "Low" state of the RES input is used to initialize all register bits in the I/O section of the device to their proper values. (See the section on Initialization for Reset conditions for timer and peripheral registers.)

Enable (E)

This signal synchronizes data transfer between the MPU and the HD6846. It also performs an equivalent synchronization function on the external clock, reset, and gate inputs of the HD6846 Timer section.

● Read/Write (R/W)

This signal is generated by the MPU and is used to control the direction of data transfer on the bidirectional data pins. A "Low" level on the R/\overline{W} input enables the HD6846 input buffers and data is transferred to the circuit during the E pulse when the part has been selected. A "High" level on the R/\overline{W} input enables the output buffers and data is transferred to the MPU during E when the part is selected.

Interrupt Request (IRQ)

The active "Low" IRQ output acts to interrupt the MPU through logic included on the HD6846. This output utilizes an open drain configuration and permits other interrupt request outputs from other circuits to be connected in a wire-OR configuration.

Peripheral Data (P₀∼P₇)

The peripheral data lines can be individually programmed as either inputs or outputs via the Data Direction Register. When programmed as outputs, these lines will drive two standard TTL

loads (3.2 mA). They are also capable of sourcing up to 1.0 mA at 1.5 Volts (Logic "1" output.)

When programmed as inputs, the output drivers associated with these lines enter a three-state (high impedance) mode. Since there is no internal pull-up for these lines, they represent a maximum $10\mu A$ load to the circuitry driving them regardless of logic state.

A logic zero at the RES input forces the peripheral data lines to the input configuration by clearing the Data Direction Register. This allows the system designer to preclude the possibility of having a peripheral data output connected to an external driver output during power-up sequence.

Interrupt Input (CP₁)

Peripheral input line CP_1 is an input-only that sets the Interrupt Flags of the Composite Status register. The active transition for this signal is programmed by the peripheral control register for the parallel port. CP_1 may also act as a strobe for the peripheral data register when it is used as an input latch. Details for programming CP_1 are in the section on the parallel peripheral port.

(Note)

Unexpected noise may occur on the peripheral data line when the peripheral data register is loaded with "1". This erroneous noise may occur only when peripheral data line is specified as output and the peripheral data register has already been loaded with "1". Note that peripheral data line doesn't keep "High" level continuously in the case write peripheral data register operation is executed.

Peripheral Control (CP₂)

Peripheral Control line CP_2 may be programmed to act as an Interrupt input or Peripheral Control output. As an input, this line has high impedance and is compatible with standard TTL voltage levels. As an output, it is also TTL compatible and may be used as a source of 1 mA at 1.5 V to directly drive the base of a Darlington transistor switch. This line is programmed by the Peripheral Control Register.

Counter Timer Output (CTO)

The Counter Timer Output is software programmable by selected bits in the timer/counter control register. The mode of operation is dependent on the Timer control register, the gate input, and the clock source. The output is TTL compatible.

External Clock Input (CTC)

Input pin CTC will accept asynchronous TTL voltage level signals to be used as a clock to decrement the Timer. The "High" and "Low" levels of the external clock must be stable for at least one system clock period plus the sum of the setup and hold times for the inputs. The asynchronous clock rate can vary from dc to the limit imposed by System E, setup, and hold times.

The external clock input is clocked in by Enable pulses. Three Enable periods are used to synchronize and process the

external clock. The fourth Enable pulse decrements the internal counter. This does not affect the input frequency; it merely creates a delay between a clock input transition and internal recognition of that transition by the HD6846. All references to $\overline{\text{CTC}}$ inputs in this document relate to internal recognition of the input transition. Note that a clock transition which does not meet setup and hold time specifications may require an additional Enable pulse for recognition.

When observing recurring events, a lack of synchronization will result in either "System jitter" or "Input jitter" being observed on the output of the HD6846 when using an asynchronous clock and gate input signal. "System jitter" is the result of the input signals being out of synchronization with Enable, permitting signals with marginal set-up and hold time to be recognized by either the bit time nearest the input transition or subsequent bit time. "Input jitter" can be as great at the time between the negative going transitions of the input signal plus the system jitter if the first transition is recognized during one system cycle, and not recognized the next cycle or vice-versa.

● Gate Inputs (CTG)

The input pin CTG accepts an asynchronous TTL-compatible signal which is used as a trigger or a clock gating function to the Timer. The gating input is clocked into the HD6846 by the Enable signal in the same manner as the previously discussed clock inputs. That is, a CTG transition is recognized on the fourth Enable pulse (provided setup and hold time requirement are met), and the "High" or "Low" levels of the CTG input must be stable for at least one system clock period plus the sum of setup and hold times. All references to CTG transition in this document relate to internal recognition of the input transition.

The \overline{CTG} input of the timer directly affects the internal 16-bit counter. The operation of \overline{CTG} is therefore independent of the \div 8 prescaler selection.


■ FUNCTIONAL SELECT CIRCUITRY

I/O-Timer Select Circuitry

 CS_0 and CS_1 are user programmable. Any of the four binary combinations of CS_0 and CS_1 can be used to select the ROM. Likewise, any other combination can be used to select the I/O-Timer. In addition, several address lines are used as qualifiers for the I/O-Timer. Specifically, $A_3 = A_4 = A_5 = \log (3)$ ("O"). A_6 can be programmed to a "1", "0", or don't care $A_7 = A_8 = A_9 = A_{10} = don't$ care or one line only may be programmed to a logical "1". Figure 14 outlines in diagrammatic form the available chip select options.

Internal Addressing

Seven I/O Register locations within the HD6846 are accessible to the MPU data bus. Selection of these registers is controlled by A_0 , A_1 , and A_2 (as shown in Table 1) provided the I/O timer is selected. The combination status register is Read-only; all other Registers are Read and Write.






Figure 14 I/O-Timer Select Circuitry

Table 1 Internal Register Addresses

REGISTER SELECTED	A ₂	A ₁	Ao
Combination Status Register	0	0	0
Peripheral Control Register	0	0	1
Data Direction Register	0	1	0
Peripheral Data Register	0	1	1
Combination Status Register	1	0	0
Timer Control Register	1	0	1
Timer MSB Register	1	1	0
Timer LSB Register	1	1	1
ROM Address	×	×	×

Initialization

When the RES input has accepted a "Low" signal, all registers are initialized to the reset state. The data direction and peripheral data registers are cleared. The Peripheral Control Register is cleared except for bit 7 (the RES bit). This forces the parallel port to the input mode with Interrupts disabled. To remove the RES condition from the parallel port, a "0" must be written into the Peripheral Control Register bit 7 (PCR7).

The counter latches are preset to their maximal count, the Timer control register bits are reset to zero except for Bit 0 (TCR0 is set), the counter output is cleared, and the counter clock disabled. This state forces the timer counter to remain in an inactive state. The combination status register is cleared of all interrupt flags. During timer initialization, the reset bit (CCR0) must be cleared.

ROM

The Mask Programmable ROM section is similar in operation to other ROM products of the HMCS6800 Microprocessor family. The ROM is organized as 2048 words of 8-bits to provide read-only storage for a minimum microcomputer system. The ROM is active when selected by the unique

combination of the chip select inputs.

ROM Select

The active levels of CS₀ and CS₁ for ROM and I/O select are a user programmable option. Either CS₀ or CS₁ may be programmed active "High" or active "Low", but different codes must be used for ROM or I/O select. CS₀ and CS₁ are mask programmed simultaneously with the ROM pattern. The ROM Select Circuitry is shown in Figure 15.




Figure 15 ROM Select Circuitry

TIMER OPERATION

The Timer may be programmed to operate in modes which fit a wide variety of applications. The device is fully bus compatible with the HMCS6800 system, and is accessed by Load and Store operations from the MPU.

In a typical application, the timer will be loaded by storing two bytes of data into the counter latch. This data is then transferred into the counter during a Counter Initialization cycle. The counter decrements on each subsequent clock cycle (which may be Enable or an external clock) until one of several predetermined conditions causes it to halt or recycle. Thus the timer is programmable, cyclic in nature, controllable by external inputs or MPU program, and accessible to the MPU at any time.

Counter Latch Initialization

The Timer consists of a 16-bit addressable counter and two 8-bit addressable latches. The function of the latches is to store a binary equivalent of the desired count value minus one. Counter initialization results in the transfer of the latch contents of the counter. It should be noted that data transfer to the counters is always accomplished via the latches. Thus, the counter latches may be accurately described as a 16-bit "counter initialization data" storage register.

In some modes of operation, the initialization of the latches will cause simultaneous counter initialization (i.e. immediate transfer of the new latch data into the counters). It is, therefore, necessary to insure that all-16-bit of the latches are updated simultaneously. Since the HD6846 data bus is 8-bit wide, a temporary register (MSB Buffer Register) is provided for in the Most Significant Byte of the desired latch data. This is a "write-only" register selected via address lines A_0 , A_1 , and A_2 . Data is transferred directly from the data bus to the MSB Buffer when the chip is selected, R/\overline{W} is "Low", and the timer MSB register is selected ($A_0 = "0"$, $A_1 = A_2 = "1"$).

The lower 8-bit of the counter latch can also be referred to as a "write-only" register. Data Bus information will be transferred directly to the LSB of a counter latch when the chip is selected, R/\overline{W} is "Low" and the Timer LSB Register is selected ($A_0=A_1=A_2=$ "1"). Data from the MSB Buffer will automatically be transferred into the Most Significant Byte of the counter latches simultaneously with the transfer of the Data Bus information to the Least Significant Byte of the Counter Latch. For brevity, the conditions for this operation will be referred to henceforth as a "Write Timer Latches Command."

The HD6846 has been designed to allow transfer of two bytes of data into the counter latches from any source, provided the MSB is transferred first. In many applications, the source of data will be an HMCS6800 MPU. It should therefore be noted that the 16-bit store operations of the HMCS6800 family microprocessors (STS and STX) transfer data in the order required by the HD6846. A Store Index Register instruction, for example, results in the MSB of the index register being transferred to the selected address, then the LSB of the index register being written into the next higher location. Thus, either

the index register or stack pointer may be transferred directly into a selected counter latch with a single instruction.

A logic zero at the RES input also initializes the counter latches. All latches will assume maximum count (65,535) values. It is important to note that an internal reset (Bit zero of the Timer/Control Register Set) has no effect on the counter latches.

Counter Initialization

Counter Initialization is defined as the transfer of data from the latches to the counter with attendant clearing of the Individual Interrupt Flag associated with the counter. Counter Initialization always occurs when a reset condition (external \overline{RES} = "0" or TCR0 = "1") is recognized. It can also occur (dependent on The Timer Mode) with a Write Timer Latches command or recognition of a negative transition of the \overline{CTG} input.

Counter recycling or reinitialization occurs when a clock input is recognized after the counter has reached an all-zero state. In this case, data is transferred from the Latches to the Counter, but the Interrupt Flag is unaffected.

• Timer Control Register

The Timer Control register (see Table 2) in the HD6846 is used to modify timer operation to suit a variety of applications. The Timer Control Register has a unique address space $(A_0 = ^{\circ}1, A_1 = ^{\circ}0^{\circ}, A_2 = ^{\circ}1^{\circ})$ and therefore may be written into at any time. The least significant bit of the Control Register is used as an Internal Reset bit. When this bit is a logic zero, all timers are allowed to operate in the modes prescribed by the remaining bits of the timer control register.

Writing "1" into Timer Control Register Bit 0 (TCR0) causes the counter to be preset with the conents of the counter latches, all counter clocks are disabled, and the timer output and interrupt flag (Status Register) are reset. The Counter Latch and Timer/Control Register are undisturbed by an Internal Reset and may be written into regardless of the state of TCR0.

Timer Control Register Bit 1 (TCR1) is used to select the clock source. When TCR1 = "0", the external clock input $\overline{\text{CTC}}$ is selected, and when TCR1 = "1", the timer uses Enable.

		<u> </u>	
CONTROL REGISTER BIT	STATE	BIT DEFINITION	STATE DEFINITION
TCR0	0	Internal Reset	Timer Enabled
	1	1 [Timer in Preset State
TCR1	0	Clock Source	Timer uses External Clock (CTC)
	1		Timer uses φ2 System Clock
TCR2	0	÷8 Prescaler	Clock is not Prescaled
	1	Enabler	Clock is prescaled by ÷8 Counter
TCR3 TCR4 TCR5	× × ×	Operating Mode Selection	See Table 3
TCR6	0	Timer Interrupt	IRQ Masked from Timer
	1	Enable	IRQ Enabled from Timer
TCR7	0	Timer Output Enable	Counter Output (CTO) Set "Low"
	1		Counter Output Enabled

Table 2 Format for Timer/Counter Control Register

Table 3 Counter/Timer Operation Modes

Mode	TCR3 TCR4 TCR5		TOPE	Counter Initialization	Counter Enable	Counter Clock	Interr	Interrupt Flag	
Mode	TORS	I Ch4	TONS	· · · · · · · · · · · · · · · · · · ·		"cc"	Set	Clear	
Continuous	0	0	0	Ğ↓+W+R	(G=Low) · R	CE · C	TO	RS-RT or CI	
Mode	0	1	0	Ğ↓+R	(G=Low) · R	CE · C	то	RS-RT or CI	
Cascaded Single Shot Mode	0	0	1	Ğ↓+W+R	Ħ	CE·C	то	RS-RT or CI	
Normal Single Shot Mode	0	1	1	Ğ↓+R	Ř	CE·C	то	RS-RT or C	
Frequency Com-	1	0	0	(ČĒ+TOF·CE)·Ğ↓·Î +R	CE set=Ğ↓·W·R·T CE reset=W+R+I	CE·C	G ↓ before TO	RS-RT or CI or W	
parison Mode	1	0	1	Ğ↓·T+R	CE set=Ğ↓·W·R·T CE reset=W+R+I	CE·C	Ğ ↓ before TO	RS-RT or CI or W	
Pulse Width Comparison Mode	1	1	0	Ğ↓·T+R	CE set=G ↓ · W · R · I · G CE reset=W+R+I+(G=High)	CE·C	Ğ↑ before TO	RS-RT or CI or W	
	1	1	1	Ğ↓·T+R	CE set=G ↓ · W · R · I · G CE reset=W+R+I+(G=High)	CE · C	Ğ↑before TO	RS-RT or CI or W	

R = External RES or Internal Reset TCRO

W = Write Timer Latch

I = Interrupt Flag G = CTG

C = Clock selected in the internal register
G ↓= Negative transition of CTG signal
G↑= Positive transistion of CTG signal

RS-RT = Read Operation of Timer Counter after the read of Status Register

(Normal operation to clear the interrupt)

CI = Counter Initialization (Internal Signal)
TOF = Time Out Flag (Set by CI-TO, Reset by CI)

Timer Control Register Bit 2 (TCR2) enables the ÷ 8 prescaler (TCR2 = "1"). In this mode, the clock frequency is divided by eight before being applied to the counter. When TCR2 = "0" Enable is applied directly to the counter.

TCR3, 4, 5 select the Timer Operating Mode, and are discussed in the next section.

Timer Control Register Bit 6 (TCR6) is used to mask or enable the Timer Interrupt Request. When TCR6 = "0", the Interrupt Flag is masked from the timer. When TCR6 = "1", the Interrupt Flag is enabled into Bit 7 of the Composite Status Register (Composite IRO Bit), which appears on the IRQ output pin.

Timer Control Register Bit Seven (TCR7) has a special function when the timer is in the Cascaded Single Shot mode. (This function is explained in detail in the section describing the mode.) In all other modes, TCR7 merely acts as an output enable bit. If TCR7 = "0", the Counter Timer Output (CTO) is forced "Low". Writing a logic one into TCR7 enables CTO.

Timer Operating Modes

The HD6846 has been designed to operate effectively in a wide variety of applications. This is accomplished by using three bits of the control register (TCR3, TCR4, and TCR5) to define different operating modes of the Timer, outlined in Table 3.

Continuous Operating Mode (TCR3 = 0, TCR5 = 0)

The timer may be programmed to operate in a continuous counting mode by writing zeros into bits 3 and 5 of the timer control register. Assuming that the timer output is enabled (TCR7 = "1"), a square wave will be generated at the Timer Output CTO (See Table 4).

TO = Counter Time Out

Table 4 Continuous Operating Modes

	(7	CONTINUOUS MODE FCR3=0, TCR7=1, TCR5=0)	
CONT		IZATION/OUTPUT WAVEFORMS	
TCR4	Counter	сто	
0	Initialization Ğ↓+W+R	$ \leftarrow (N+1) \ (T) \rightarrow \left[\leftarrow (N+1) \ (T) \rightarrow \right] \leftarrow (N+1) \ (T) \rightarrow \left[\leftarrow (N+1) \ (T) \rightarrow \right] $	ОН
1	Ğ↓+R	to TO* TO* TO*	OL OH

Ğ ↓ = Negative Transition CTG Input.

W = Write Timer Latches Command.
R = Timer Reset (TCR0=1 or External RES=0)

N = 16 Bit Number in Counter Latch.

T = Period of Clock Input to Counter.

to = Counter Initialization Cycle.

TO = Counter Time Out (All Zero Condition.) * Point at which an interrupt may occur.

Either a Timer Reset (TCR0 = "1" or External RES = "0") condition or internal recognition of a negative transition of the CTG input results in Counter Initialization. A Write Timer Latches command can be selected as a Counter Initialization signal by clearing TCR4.


The discussion of the Continuous Mode has assumed the application requires an output signal. It should be noted the Timer operates in the same manner with the output disabled (TCR7 = "0"). A Read Timer Counter command is valid regardless of the state of TCR7.

Normal Single-Shot Timer Mode (TCR3 = 0, TCR4 = 1, TCR5 = 1)


This mode is identical to the Continuous Mode with two exceptions. The first of these is obvious from the name — the output returns to a "Low" level after the initial Time Out and remains "Low" until another Counter Initialization cycle occurs. The output waveform (CTO) is shown in Figure 16.

As indicated in Figure 16, the internal counting mechanism remains cyclical in the Single-Shot Mode. Each Time Out of the counter results in the setting of an Individual Interrupt Flag and re-initialization of the counter.

The second major difference between the Single-Shot and Continuous modes is that the internal counter enable is not dependent on the CTG input level remaining in the "Low" state for the Single-Shot mode. Aside from these differences, the two modes are identical.



(A) NORMAL SINGLE-SHOT MODE OUTPUT WAVEFORM



(B) CASCADED SINGLE-SHOT MODE OUTPUT WAVEFORM

1 = Write a "1" into TCR7 0 = Write a "0" into TCR7

*Point at which an interrupt may occur.

(NOTE) All time intervals shown above assume the Gate (CTG) and Clock (CTC) signals are synchronized to Enable with the specified setup and hold time requirements.

Figure 16 Single-Shot Modes

● Cascaded Single-shot Mode (TCR3=0, TCR4=0, TCR5=1)

This mode is identical to the single-shot mode with two exceptions. First, the output waveform does not return to a "Low" level and remain "Low" after timeout. Instead, the output level remains at its initialized level until it is re-programmed and changed by timeout. The output level may be changed at any timeout or may have any number of timeouts between changes.

The second difference is the method used to change the output level. Timer Control Register Bit 7 (TCR7) has a special function in this mode. The timer output (CTO) is equal to TCR7 clocked by timeout. At every timeout, the content of TCR7 is clocked to and held at the CTO output. Thus, output pulses of length greater than one timer cycle can be generated by cascading timer cycles and counting timeouts with a software program (See Figure 16).

An interrupt is generated at each timeout. To cascade timer cycles, the MPU would need an interrupt routine to: 1) count each timeout and determine when to change TCR7: 2) write into TCR7 the state corresponding to the next desired state of the output waveform (only necessary during the last timer cycle before the output is to change state): and 3) clear the interrupt flag by reading the combination status register followed by Read Timer MSB. It is also possible, if desired, to change the length of the timer cycle by reinitializing the timer latches. This allows more flexibility for obtaining desired times.

Time Interval Modes (TCR3 = 1)

The Time Interval Modes are provided for applications requiring more flexibility of interrupt generation and Counter Initialization. The Interrupt Flag is set in these modes as a function of both Counter Time Out and transitions of the $\overline{\text{CTG}}$ input. Counter Initialization is also affected by Interrupt Flag status. The output signal is not defined in any of these modes. Other features of the Time Interval Modes are Outlined in Table 5

Frequency Comparison Mode (TCR3 = 1, TCR4 = 0)

The timer within the HD6846 may be programmed to compare the period of a pulse (giving the frequency after calculations) at the \overline{CTG} input with the time period required for Counter Time Out. A negative transition of the \overline{CTG} input enables the counter and starts a Counter Initialization cycle provided that other conditions as noted in Table 3 are satisfied. The counter decrements on each clock signal recognized during or after Counter Initialization until an Interrupt is generated, a

Table 5 Time Interval Modes

	TCR3 = 1							
TCR4	TCR5	APPLICATION	CONDITION FOR SETTING INDIVIDUAL INTERRUPT FLAG					
0	0	Frequency Comparison	Interrupt Generated if CTG Input Period (1/F) is Less Than Counter Time Out (TO).					
0	1	Frequency Comparison	Interrupt Generated if CTG Input Period (1/F) is Greater Than Counter Time Out (TO).					
1	0	Pulse Width Comparison	Interrupt Generated if CTG Input "Down Time" is Less Than Counter Time Out (TO).					
1	1	Pulse Width Comparison	Interrupt Generated if CTG Input "Down Time" is Greater Than Counter Time Out (TO).					

Write Timer Latches command is issued, or a Timer Reset condition occurs. It can be seen from Table 3 that an interrupt condition will be generated if TCR5 = "0" and the period of the pulse (single pulse or measured separately repetative pulses) at the CTG input is less than the Counter Time Out period. If TCR5 = "1", an interrupt is generated if the reverse is true.

Assume now with TCRS = "1" that a Counter Initialization has occurred and that the \overline{CTG} input has returned "Low" prior to Counter Time Out. Since there is no Individual Interrupt Flag generated, this automatically starts a new Counter Initialization Cycle. The process will continue with frequency comparison being performed on each \overline{CTG} input cycle until the mode is changed, or a cycle is determined to be above the predetermined limit.

• Pulse Width Comparison Mode (TCR3 = 1, TCR4 = 1)

This mode is similar to the Frequency Comparison Mode except for the limiting factor being a positive, rather than negative, transition of the \overline{CTG} input. With TCR5 = "0", an Individual Interrupt Flag will be generated if the zero level pulse applied to the \overline{CTG} input is less than the time period required for Counter Time Out. With TCR5 = "1", the interrupt is generated when the reverse condition is true.

As can be seen in Table 3, a positive transition of the CTG input disables the counter. With TCR5 = "0", it is therefore possible to directly obtain the width of any pulse causing an interrupt.

Composite Status Register

The Composite Status Register (CSR) is a read-only register which is shared by the Timer and the Peripheral Data Port of the HD6846. Three individual interrupt flags in the register are set directly via the appropriate conditions in the timer or peripheral port. The composite interrupt flag — and the IRQ Output — respond to these individual interrupts only if corresponding enable bits are set in the appropriate Control Registers. (See Figure 17.) The sequence of assertion is not detected. Setting TCR6 while CSR0 is "High" will cause CSR7 to be set, for example.

The Composite Interrupt Flag (CSR7) is clear only if all enabled Individual Interrupt Flags are clear. The conditions for

clearing CSR1 and CSR2 are detailed in a later section. The Timer Interrupt Flag (CSR0) is cleared under the following conditions:

- Timer Reset Internal Reset Bit (TCR0) = "1" or External RES = "0".
- 2) Any Counter Initialization condition.
- A Write Timer Latches command if Time Interval modes (TCR3 = "1") are being used.
- 4) A Read Timer Counter command, provided this is preceded by a Read Composite Status Register while CSR0 is set. This latter condition prevents missing an Interrupt Request generated after reading the Status Register and prior to reading the counter.

The remaining bits of the Composite Status Register (CSR3~CSR6) are unused. They default to a logic zero when read.

I/O OPERATION

Parallel Peripheral Port

The peripheral port of the HD6846 contains 8 Peripheral Data lines $(P_0 \sim P_7)$, two Peripheral Control lines $(CP_1$ and $CP_2)$, a Data Direction Register, a Peripheral Data Register, and a Peripheral Control Register. The port also directly affects two bits (CSR1 and CSR2) of the Composite Status Register.

The Peripheral Port is similar to the "B" side of a PIA (HD6821) with the following exceptions:

- All registers are directly accessible in the HD6846 Data Direction and Peripheral Data in the HD6821 are located at the same address with Bit Two of the Control Register used for register selection.
- Peripheral Control Register Bit Two (PCR2) of the HD6846 is used to select an optional input latch function. This option is not available with HD6821 PlA's.
- Interrupt Flags are located in the HD6846 composite status register rather than Bits 6 and 7 of the Control Register as used in the HD6821.
- 4) Interrupt Flags are cleared in the HD6821 by reading data from the Peripheral Data Register. HD6846 Interrupt Flags are cleared by either reading or writing to the Peripheral Data Register – provided that this sequence is followed a) Flag Set, b) Read Composite Status Register, c) Read/Write Peripheral Data Register is followed.




Figure 17 Composite Status Register & Associated Logic

- Bit 6 of the HD6846 Peripheral Control Register is not used. Bit 7 (PCR7) is an Internal Reset Bit not available on the HD6821.
- 6) The Peripheral Data lines (and CP₂) of the HD6846 feature internal current limiting which allows them to directly drive the base of Darlington NPN transistors.

Data Direction Register

The MPU can write directly to this eight-bit register to configure the Peripheral Data lines as either inputs or outputs. A particular bit within the register (DDRn) is used to control the corresponding Peripheral Data line (Pn). With DDRn = "0", Pn becomes an input; if DDRn = "1", Pn is an output. As an example, writing Hex \$0F into the Data Direction Register results in Po thru P3 becoming outputs and P4 thru P7 being inputs. Hex \$55 in the Data Direction Register results in alternate outputs and inputs at the parallel port.

Peripheral Data Register

This eight-bit register is used for transferring data between the peripheral data port and the MPU. Any bit corresponding to an output line will be used to drive the output buffer associated with that line. Data in these output bits is normally provided by an MPU Write function. (Input bits — those associated with input lines — are unchanged by a Write Command.) Any input bit will reflect the state of the associated input line if the input latch function is deselected. If the Control Register is programmed to provide input latching, the input bit will retain the state at the time CP₁ was activated until the Peripheral Data Register is read by the MPU.

Peripheral Control Register

This eight-bit register is used to control the reset function as well as for selection of optional functions of the two peripheral control lines (CP₁ and CP₂). The Peripheral Control Register functions are outlined in Table 6.

Peripheral Port Reset (PCR7)

Bit 7 of the Peripheral Control Register (PCR7) may be used to initialize the peripheral section of the HD6846. When this bit is set "High", the peripheral data register, the peripheral data direction register, and the interrupt flags associated with the peripheral port (CSR1 & CSR2) are all cleared. Other bits in the peripheral control register are not affected by PCR7.

PCR7 is set by either a logic zero at the External RES input or under program control by writing a "1" into the location. In any case, PCR7 may be cleared only by writing a zero into the location while RES is "High". The bit must be cleared to activate the port.

Control of CP₁ Peripheral Control Line

CP₁ may be used an interrupt request to the HD6846, as a strobe to allow latching of input data, or both. In any case, the input can be programmed to be activated by either a positive or negative transition of the signal. Thes options are selected via Control Register Bits PCR0, RCR1 & PCR2.

Control Register Bit 0 (PCR0) is used to enable the interrupt transfer circuitry of the HD6846. Regardless of the state of PCR0, and active transition of CP1 causes the Composite Status Register Bit One (CSR1) to be set. if PCR0 = "1", this interrupt will be reflected in the Composite Interrupt Flag (CSR7), and thus at the IRQ output. CSR1 is cleared by a Peripheral Port Reset condition or by either reading or writing to the peripheral data register after the Composite Status Register is read. The latter alternative is conditional — CSR1 must have been a logic one when the Composite Status Register was lart read. This precludes inadvertent clearing of interrupt flags generated between the time the Status Register is read and the manipulation of peripheral data.

Control Register Bit One (PCR1) is used to select the edge which activates CP_1 . When PCR1 = "0", CP_1 is active on negative transitions ("High" to "Low"). "Low" to "High" transitions are sensed by CP_1 when PCR1 = "1".

PCR3 PCR7 PCR6 PCR5 PCR4 PCR₂ PCR₁ PCR₀ CP₂ DIRECTION CONTROL 0 = CP₂ Is INPUT 1 = CP₂ Is OUTPUT CP, INT. ENABLE 0 = CP, INT. MASKED 1 = CP, INT. ENABLED CP₁ ACTIVE EDGE SELEC 0 = NEGATIVE (↓) EDGE 1 = POSITIVE (†) EDGE ACTIVE EDGE SELECT RESET (SET BY EXT. RES = 0 OR WRITING ONE INTO LOCATION; CLEARED BY WRITING ZERO TO THIS LOCATION) 0 = NORMAL OPERATION CP, INPUT LATCH CONTROL RESET CONDITION (CLEARS PERIPHERAL INPUT DATA NOT LATCHED DATA & DATA DIRECTION REG + CSR1 & CSR2) 1 = INPUT DATA LATCHED ON ACTIVE CP, CP2 IS OUTPUT (PCR5 = 1) IS INPUT (PCR5 = 0) PCR4 PCR3 0 INTERRUPT ACKNOWLEDGE 0 PCR4 PCR3 INPUT/OUTPUT ACKNOWLEDGE 0 1 PROGRAMMABLE OUTPUT CP2 INT. ENABLE CP₂ ACTIVE EDGE SELECT 0 = NEGATIVE (1) EDGE 1 0 OR 1 (CP, REFLECTS DATA CP₂ INT. MASKED CP₂ INT. ENABLED WRITTEN INTO PCR3) = POSITIVE (1) EDGE

Table 6 Peripheral Control Register Format (Expanded)

In addition to its use as an interrupt input, CP_1 can be used as a strobe to capture input data in an internal latch. This option is selected by writing a one into Peripheral Control Register Bit Two (PCR2). In operating, the data at the pins designated by the Data Direction Register as inputs will be captured by an active transition of CP_1 . An MPU Read of the Peripheral Data Register will result in the captured data being transferred to the MPU — and it also releases the latch to allow capture of new data. Note that successive active transitions with no Read Peripheral Data Command between does not update the input latch. Also, it should be noted that use of the input latch function (which can be deselected by writing a zero into PCR2) has no effect on output data. It also does not affect Interrupt function of CP_1 .

Control of CP₂ Peripheral Control Line

 CP_2 may be used as an input by writing a zero into PCR5. In this configuration, CP_2 becomes a dual of CP_1 in regard to generation of interrupts. An active transition (as selected by PCR4) causes Bit Two of the Composite Status Register to be set. PCR3 is then used to select whether the $\underline{CP_2}$ transition is to cause CSR7 to be set — and thereby cause IRQ to go "Low". CP_2 has no effect on the input latch function of the HD6846.

Writing a one into PCR5 causes CP₂ to function as an output. PCR4 then determines whether CP₂ is to be used in a handshake or programmable output mode. With PCR4 = "1", CP₂ will merely reflect the data written into PCR3. Since this can readily be changed under program control, this mode allows CP₂ to be a programmable output line in much the same

manner as those lines selected as outputs by the Data Direction Register.

The handshaking mode (PCR5 = "1", PCR4 = "0") allows CP₂ to perform one of two functions as selected by PCR3. With PCR3 = "1", CP₂ will go "Low" on the first Enable positive transition after a Read or Write to the Peripheral Data Register. This Input/Output Acknowledge signal is released (returns "High") on the next positive transition of the Enable signal.

In the Interrupt Acknowledge mode (PCR5 = "1", PCR4 = PCR3 = "0"), CP_2 is set when CSR1 is set by an active transition of CP_1 . It is released (goes "Low") on the first positive transition of Enable after CSR1 has been cleared via an MPU Read or Write to the Peripheral Data Register. (Note that the previously described conditions for clearing CSR1 still apply.)

Restart Sequence

A typical restart sequence for the HD6846 will include initialization of both the Peripheral Control & Data Direction Registers of the parallel port. It is necessary to set up the Peripheral Control Register first, since PCR7 = "0" is a condition for writing data into the Data Direction Register. (A logic zero at the external RES input automatically sets PCR7.)


Summary


The HD6846 has several optional modes of operation which allow it to be used in a variety of applications. The following tables are provided for reference in selecting these modes.

	Padistat Workesses									
-	R/W A ₂ A			A _o	REGISTER SELECTED					
	Ř	0	0	0	Combination Status Register					
1	R/W	0	0	1	Peripheral Control Register					
1	R/W	Ō	1	0	Data Direction Register					
1	R/W	0	1	1	Peripheral Data Register					
ı	R	1	0	0	Combination Status Register					
ı	R/W	1	Ó	1	Timer Control Register					
1	R/W	1	1	0	Timer MSB Register					
	R/W	1	1	1	Timer LSB Register					
	R	×	l x	×	ROM Address					

Table 7 HD6846 Internal








R = RESET CONDITION W = WRITE TIMER LATCHES TO = COUNTER TIME OUT CE = COUNTER ENABLE

CTG ↓ = NEG TRANSISTION OF PIN 17 CTG ↑ = POS TRANSITION OF PIN 17 T = INTERRUPT FLAG (CSRO) = 0

Table 10 Peripheral Control Register



CUSTOM PROGRAMMING

By the programming of a single photomask for the HD6846, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the HD6846 should be submitted on an Organizational Data form such as that shown in Figure 18 and Figure 19.

Information for custom memory content may be sent to HITACHI in one of two forms (shown in order of preference):

- 1) Paper tape output of the HMCS6800 Load Module Format or of the BNPF Format
- 2) Hexadecimal coding using IBM Punch Cards

Customer:	HD684	ORGANIZATIONAL DATA 6 COMBINATION ROM-1/							
Company				Hitach	i Use (Only:			
Part No.			Quote:						
Originator	- Management		Part No	o.:					
Pho ne	No		Specif.	No.:					
Enable Options: (ROM EN	ABLE MUST DIFFER FROM	M I/O-TIMER)							
				CHE	CK O	NE CO	LUMN	ONLY	
1 0	1 0	I/O-TIMER SELECT							1 ≥ 2.0V
cs _o		A ₆	A ₁₀	×	1	x	×	×	0.8V ≥ 0
		1 0 x	A,	×	×	1_	x	×	X =
cs,			A ₈	×	×	×	1	×	NOT USED
ROM SECTION	I/O-TIMER SECTION		Α,	×	×	×	×	1	

Figure 18 Format for Programming General Options


			DATE		
COMPANY	ENGINE	ER	SECTION		
CUSTOMERS P/N (if you need			TYPE NO. OF ROM		
DATA FORMAT 1. HMCS6800 load mo	dule format		2. BNPF format		
coding media		total bytes of data (decimal)			
1. paper tape2. IBM 80 column card		initial ROM address (decimal)			
			parity (for paper tape)		
		total n	umber of cards		
for HITACHI reference only			designed		
ref. No.		1			
mask ROM No.					
processed data			approved		
approved data					

Figure 19 Confirmation sheet of specification for HD6846 series ROM



■ PAPER TAPE

- Any one inch width tape usually available in market can be used but tape in black color is recommended.
- 2) Both leader and trailer have more than 600 frames.



- One file data of each chip shall be contained in one reel of paper tape. One file data shall not be divided into more than two reels.
- 4) Parity

Parity shall be indicated in "Confirmation sheet of specification". Parity forms are grouped;

(1) With parity

EVEN or ODD

- (2) Without parity
- 5) 8-bit ASCII code shall be used.

CARD

- 1) Use IBM 80 column card.
- 2) Use EBCDIC code.
- 3) Card format is as follows;
- 4) Total number of cards shall be written in "Confirmation sheet of specification".

column	contents
1 to 71	Free format of data column
72	Blank
73 to 80	Sequential card number, not free format. Least significant digit of decimal sequential number is located in column 80. No alphabet letters. Any sequential number more than 1 can be used.

■ DATA FORMAT

HMCS6800 LOAD MODULE FORMAT

This is object format obtained from HMCS6800 assembler.

1) 8-bit code is divided into upper and lower 4 bits and transformed into hexadecimal number.

(Example) Binary number if 1100 0010 is transformed as follows.






bit weight (corresponding to ROM output)


2) Load module structure of paper tape is shown as an example.

leader S0 S1 S1 S1 S1 S9	e1 S1 U S1 51		S 1		S0	leader	<
--------------------------	---------------------	--	------------	--	----	--------	---

SO is the header record, S1 is data record and S9 is end of file record. Each data record corresponds to each ROM data as shown below. Continuous memory address shall be devided into several records due to limitation of maximum frame number (70 frames = 35 bytes) in one record.

S0, S1 or S9 is distinguished by CC following start of the record S.





Check sum is complement of 1 for sum of each 8-bit.



3) Example of load module format

		CC=30		CC=31		CC=39	
		header		data		end of file	9
	frame	record		record		record	
1	start of record	53	S	53	S	53	<u>S</u>
2	type of record	30	0	31	1	39	9
3 4	byte count	30 36	06	31 36	16	30 33	03
5 6 7 8	start address of data in this record	30 30 30 30	0000	31 31 30 30	1100	30 30 30 30	0000
9 10	data	34 38	48-H	39 38	98	46 43	FC (check sum)
	data	34 34	44-D	30 32	02		
	data	35 32	52-R				
	check	32	2B	41	A8		
n	sum	42	(check sum)	38	(check sum)		

Check sum of header record above is complement of 1 of $(06 + 00 + 00 + 48 + 44 + 52)_{16}$ i.e., 2B.

The start address of data record is incremented for each one byte data, then is compared to the next address in data record and is checked to be sequential or not.

When it is not sequential, hexadecimal 00 is filled as data for that address automatically.

A example of type out of paper tape in HMCS6800 load module format is shown below.

header record ... \$00600004844522B data record\$113F0007EF5587EF7897EFAA77EF9C07EF9C47E24 data record\$112F010FA657EFA8B7EFAA07EF9DC7EFA247E06 end of file record\$9030000FC

4) Four types of data of ROM code are able to be processed. In any case, header record before data record is needed and so as end of file record after data record.

(a) No vacancy in ROM

Data record is filled with full ROM record of one chip. Therefore address is sequential. Initial ROM address in "Confirmation sheet of specification" is 0.

(b) Vacancy in former part of ROM


Desired initial address shall be filled in initial ROM address column in "Confirmation sheet of specification". Data of 00 are filled automatically for vacant address.

(c) Vacancy in the middle of ROM


Data of 00 are filled in for vacant address. Initial ROM address for data I is 0 and desired initial address for data II shall be described in "Confirmation sheet of specification".

(d) Vacancy in later part of ROM

When end of file record is read out, data of 00 are filled in thereafter.




(Example) Paper tape whose data record is S1141920B6FC



BNPF format

 Each word is expressed as BNPF slice which begins word opening mark B, has 8 character bit contents shown by P or N and finishes with end mark F.

(Example) OF in hexadecimal code is expressed as shown below (paper tape).



- Any contents between F of the first slice and B of next slice are disregarded.
- Bit pattern (BNPF) slice for all ROM address shall be indicated. Initial ROM address in "Confirmation sheet of specification" is, therefore always 0 for BNPF.
 - B shows beginning of the word
 - N shows 0 of one bit data
 - P shows 1 of one bit data
 - F shows end of the word
- Note 1) X can be used expect for P and N for indication of word contents of BNPF slice. This X means that bit can be either P or N (don't care). X shall be determined by HITACHI for testing and shall be

- informed to the customer in confirmation table.
- Note 2) Expression of B*nF can be used for indicating that the same contents of foregoing slice are applicable from this word to following n words.
 - For example, when B*4F is indicated at 10th word position, the contents of 9th word are repeated for 10, 11, 12 and 13th word.
 - (Content of X is not always repeated even in this case.)
- n is grater than 1 and less than final address of ROM.

 Note 3) When vacancy of ROM exists, combination of Note
 1) and Note 2) is usefull.




Figure 20 Flow chart of Mask ROM Development

HD6850, HD68A50

ACIA (Asynchronous Communications Interface Adapter)

The HD6850 Asynchronous Communications Interface Adapter provides the data formatting and control to interface serial asynchronous data communications information to bus organized systems such as the HMCS6800 Microprocessing Unit.


The bus interface of the HD6850 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking.


The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation three control lines are provided.

■ FEATURES


- Serial/Parallel Conversion of Data
- Eight and Nine-bit Transmission
- Insertion and Deleting of Start and Stop Bit
- Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Optional ÷ 1, ÷ 16, and ÷ 64 Clock Modes
- Up to 500kbps Transmission
- Programmable Control Register
- N-channel Silicon Gate Process
- Compatible with MC6850 and MC68A50

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	٧
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
	V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{IH} *	2.0	_	Vcc	V
Operating Temperature	Topr	-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item Symbol		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Inputs	V _{IH}		2.0	-	Vcc	V
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	V
Input Leakage Current	R/\overline{W} , CS_0 , CS_1 , $\overline{CS_2}$, E	l _{in}	V _{in} =0~5.25V	-2.5	-	2.5	μΑ
Three-State (Off State) Input Current	D ₀ ~D ₇	I _{TSI}	V _{in} =0.4~2.4V	-10	_	10	μΑ
Output "High" Voltage	D ₀ ~D ₇	\ \ \	I_{OH} =-205 μ A, Enable Pulse Width \leq 25 μ s	2.4	_	_	v
Output High Voltage	TxData, RTS	V _{OH}	I _{O H} =-100μA, Enable Pulse Width <u>≤</u> 25μs	2.4	_	_	V
Output "Low" Voltage	All outputs	VoL	I _{OL} =1.6mA,Enable Pulse Width <u>≤</u> 25µs	_	_	0.4	٧
Output Leakage Current (Off State)	ÎRQ	ILOH	V _{OH} =2.4V	_	-	10	μΑ
Power Dissipation		PD		T -	300	525	mW
	D ₀ ~D ₇		_			12.5	
Input Capacitance	E, \underline{TxCLK} , $RxCLK$, R/W , \underline{RS} , \underline{RxData} , CS_0 , CS_1 , \underline{CS}_2 , \underline{CTS} , \underline{DCD}	C _{in}	V_{in} =0V, T_a =25°C, f=1.0MHz	_	_	7.5	рF
Output Capacitance	RTS, TxData	Cout	V _{in} =0V, T _a =25°C,	T -	_	10	pF
Output Capacitance	IRQ	Cout	f=1.0MHz	_	_	5.0	рг

[•] T_a=25°C, V_{CC}=5V

• AC CHARACTERISTICS

1. TIMING OF DATA TRANSMISSION

Item		Symbol	Test Condition	min	typ	max	Unit
Minimum Clock Pulse Width	÷16, ÷64 Modes	PW _{CL}	Fig. 1	600		-	ns
Minimum Clock Pulse Width	÷16, ÷64 Modes	PW _{CH}	Fig. 2	600	_	-	ns
Clock Frequency	÷1 Mode			_	_	500	kHz
	÷16, ÷64 Modes	- f _c		_	_	800	KHZ
Clock-to-Data Delay for Transmi	tter	t _{TDD}	Fig. 3	-	-	1.0	μs
Receive Data Setup Time	÷ 1 Mode	t _{RDSU}	Fig. 4	500	-	-	ns
Receive Data Hold Time	÷ 1 Mode	t _{RDH}	Fig. 5	500	_	-	ns
IRQ Release Time		t _{IR}	Fig. 6		_	1.2	μs
RTS Delay Time		t _{RTS}	Fig. 6	-	_	1.0	μs
Rise Time and Fall Time	Except E	t _r , t _f		-	_	1.0*	μs

^{* 1.0} μ s or 10% of the pulse width, whichever is smaller.

2. BUS TIMING CHARACTERISTICS

1) READ

Item	Symbol	Test	Test HD6850		HD68A50			Unit	
item	Symbol	Condition	min	typ	max	min	typ	max	Onit
Enable Cycle Time	t _{cycE}	Fig. 7	1.0	-	_	0.666	_	-	μs
Enable "High" Pulse Width	PWEH	Fig. 7	0.45	_	25	0.28	_	25	μs
Enable "Low" Pulse Width	PWEL	Fig. 7	0.43	_	_	0.28	_	_	μs
Setup Time, Address and R/W valid to Enable positive transition	tAS	Fig. 7	140	_	_	140	_	_	ns
Data Delay Time	tode	Fig. 7	_	_	320	_		220	ns
Data Hold Time	t _H	Fig. 7	10	_	_	10	_	_	ns
Address Hold Time	t _{AH}	Fig. 7	10	_	_	10	_	_	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 7	_	_	25	_	_	25	ns

2) WRITE

ltem	Symbol	Test	t HD6850		HD68A50			Unit	
item	Symbol	Condition	min	typ	max	min	typ	max	Oill
Enable Cycle Time	t _{cycE}	Fig. 8	1.0	_	_	0.666	_	-	μs
Enable "High" Pulse Width	PWEH	Fig. 8	0.45	_	25	0.28	_	25	μs
Enable "Low" Pulse Width	PWEL	Fig. 8	0.43	_	_	0.28	_	_	μs
Setup Time, Address and R/\overline{W} valid to Enable positive transition	tAS	Fig. 8	140	-	_	140	-	_	ns
Data Setup Time	t _{DSW}	Fig. 8	195	_	_	80	_	_	ns
Data Hold Time	t _H	Fig. 8	10	_	_	10	-	_	ns
Address Hold Time	t _{AH}	Fig. 8	10	_	-	10	_	_	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 8	_	_	25	_	_	25	ns




Figure 1 Clock Pulse Width, "Low" State




Figure 3 Transmit Data Output Delay




Figure 2 Clock Pulse Width, "High" State

2.00

Tx CLK

Rx CLK

Rx CLK

Figure 4 Receive Data Setup Time (÷1 Mode)





Figure 5 Receive Data Hold Time (÷1 Mode)



- * (1) IRQ Release Time applied to Rx Data Register read operation.
- (2) IRQ Release Time applied to Tx Data Register write operation.
- (3) RQ Release Time applied to control Register write TIE = 0, RIE = 0 operation.
- ** IRQ Release Time applied to Rx Data Register read operation right after read status register, when IRQ is asserted by DCD rising edge.

(Note) Note that followings take place when \overline{IRQ} is asserted by the detection of transmit data register empty status. \overline{IRQ} is released to "High" asynchronously with E signal when \overline{CTS} goes "High". (Refer to Figure 14)

Figure 6 RTS Delay and IRQ Release Time




Figure 7 Bus Read Timing Characteristics (Read information from ACIA)






Figure 8 Bus Write Timing Characteristics (Write information into ACIA)




Figure 9 Bus Timing Test Loads





Figure 10 110 Baud Serial ASCII Data Timing



BAUD RATE	150	300	
CHARACTERS/SEC	15	30	
BIT TIME (msec)	6.67	3.33	
CHARACTER TIME (msec)	66.7	33.3	BIT TIME = SEC BAUD RATE

Figure 11 150 & 300 Baud Serial ASCII Data Timing




Figure 12 Send a 7 Bit ASCII Char. "H" Even Parity
- 2 Stop Bits H = 48₁₆ = 1001000₂

■ DATA OF ACIA

HD6850 is an interface adapter which controls transmission and reception of Asynchronous serial data. Some examples of serial data are shown in Figs. $10 \sim 12$.

INTERNAL STRUCTURE OF ACIA

HD6850(ACIA) provides the following; 8-bit Bi-directional Data Buses ($D_0 \sim D_7$), Receive Data Input (Rx Data), Transmit Data Output (Tx Data), three Chip Selects (CS_0 , CS_1 , \overline{CS}_2), Register Select Input (RS), Two Control Input (Read/Write (R/W), Enable(E), Interrupt Request Output(\overline{IRQ}), Clear-to-Send (\overline{CTS}) to control the modem, Request-to-Send (\overline{RTS}), Data Carrier Detect(\overline{DCD}) and Clock Inputs(Tx CLK, Rx CLK) used for synchronization of received and transmitted data. This ACIA also provides four registers; Status Register, Control Register, Receive Register and Transmit Register.

24-pin dual-in-line type package is used for the ACIA. Internal Structure of ACIA is illustrated in Fig. 13.

ACIA OPERATION

Master Reset

ACIA has an internal master reset function controlled by software, since it has no hardware reset pin. Bit 0 and bit 1 of control register should be set to "11" to execute master reset, also bit 5 and bit 6 should be programmed to get predetermined \overline{RTS} output accordingly. To release the master reset, the data other than "11" should be written into bit 0, bit 1 of the control register. When the master reset is released, the control register needs to be programmed to get predetermined options such as clock divider ratios, word length, one or two stop bits, parity (even, old, or none), etc.

It may happen that "Low" level output is provided in IRQ pin during the time after power-on till master reset. In the system using ACIA, interrupt mask bit of MPU should be released after the master reset of ACIA. (MPU interrupt should be prohibited until MPU program completes the master reset of ACIA.) Transmit Data Register (TDR) and Receive Data Register (RDR) can not be reset by master reset.




Figure 13 Internal Structure of ACIA

Transmit

A typical transmitting sequence consists of reading the ACIA Status Register either as a result of an interrupt or in the ACIA's turn in a polling sequence. A character may be written into the Transmit Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to a Shift Register where it is serialized and transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the Data Register, the Status Register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted (because of double buffering). The second character will be automatically transferred into the Shift Register when the first character transmission is completed. This sequence continues until all the characters have been transmitted.

Receive

Data is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for an externally synchronized clock (to its data) while the divide-by-16 and 64 ratios are provided for internal synchronization. Bit synchronization in the divide-by-16 and 64 modes is initiated by

the detection of the leading mark-space transition of the start bit. False start bit delection capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Status Register is read to determine if a character has been received from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. When parity has been selected for an 8-bit word (7 bits plus parity), the receiver strip the parity bit (D₇="0") so that data alone is transferred to the MPU. This feature reduces MPU programming. The Status Register can continue to be read again to determine when another character is available in the Receive Data Register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the Shift register. The above sequence continues until all characters have been received.

■ ACIA INTERNAL REGISTERS

The ACIA provides four registers; Transmit Data Register (TDR), Receive Data Register (RDR), Control Register (CR) and Status Register (SR). The content of each of the registers is summarized in Table I.

Buffer Address	RS=1 · R/W=0	RS=1 • R/W=1	RS=0 ⋅ R/W=0	RS=0 · R/W=1
Data Bus	Transmit Data Register	Receiver Data Register	Control Register	Status Register
	(Write Only)	(Read Only)	(Write Only)	(Read Only)
0	Data Bit 0*	Data Bit 0	Counter Divide Select (CR0)	Rx Data Reg, Full (RDRF)
1	Data Bit 1	Data Bit 1	Counter Divide Select (CR1)	Tx Data Reg. Empty (TDRE)
2	Data Bit 2	Data Bit 2	Word Select 1 (CR2)	Data Carrier Detect (DCD)
3	Data Bit 3	Data Bit 3	Word Select 2 (CR3)	Clear to Send (CTS)
4	Data Bit 4	Data Bit 4	Word Select 3 (CR4)	Framing Error (FE)
5	Data Bit 5	Data Bit 5	Tx Control 1 (CR5)	Overrun (OVRN)
6	Data Bit 6	Data Bit 6	Tx Control 2 (CR6)	Parity Error (PE)
7	Data Bit 7***	Data Bit 7**	Rx Interrupt Enable (CR7)	Interrupt Request (IRQ)

Table 1 Definition of ACIA Register Contents

Transmit Data Register (TDR)

Data is written in the Transmit Data Register during the negative transition of the enable (E) when the ACIA has been addressed and RS \cdot $\overline{R/W}$ is selected. Writing data into the register causes the Transmit Data Register Empty bit in the Status Register to go "0". Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within 2 bit time + several E cycles of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

Receive Data Register (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) on the status buffer to go "1" (full). Data may then be read through the bus by addressing the ACIA and R/\overline{W} "High" when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

Control Register

The ACIA Control Register consists of eight bits of writeonly buffer that are selected when RS and R/\overline{W} are "Low". This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send (RTS) peripheral/modem control output.

Counter Divide Select Bits (CR0 and CR1)

The Counter Divide Select Bits (CRO and CR1) determine the divide ratios utilized in both the transmitter and receiver section of the ACIA. Additionally, these bits are used to provide a master reset for the ACIA which clears the Status Register (except for external conditions on CTS and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set "1" to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

Table 2 Function of Counter Devide Select Bit

CR1	CR0	Function
0	0	÷1
0	1	÷16
1	0	÷64
1	1	Master Reset

Word Select Bits (CR2, CR3, and CR4)

The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:



^{*} Leading bit = LSB = Bit 0

^{**} Data bit will be zero in 7-bit plus parity modes.

^{***} Data bit is "don't care" in 7-bit plus parity modes.
**** 1 ··· "High" level, 0 ... "Low" level

Table 3 Function of Word Select Bit

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6)

Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send (RTS) output, and the transmission of a Break level (space). The following encoding format is used:

Table 4 Function of Transmitter Control-Bit

CR6	CR5	Function
0	0	RTS = "Low", Transmitting Interrupt Disabled.
0	1	RTS = "Low", Transmitting Interrupt Enabled.
1	0	RTS = "High", Transmitting Interrupt
		Disabled.
1	1	RTS = "Low", Transmits a Break level on
		the Transmit Data Output.
		Transmitting Interrupt Disabled.

Receive Interrupt Enable Bit (CR7)

The following interrupts will be enabled by a "1" in bit position 7 of the Control Register (CR7): Receive Data Register Full, Overrun, or a "Low" to "High" transistion on the Data Carrier Detect (DCD) signal line.




Figure 14 IRQ Internal Circuit

Status Register

Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This read-only register is selected when RS is "Low" and R/\overline{W} is "High" Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the ACIA.

Receive Data Register Full (RDRF), Bit 0

RDRF indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current. Data Carrier Detect (DCD) being "High" also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1

The Transmit Data Register Empty bit being set "1" indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The "0" state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (DCD), Bit 2

The DCD bit will be "1" when the DCD input from a modem has gone "High" to indicate that a carrier is not present. This bit going "1" causes an Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains "1" after the DCD input is returned "Low" until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the DCD input remains "High" after read status and read data or master reset has occurred, the interrupt is cleared, the DCD status bit remains "1" and will follow the DCD input.

Clear-to-Send (CTS), Bit 3

The CTS bit indicates the state of the CTS input from a modem. A "Low" CTS indicates that there is a CTS from the modem. In the "High state, the Transmit Data Register Empty bit is inhibited and the CTS status bit will be "1". Master reset does not affect the Clear-to-Send Status bit.

Framing Error (FE), Bit 4

FE indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The FE flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5

Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6

The PE flag indicates that the number of "1"s (highs) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7

The IRQ bit indicates the state of the \overline{IRQ} output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the \overline{IRQ} output is "Low" the IRQ bit will be "1" to indicate the interrupt or service request status. IRQ is cleared by a read operation to the Receive Data Register or a write operation to the Transmit Data Register.

SIGNAL FUNCTIONS

Interface Signal for MPU

Bi-Directional Data Bus (D₀~D₇)

The bi-directional data bus $(D_0 \sim D_7)$ allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remain in the high impedance (off) state except when the MPU performs an ACIA read operation.

Enable (E)

The Enable signal, E, is a high impedance TTL compatible input that enables the bus input/output data buffers and clocks data to and from the ACIA. This signal will normally be a derivative of the HMCS6800 ϕ_2 Clock.

Read/Write (R/W)

The R/\overline{W} line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the ACIA's input/output data bus interface. When R/\overline{W} is "High" (MPU Read cycle), ACIA output drivers are turned on and a selected register is read. When it is "Low", the ACIA output drivers are turned off and the MPU writes into a selected register. Therefore, the R/\overline{W} signal is used to select read-only or write-only registers within the ACIA.

Chip Select (CS₀, CS₁, CS₂)

These three high impedance TTL compatible input lines are used to address the ACIA. The ACIA is selected when CS₀ and CS₁ are "High" and CS₂ is "Low". Transfers of data to and from the ACIA are then performed under the control of the Enable signal, Read/Write, and Register Select.

Register Select (RS)

The RS line is a high impedance input that is TTL compatible. A "High" level is used to select the Transmit/Receive Data Registers and a "Low" level the Control/Status Registers. The R/\overline{W} signal line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (IRQ)

IRQ is a TTL compatible, open-drain (no internal pullup), active "Low" output that is used to interrupt the MPU. The IRQ output remains "Low" as long as the cause of the interrupt is present and the appropriate interrupt enable within the ACIA is set.

Clock Inputs

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16 or 64 times the data rate may be selected.

Transmit Clock (Tx CLK)

The Tx CLK input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

Receive Clock (Rx CLK)

The Rx CLK input is used for synchronization of received data. (In the ÷ 1 mode, the clock and data must be synchronized externally.) The receiver samples the data on the positive transition of the clock.

Serial Input/Output Lines

Receive Data (Rx Data)

The Rx Data line is a high impedance TTL compatible input through which data is received in a serial format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500 kbps when external synchronization is utilized.

Transmit Data (Tx Data)

The Tx Data output line transfers serial data to a modem or other peripheral. Data rates in the range of 0 to 500 kbps when external synchronization is utilized.

Modem Control

The ACIA includes several functions that permit limited control of a peripheral or modem. The functions included are CTS, RTS and DCD.

Clear-to-Send (CTS)

This high impedance TTL compatible input provides automatic control of the transmitting end of a communications link via the modem \overline{CTS} active "Low" output by inhibiting the Transmit Data Register Empty (TDRE) status bit.

Request-to-Send (RTS)

The \overline{RTS} output enables the MPU to control a peripheral or modem via the data bus. The \overline{RTS} output corresponds to the state of the Control Register bits CR5 and CR6. When CR6=0 or both CR5 and CR6=1, the \overline{RTS} output is "Low" (the active state). This output can also be used for Data Terminal Ready (\overline{DTR}).


Data Carrier Detect (DCD)

DCD is the input signal corresponding to the "carrier detect" signal which shows carrier detect of modem.

DCD signal is used to control the receiving operation. When DCD input goes "High", ACIA stops all the receiving operation and sets receiving part in reset status. It means that receive shift register stops shifting, error detection circuit and synchronization circuit of receive clock are reset. When DCD is in "High" level, the receiving part of ACIA is kept in initial status and the operation in the receiving part is prohibited. When DCD goes "Low", the receiving part is allowed to receive data. In this case, the following process is needed to reset DCD flag and restarts the receive operation. (Refer to

Figure 15.)

- Return DCD input from "High" to "Low".
 Read status register. (DCD flag = "1")
- (3) Read receive data register (Uncertain data will be read.)



All the receiving operation are prohibited and ACIA is stopped in this period.

Figure 15 DCD Flag Timing Chart

■ Note for Use

Input Signal, which is not necessary for user's application, should be used fixed to "High" or "Low" level. This is applicable to the following signal pins. Rx Data, Rx CLK, Tx CLK, CTS, DCD

MICROCOMPUTER SYSTEM HD6350, HD63A50, HD63B50

CMOS ACIA (Asynchronous Communications Interface Adapter)

The HD6350 CMOS Asynchronous Communications Interface Adapter provides the data formatting and control to interface serial asynchronous data communications information to bus organized systems such as the HMCS6800 Microprocessing Unit.


The bus interface of the HD6350 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking.


The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation three control lines are provided. Exceeding Low Power dissipation is realized due to adopting CMOS process.

FEATURES

- Low-Power, High-Speed, High-Density CMOS
- Compatible with NMOS ACIA (HD6850)
- Serial/Parallel Conversion of Data
- Eight and Nine-bit Transmission
- Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Peripheral/Modem Control Functions (Clear to Send CTS, Request to Send RTS, Data Carrier Detect DCD)
- Optional ÷ 1. ÷ 16. and ÷ 64 Clock Modes
- Up to 500kbps Transmission


■ BLOCK DIAGRAM





The Flat Package product is under development.

■ PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Maximum Output Current**	llol	10	mA
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°c

■ RECOMMENDED OPERATING CONDITIONS

	Item	Symbol	min	typ	max	Unit		
Supply Voltage Input "Low" Voltage		V _{cc} *	4.5	5.0	5.5 0.8	V		
		V _{IL} *	0	_		V		
Input "High"	$D_0 \sim D_7$, RS, Tx CLK, \overline{DCD} , \overline{CTS} , Rx Data	V _{IH} *	2.0		V _{cc}	v		
Voltage	CS ₀ , $\overline{\text{CS}}_2$, CS ₁ , R/ $\overline{\text{W}}$, E, Rx CLK		*10	* IH	· IH	2.2		Vcc
Operating Temperature		Topr	-20	25	75	°C		

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V ±10%, V_{SS} = 0V, T_a = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

	tem	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	$D_0 \sim D_7$, RS, Tx CLK, DCD, CTS, Rx Data	VIH		2.0	_	V _{cc}	V	
input High Voltage	CS_0 , $\overline{CS_2}$, CS_1 , R/\overline{W} , E, Rx CLK	VIH		2.2	-	Vcc		
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	٧ .	
Input Leakage Current	R/W, CS ₀ , CS ₁ , CS ₂ , E	lin	V _{in} = 0 ~ V _{CC}	-2.5	_	2.5	μΑ	
Three-State (Off State) Input Current	D ₀ ~ D ₇	I _{TSI}	rsi V _{in} = 0.4 ~ V _{CC}		-	10	μΑ	
	D ~ D		I _{OH} = -400 μA	4.1	_	_		
Output "High" Voltage	$D_0 \sim D_7$		I _{OH} ≤ -10 μA	V _{CC} -0.1	-	_	V	
Output High Voltage	Tx Data, RTS	V _{OH}	I _{OH} = -400 μA	4.1	-	-		
	IX Data, RTS		I _{OH} ≤ -10 μA	V _{CC} -70.1	_	_		
Output "Low" Voltage	All Outputs	VoL	I _{OH} = 1.6 mA	_	_	0.4	V	
Output Leakage Current (Off State)	ĪRO	ILOH	V _{OH} = V _{CC}	_	_	10	μА	
	$D_0 \sim D_7$	C _{in}			_	12.5	pF	
Input Capacitance	E, Tx CLK, Rx CLK, R/W, RS, Rx Data, CS ₀ , CS ₁ , CS ₂ , CTS, DCD		V _{in} = 0V, T _a = 25°C, f = 1.0 MHz	_	_	7.5		
Output Capacitance	RTS, Tx Data	_	V _{in} = 0V, T _a = 25°C,		_	10	_	
Output Capacitance	IRQ	Cout	f = 1.0 MHz	_	_	5.0	pF	
	Under transmitting and	lcc	E = 1.0 MHz	_	_	3		
	Receiving operation • 500 kbps		E = 1.5 MHz	-	-	4	mA	
	Data bus R/W operation		E = 2.0 MHz	_	_	5		
Supply Current	When the chip is not selected 500 kbps		E = 1.0 MHz	-	-	200		
	Under non transmitting and receiving operation		E = 1.5 MHz	_	-	250	μΑ	
Z	• Input level (Except E) V _{IH} min = V _{CC} -0.8V V _{IL} max = 0.8V		E = 2.0 MHz		_	300		

With respect to V_{SS} (SYSTEM GND)
 Maximum output current is the maximum current which can flow out from one output terminal or I/O common terminal (D₀ ~ D₇, RTS, Tx Data, IRQ).

⁽NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS (V_{CC} = 5.0V ±10%, V_{SS} = 0V, T_a = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. TIMING OF DATA TRANSMISSION

ltem		Symbol	Test Condition	HD6350		HD63A50		HD63B50		Unit
		Symbol		min	max	min	max	min	max	J
	÷ 1 Mode	PW _{CL}	Fig. 1	900	_	650		500	_	ns
Minimum Clock Pulse Width	÷ 16, ÷ 64 Modes			600	_	450	_	280	_	ns
	÷ 1 Mode	PW _{CH}	Fig. 2	900	_	650	_	500	-	ns
	÷ 16, ÷ 64 Modes			600	T -	450	_	280	_	ns
Clark Fraguesey	÷ 1 Mode	fc		_	500	_	750	_	1000	kHz
Clock Frequency	÷ 16, ÷ 64 Modes			_	800	_	1000	_	1500	kHz
Clock-to-Data Delay for	Fransmitter	t _{TDD}	Fig. 3	_	600	_	540	_	460	ns
Receive Data Setup Time	÷ 1 Mode	t _{RDSU}	Fig. 4	250	_	100	_	30	_	ns
Receive Data Hold Time	÷ 1 Mode	t _{RDH}	Fig. 5	250	_	100	_	30	-	ns
IRQ Release Time		t _{IR}	Fig. 6		1200	_	900	_	700	ns
RTS Delay Time		t _{RTS}	Fig. 6		560	_	480	_	400	ns
Rise Time and Fall Time	Except E	t _r , t _f		_	1000*	_	500	_	250	ns

^{* 1.0} µs or 10% of the pulse width, whichever is smaller.

2. BUS TIMING CHARACTERISTICS 1) READ

14	County at	Test	HD6350		HD63A50		HD63B50		l limia
Item	Symbol	Condition	min	max	min	max	min	max	Unit
Enable Cycle Time	t _{cyc} E	Fig. 7	1000	_	666		500	_	ns
Enable "High" Pulse Width	PWEH	Fig. 7	450	-	280	_	220	_	ns
Enable "Low" Pulse Width	PWEL	Fig. 7	430	_	280		210	_	ns
Setup Time, Address and R/W Valid to Enable Positive Transition	t _{AS}	Fig. 7	80	_	60	_	40	_	ns
Data Delay Time	todr	Fig. 7	_	290	_	180	_	150	ns
Data Hold Time	t _H	Fig. 7	20	100	20	100	20	100	ns
Address Hold Time	tAH	Fig. 7	10	_	10		10	-	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 7		25	_	25	_	20	ns

2) WRITE

lam	C. mbal	Test Condition	HD6350		HD63A50		HD63B50		Unit
Item	Symbol		min	max	min	max	min	max	Onit
Enable Cycle Time	t _{cycE}	Fig. 8	1000	_	666	_	500	_	ns
Enable "High" Pulse Width	PWEH	Fig. 8	450	_	280	_	220	_	ns
Enable "Low" Pulse Width	PWEL	Fig. 8	430	_	280	_	210	_	ns
Setup Time, Address and R/W Valid to Enable Positive Transition	t _{AS}	Fig. 8	80	_	60	_	40	-	ns
Data Setup Time	t _{DSW}	Fig. 8	165	_	80	_	60	_	ns
Data Hold Time	tH	Fig. 8	10	-	10	_	10	_	ns
Address Hold Time	t _{AH}	Fig. 8	10		10	_	10	_	ns
Rise and Fall Time for Enable Input	ter, tef	Fig. 8	_	25	_	25	_	20	ns




Figure 1 Clock Pulse Width, "Low" State




Figure 2 Clock Pulse Width, "High" State




Figure 3 Transmit Data Output Delay




Figure 4 Receive Data Setup Time (÷1 Mode)





Figure 5 Receive Data Hold Time (÷1 Mode)



- * (1) IRQ Release Time applied to Rx Data Register read operation. (2) IRQ Release Time applied to Tx Data Register write operation. (3) IRQ Release Time applied to control Register write TIE = 0, RIE = 0 operation.
- ** IRQ Release Time applied to Rx Data Register read operation right after read status register, when IRQ is asserted by DCD rising edge.

(Note) Note that followings take place when IRQ is asserted by the detection of transmit data register empty status. IRQ is released to "High" asynchronously with E signal when CTS goes "High". (Refer to Figure 14)

Figure 6 RTS Delay and IRQ Release Time




Figure 7 Bus Read Timing Characteristics (Read information from ACIA)







Figure 8 Bus Write Timing Characteristics (Write information into ACIA)



C = 130pF for $\overline{D_0} \sim D_7$ = 30pF for \overline{RTS} and Tx Data R = 10k Ω for $D_0 \sim D_7$, \overline{RTS} and Tx Data All diodes are.1S2074 Θ or Equivalent.

Figure 9 Bus Timing Test Loads





Figure 10 110 Baud Serial ASCII Data Timing



BAUD RATE	150	300	
CHARACTERS/SEC	15	30	
BIT TIME (msec)	6.67	3.33	, are
CHARACTER TIME (msec)	66.7	33.3	BIT TIME = SEC BAUD RATE

Figure 11 150 & 300 Baud Serial ASCII Data Timing




Figure 12 Send a 7 Bit ASCII Char. "H" Even Parity
- 2 Stop Bits H = 48₁₆ = 1001000₂

■ DATA OF ACIA

HD6350 is an interface adapter which controls transmission and reception of Asynchronous serial data. Some examples of serial data are shown in Figs. $10 \sim 12$.

■ INTERNAL STRUCTURE OF ACIA

HD6350(ACIA) provides the following; 8-bit Bi-directional Data Buses ($D_0 \sim D_7$), Receive Data Input (Rx Data), Transmit Data Output (Tx Data), three Chip Selects (CS_0 , CS_1 , $\overline{CS_2}$), Register Select Input (RS), Two Control Input (Read/Write: R/W, Enable: E), Interrupt Request Output(\overline{IRQ}), Clear-to-Send (\overline{CTS}) to control the modem, Request-to-Send (\overline{RTS}), Data Carrier Detect(\overline{DCD}) and Clock Inputs(Tx CLK, Rx CLK) used for synchronization of received and transmitted data. This ACIA also provides four registers; Status Register, Control Register, Receive Register and Transmit Register.

24-pin dual-in-line type package is used for the ACIA. Internal Structure of ACIA is illustrated in Fig. 13.

ACIA OPERATION

Master Reset

ACIA has an internal master reset function controlled by software, since it has no hardware reset pin. Bit 0 and bit 1 of control register should be set to "11" to execute master reset, also bit 5 and bit 6 should be programmed to get predetermined RTS output accordingly. To release the master reset, the data other than "11" should be written into bit 0, bit 1 of the control register. When the master reset is released, the control register needs to be programmed to get predetermined options such as clock divider ratios, word length, one or two stop bits, parity (even, old, or none),

It may happen that "Low" level output is provided in IRQ pin during the time after power-on till master reset. In the system using ACIA, interrupt mask bit of MPU should be released after the master reset of ACIA. (MPU interrupt should be prohibited until MPU program completes the master reset of ACIA.) Transmit Data Register (TDR) and Receive Data Register (RDR) can not be reset by master reset.






Figure 13 Internal Structure of ACIA

• Transmit

A typical transmitting sequence consists of reading the ACIA Status Register either as a result of an interrupt or in the ACIA's turn in a polling sequence. A character may be written into the Transmit Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to a Shift Register where it is serialized and transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the Data Register, the Status Register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted (because of double buffering). The second character will be automatically transferred into the Shift Register when the first character transmission is completed. This sequence continues until all the characters have been transmitted.

Receive

Data is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for an externally synchronized clock (to its data) while the divide-by-16 and 64 ratios are provided for internal synchronization. Bit synchronization in the divide-by-16 and 64 modes is initiated by

the detection of the leading mark-space transition of the start bit. False start bit delection capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Status Register is read to determine if a character has been received from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. When parity has been selected for an 8-bit word (7 bits plus parity), the receiver strip the parity bit (D7="0") so that data alone is transferred to the MPU. This feature reduces MPU programming. The Status Register can continue to be read again to determine when another character is available in the Receive Data Register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the Shift register. The above sequence continues until all characters have been received.

ACIA INTERNAL REGISTERS

The ACIA provides four registers; Transmit Data Register (TDR), Receive Data Register(RDR), Control Register(CR) and Status Register(SR). The content of each of the registers is summarized in Table I.



** =0	RS=1 · R/W=1	RS=0 · R/W=0	
a	Receiver Data Register	Control Register	

Table 1 Definition of ACIA Register Contents

Buffer Address	RS=1 • R/W=0	RS=1 • R/W=1	RS=0 · R/W=0	RS=0 · R/W=1
Data Bus	Transmit Data Register	Receiver Data Register	Control Register	Status Register
	(Write Only)	(Read Only)	(Write Only)	(Read Only)
0	Data Bit 0*	Data Bit 0	Counter Divide Select (CR0)	Rx Data Reg. Full (RDRF)
1	Data Bit 1	Data Bit 1	Counter Divide Select (CR1)	Tx Data Reg. Empty (TDRE)
2	Data Bit 2	Data Bit 2	Word Select 1 (ÇR2)	Data Carrier Detect (DCD)
3	Data Bit 3	Data Bit 3	Word Select 2 (CR3)	Clear to Send (CTS)
4	Data Bit 4	Data Bit 4	Word Select 3 (CR4)	Framing Error (FE)
5	Data Bit 5	Data Bit 5	Tx Control 1 (CR5)	Overrun (OVRN)
6	Data Bit 6	Data Bit 6	Tx Control 2 (CR6)	Parity Error (PE)
7	Data Bit 7***	Data Bit 7**	Rx Interrupt Enable (CR7)	Interrupt Request (IRQ)

Leading bit = LSB = Bit 0

Transmit Data Register (TDR)

Data is written in the Transmit Data Register during the negative transition of the enable (E) when the ACIA has been addressed and RS · R/W is selected. Writing data into the register causes the Transmit Data Register Empty bit in the Status Register to go "0". Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within 2 bit time + several E cycles of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

Receive Data Register (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) on the status buffer to go "1" (full). Data may then be read through the bus by addressing the ACIA and R/W "High" when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

Control Register

The ACIA Control Register consists of eight bits of writeonly buffer that are selected when RS and R/W are "Low". This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send (RTS) peripheral/ modem control output.

Counter Divide Select Bits (CR0 and CR1)

The Counter Divide Select Bits (CRO and CR1) determine the divide ratios utilized in both the transmitter and receiver section of the ACIA. Additionally, these bits are used to provide a master reset for the ACIA which clears the Status Register (except for external conditions on CTS and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set "1" to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

Table 2 Function of Counter Devide Select Bit

CR1	CR0	Function
0	0	÷1
0	1	÷16
1	0	÷64
1	1	Master Reset

Word Select Bits (CR2, CR3, and CR4)

The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:



^{**} Data bit will be zero in 7-bit plus parity modes.

^{***} Data bit is "don't care" in 7-bit plus parity modes.
*** 1 ··· "High" level, 0 ... "Low" level

Table 3 Function of Word Select Bit

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6)

Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send (\overline{RTS}) output, and the transmission of a Break level (space). The following encoding format is used:

Table 4 Function of Transmitter Control-Bit

CR6	CR5	Function
0	0	RTS = "Low", Transmitting Interrupt Disabled
0	1	RTS = "Low", Transmitting Interrupt Enabled.
1	0	RTS = "High", Transmitting Interrupt
		Disabled.
1	1	RTS = "Low", Transmits a Break level on
		the Transmit Data Output.
		Transmitting Interrupt Disabled.

Receive Interrupt Enable Bit (CR7)

The following interrupts will be enabled by a "1" in bit position 7 of the Control Register (CR7): Receive Data Register Full, Overrun, or a "Low" to "High" transistion on the Data Carrier Detect (DCD) signal line.




Figure 14 IRQ Internal Circuit

Status Register

Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This read-only register is selected when RS is "Low" and R/W is "High". Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the ACIA.

Receive Data Register Full (RDRF), Bit 0

RDRF indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current. Data Carrier Detect (DCD) being "High" also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1

The Transmit Data Register Empty bit being set "1" indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The "0" state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (DCD), Bit 2

The DCD bit will be "1" when the DCD input from a modem has gone "High" to indicate that a carrier is not present. This bit going "1" causes an Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains "1" after the DCD input is returned "Low" until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the DCD input remains "High" after read status and read data or master reset has occurred, the interrupt is cleared, the DCD status bit remains "1" and will follow the DCD input.

Clear-to-Send (CTS), Bit 3

The CTS bit indicates the state of the CTS input from a modem. A "Low" CTS input indicates that there is a CTS from the modem. In the "High" state, the Transmit Data Register Empty bit is inhibited and the CTS status bit will be "1". Master reset does not affect the Clear-to-Send Status bit.

Framing Error (FE), Bit 4

FE flag indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The FE flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5

Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6

The PE flag indicates that the number of "1"s (highs) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7

The IRQ bit indicates the state of the \overline{IRQ} output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the \overline{IRQ} output is "Low" the IRQ bit will be "1" to indicate the interrupt or service request status. IRQ is cleared by a read operation to the Receive Data Register or a write operation to the Transmit Data Register. (Refer to Figure 14.)

SIGNAL FUNCTIONS

Interface Signal for MPU

Bi-Directional Data Bus (Do~D7)

The bi-directional data bus $(D_0 \sim D_7)$ allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remain in the high impedance (off) state except when the MPU performs an ACIA read operation.

Enable (E)

The Enable signal, E, is a high impedance TTL compatible input that enables the bus input/output data buffers and clocks data to and from the ACIA. This signal will normally be a derivative of the HMCS6800 ϕ_2 Clock. The ACIA accepts both continuous pulse signal and strobe type signal as Enable input.

Read/Write (R/W)

The R/\overline{W} line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the ACIA's input/output data bus interface. When R/\overline{W} is "High" (MPU Read cycle), ACIA output drivers are turned on and a selected register is read. When it is "Low", the ACIA output drivers are turned off and the MPU writes into a selected register. Therefore, the R/\overline{W} signal is used to select read-only or write-only registers within the ACIA.

Chip Select (CS₀, CS₁, CS₂)

These three high impedance TTL compatible input lines are used to address the ACIA. The ACIA is selected when CS_0 and CS_1 are "High" and $\overline{CS_2}$ is "Low". Transfers of data to and from the ACIA are then performed under the control of the Enable signal, Read/Write, and Register Select.

Register Select (RS)

The RS line is a high impedance input that is TTL compatible. A "High" level is used to select the Transmit/Receive Data Registers and a "Low" level the Control/Status Registers. The R/\overline{W} signal line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (IRQ)

IRQ is a TTL compatible, open-drain (no internal pullup), active "Low" output that is used to interrupt the MPU. The IRQ output remains "Low" as long as the cause of the interrupt

is present and the appropriate interrupt enable within the ACIA is set.

Clock Inputs

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16 or 64 times the data rate may be selected.

Transmit Clock (Tx CLK)

The Tx CLK input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

Receive Clock (Rx CLK)

The Rx CLK input is used for synchronization of received data. (In the ÷ 1 mode, the clock and data must be synchronized externally.) The receiver samples the data on the positive transition of the clock.

Serial Input/Output Lines

Receive Data (Rx Data)

The Rx Data line is a high impedance TTL compatible input through which data is received in a serial format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500 kbps when external synchronization is utilized.

Transmit Data (Tx Data)

The Tx Data output line transfers serial data to a modem or other peripheral. Data rates in the range of 0 to 500 kbps when external synchronization is utilized.

Modem Control

The ACIA includes several functions that permit limited control of a peripheral or modem. The functions included are CTS, RTS and DCD.

Clear-to-Send (CTS)

This high impedance TTL compatible input provides automatic control of the transmitting end of a communications link via the modem $\overline{\text{CTS}}$ active "Low" output by inhibiting the Transmit Data Register Empty (TDRE) status bit. (Refer to Figure 15.)

Request-to-Send (RTS)

The \overline{RTS} output enables the MPU to control a peripheral or modem via the data bus. The \overline{RTS} output corresponds to the state of the Control Register bits CR5 and CR6. When CR6=0 or both CR5 and CR6=1, the \overline{RTS} output is "Low" (the active state). This output can also be used for Data Terminal Ready (\overline{DTR}). (Refer to Figure 15.)




Figure 15 RTS and CTS Timing Chart (Example of 2 bytes transmission)


Data Carrier Detect (DCD)

 \overline{DCD} is the input signal corresponding to the "carrier detect" signal which shows carrier detect of modem.

 \overline{DCD} signal is used to control the receiving operation. When \overline{DCD} input goes "High", ACIA stops all the receiving operation and sets receiving part in reset status. It means that receive shift register stops shifting, error detection circuit and synchronization circuit of receive clock are reset. When \overline{DCD} is in "High" level, the receiving part of ACIA is kept in initial

status and the operation in the receiving part is prohibited. When \overline{DCD} goes "Low", the receiving part is allowed to receive data. In this case, the following process is needed to reset \overline{DCD} flag and restarts the receive operation. (Refer to Figure 16.)

- (1) Return DCD input from "High" to "Low".
- (2) Read status register. (DCD flag = "1")
- (3) Read receive data register (Uncertain data will be read.)



All the receiving operation are prohibited and ACIA is stopped in this period.

Figure 16 DCD Flag Timing Chart

Note for Use


Input Signal, which is not necessary for user's application, should be used fixed to "High" or "Low" level. This is

applicable to the following signal pins. Rx Data, Rx CLK, Tx CLK, CTS, DCD




■ PACKAGE DIMENSIONS (Unit: mm)

• DP-24



• FP-24



HD6852, HD68A52

SSDA (Synchronous Serial Data Adapter)

The HD6852 Synchronous Serial Data Adapter provides a bi-directional serial interface for synchronous data information interchange. It contains interface logic for simultaneously transmitting and receiving standard synchronous communications characters in bus organized systems such as the HMCS6800 Microprocessor systems.


The bus interface of the HD6852 includes select, enable, read/write, interrupt, and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the synchronous data interface with synchronization, fill character insertion/deletion, and error checking. The functional configuration of the SSDA is programmed via the data bus during system initialization.


Programmable control registers provide control for variable word length, transmit control, receive control, synchronization control and interrupt control. Status, timing and control lines provide peripheral or modem control.

Typical applications include data communications terminals, floppy disk controllers, cassette or cartridge tape controllers and numerical control systems.


■ FEATURES

- Programmable Interrupts from Transmitter, Receiver, and Error Detection Logic
- Character Synchronization on One or Two Sync Codes
- External Synchronization Available for Parallel-Serial Operation
- Programmable Sync Code Register
- Up to 600kbps Transmitter
- Peripheral/Modem Control Functions
- Three Bytes of FIFO Buffering on Both Transmit and Receive
- 6, 7, or 8 Bit Data Transmission
- Optional Even and Odd Parity
- Parity, Overrun, and Underflow Status
- Compatible with MC6852 and MC68A52





■ PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item,	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	٧
Input Voltage	V _{in} *	-0.3 ∼ +7.0	٧
Operating Temperature	T _{opr}	- 20 ~ + 75	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Input Voltage	V ₁ L *	-0.3		0.8	٧
	V _{IH} *	2.0	_	Vcc	V
Operating Temperature	T _{opr}	- 20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Input	ViH	_	2.0		_	٧
Input "Low" Voltage	All Input	VIL	_	-0.3		0.8	V
Output "High" Voltage	D ₀ ~D ₇	V _{OH}	$I_{OH} = -205 \mu\text{A},$ $PW_{EH}, PW_{EL} \le 25 \mu\text{s}$	2.4	_	_	v
Output Fign Voltage	Tx Data DTR, TUF	V _{он}	$I_{OH} = -100 \mu\text{A},$ $PW_{EH}, PW_{EL} \le 25 \mu\text{s}$	2.4	_	_	v
Output "Low" Voltage	All Output	VoL	$I_{OL} = 1.6 \text{ mA},$ $PW_{EH}, PW_{EL} \leq 25 \mu \text{s}$	_	_	0.4	V
Input Leakàge Current	TxCLK, RxCLK, Rx Data, E, RES, RS, R/W CS, DCD, CTS	l _{in}	V _{in} = 0 ~ 5.25 V	-2.5	_	2.5	μΑ
Three-State Input Current (Off State)	D ₀ ~ D ₇	I _{TSI}	$V_{in} = 0.4 \sim 2.4 V,$ $V_{CC} = 5.25 V$	-10	_	10	μΑ
Output Leakage Current (Off State)	ĪRO	I _{LOH}	V _{OH} = 2.4V	_	_	10	μΑ
Power Dissipation		PD		-	300	525	mW
	$D_0 \sim D_7$			_	_	12.5	
Input Capacitance	RxData, RxCLK, TxCLK, RES, CS, RS, R/W, E, DCD, CTS	C _{in}	V _{in} = 0V, Ta = 25°C, f = 1 MHz	_	_	7.5	pF
Output Capacitance	TxData, DTR, TUF,	Cout	V _{in} = 0V, Ta = 25°C f = 1 MHz		-	10 5.0	pF

^{*} Ta = 25° C, V_{CC} = 5V



• AC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. TIMING OF THE DATA TRANSFER

Item	Symbol	Test	HD6852			HD68A52			T
Ttem	Symbol	Condition	min	typ	max	min	typ	max	Unit
Clock "Low" Pulse Width	PW _{CL}	Fig. 1	700	-	_	400	-	-	ns
Clock "High" Pulse Width	PW _{CH}	Fig. 2	700	-	_	400	-	- 1	ns
Clock Frequency	fc		-	-	600	_	_	1,000	kHz
Receive Data Setup Time	tRDSU	Fig. 3,7	350	_	_	200	-	-	ns
Receive Data Hold Time	tRDH	Fig. 3	350		_	200	_	- 1	ns
Sync Match Delay Time	tsM	Fig. 3	_	-	1.0	_		0.666	μs
Clock-to-Data Delay for Transmitter	t _{TDD}	Fig. 4,6	_	-	1.0	-	_	0.666	μs
Transmitter Underflow	trur	Fig. 4	_	-	1.0	_	_	0.666	μs
DTR Delay Time	tota	Fig. 5	— :	_	1.0		_	0.666	μs
IRQ Release Time	tir	Fig. 5		_	1.2	_	-	0.8	μs
RES Pulse Width	TRES		1.0	-	_	0.666	_	_	μs
CTS Setup Time	tcтs	Fig. 6	200	_	_	150	-	_	ns
DCD Setup Time	toco	Fig. 7	500	_	_	350	_	-	ns
Input Rise and Fall Times(Except E)	tr, tf	0.8V to 2.0V	_	_	1.0*	_	-	1.0*	μs

^{* 1.0}µ or 10% of the pulse width, whichever is smaller.


2. BUS TIMING

1) READ

Item	Symbol	Test	HD6852		HD68A52		Unit	
ntem	Symbol	Condition	min	max	min	max	Omit	
Enable Cycle Time	t _{cycE}		1.0	-	0.666	-	μs	
Enable "High" Pulse Width	PWEH		0.45	25	0.28	25	μs	
Enable "Low" Pulse Width	PWEL		0.43	_	0.28	_	μs	
Setup Time, Address and R/W valid to Enable positive transition	tas	Fig. 8	140	_	140	_	ns	
Data Delay Time	toda		-	320	-	220	ns	
Data Hold Time	t _H		10	-	10	-	ns	
Address Hold Time	t _{AH}		10	80	10	80	ns	
Rise and Fall Time for Enable input	ter, ter		-	25	_	25	ns	

2) WRITE

Item	Symbol	Test	HD	HD6852		HD68A52	
Item	Symbol	Condition	min	max	min	max	Unit
Enable Cycle Time	t _{cyc} E		1.0	_	0.666	-	μs
Enable Pulse Width, "High"	PWEH		0.45	25	0.28	25	μs
Enable Pulse Width, "Low"	PWEL		0.43	_	0.28	_	μs
Setup Time, Address and R/W valid to Enable positive transition	tas	Fig. 9	140	_	140	-	ns
Data Setup Time	tosw		195		80	-	ns
Data Hold Time	t _H		10	_	10	-	ns
Address Hold Time	t _{AH}		10	_	10	_	ns
Rise and Fall Time for Enable input	t _{Er} , t _{Ef}		_	25	-	25	ns



Tx CLK
or
Rx CLK
PWCH

Figure 1 Clock Pulse Width ("Low" level)

Figure 2 Clock Pulse Width ("High" level)




Figure 3 Receive Data Setup and Hold Times and Sync Match Delay Time




Figure 4 Transmit Data Output Delay and Transmitter Underflow Delay Time






Figure 6 CTS Setup Time



- * IRQ Release Time applied to TxData FIFO write operation and RxData FIFO read operation.
- ** IRQ Release Time applied to write "1" operation to RxRS, TxRS, CTUF, Clear CTS bits.



At least two Rx CLK pulse should be input after the last bit of the last data before the next falling edge of \overline{DCD} occurs.

Figure 7 DCD Setup Time









Figure 8 Bus Read Timing Characteristics (Read information from SSDA)



Enable



C=130pF for D₀~D₇ =30pF for DTR, Tx Data, and TUF All diodes are 1S2074 (H) or Equivalent. R=11kΩ for D₀~D₂ =24kΩ for DTR, Tx Data, and TUF



PWEH

PWEL

Figure 10 Test Loads

DEVICE OPERATION

At the bus interface, the SSDA appears as two addressable memory locations. Internally, there are seven registers: two read-only and five write-only registers. The read-only registers are Status and Receive Data; the write-only registers are Control 1, Control 2, Control 3, Sync Code and Transmit Data. The serial interface consists of serial input and output lines with independent clocks, and four peripheral/modem control lines.

Data to be transmitted is transferred directly into the 3-byte Transmit Data First-In First-Out (FIFO) Register from the data bus. Availability of the input to the FIFO is indicated by a bit in the Status Register; once data is entered, it moves through the FIFO to the last empty location. Data at the output of the FIFO is automatically transferred from the FIFO to the Transmitter Shift Register as the shift register becomes available to transmit the next character. If data is not available from the FIFO (underflow condition), the Transmitter Shift Register is automatically loaded with either a sync code or an all "1"s character. The transmit section may be programmed to append even, odd, or no parity to the transmitted word. An external control line (CTS) is provided to inhibit the transmitter without clearing the FIFO.

Serial data is accumulated in the receiver based on the synchronization mode selected. In the external sync mode used for parallel-serial operation, the receiver is synchronized by the

Data Carrier Detect (DCD) input and transfers successive bytes of data to the input of the Receiver FIFO. The single-synccharacter mode requires that a match occur between the Svnc Code Register and one incoming character before data transfer to the FIFO begins. The two-sync-character mode requires that two sync codes be received in sequence to establish synchronization. Subsequent to synchronization in any mode, data is accumulated in the shift register, and parity is optionally checked. An indication of parity error is carried through the Receiver FIFO with each character to the last empty location. Availability of a word at the FIFO output is indicated by a bit in the Status Register, as is a parity error.

The SSDA and its internal registers are selected by the address bus, Read/Write (R/\overline{W}) and Enable control lines. To configure the SSDA, Control Registers are selected and the appropriate bits set. The Status Register is addressable for reading status.

Other I/O lines, in addition to Clear-to-Send (CTS) and Data Carrier Detect (DCD), include Sync Match/Data Terminal Ready (SM/DTR) and Transmitter Underflow (TUF). The transmitter and receiver each have individual clock inputs allowing simultaneous operation under separate clock control. Signals to the microprocessor are the Data bus and Interrupt Request (IRQ).

Initialization

During a power-on sequence, the SSDA is reset via the \overline{RES} input and internally latched in a reset condition to prevent erroneous output transmissions. The Sync Code Register, Control Register 2, and Control Register 3 should be programmed prior to the programmed release of the Transmitter and/or Receiver Reset bits; these bits in Control Register 1 should be cleared after the \overline{RES} line has gone "High".

Transmitter Operation

Data is transferred to the transmitter section in parallel form by means of the data bus and Transmit Data FIFO. The Transmit Data FIFO is a 3-byte register whose status is indicated by the Transmitter Data Register Available status bit (TDRA) and its associated interrupt enable bit. Data is transferred through the FIFO on negative edges of Enable (E) pulses. Two data transfer modes are provided in the SSDA. The 1-byte transfer mode provides for writing data to the transmitter section (and reading from the receiver section) one byte at a time. The 2-byte transfer mode provides for writing two data characters in succession.

Data will automatically transfer from the last register location in the Transmit Data FIFO (when it contains data) to the Transmitter Shift Register during the last half of the last bit of the previous character. A character is transferred into the Shift Register by the Transmitter Clock. Data is transmitted LSB first, and odd or even parity can be optionally appended. The unused bit positions in short word length characters from the data bus are "don't cares". (Note: The data bus inputs may be reversed for applications requiring the MSB to be transferred taken, e.g., IBM format for floppy disks; however, care must be taken to properly program the control registers — Table 1 will have its bit positions reversed.)

When the Shift Register becomes empty, and data is not available for transfer from the Transmit Data FIFO, an "underflow" occurs, and a character is inserted into the transmitter data stream to maintain character synchronization. The character transmitted on underflow will be either a "Mark" (all "1"s) or the contents of the Sync Code Register, depending upon the state of the Transmit Sync Code on Underflow control bit. The underflow condition is indicated by a pulse (≈ Tx CLK "High" period) on the Underflow putput (when in Tx Sync on underflow mode). The Underflow output occurs coincident with the transfer of the last half of the last bit preceding the underflow character. The Underflow status bit is set until cleared by means of the Clear Underflow control bit. This output may be used in floppy disk systems to synchronize write operations and for appending CRCC.

Transmission is initiated by clearing the Transmitter Reset bit in Control Register 1. When the Transmitter Reset bit is cleared, the first full positive half-cycle of the Transmit Clock will initiate the transmit cycle, with the transmission of data or underflow characters beginning on the negative edge of the Transmit Clock pulse which started the cycle. If the Transmit Data FIFO was not loaded, an underflow character will be transmitted.

The Clear-to-Send (CTS) input provides for automatic control of the transmitter by means of external system hardware: e.g., the modem CTS output provides the control in a data communications system. The CTS input resets and inhibits the transmitter section when "High", but does not reset the Transmit Data FIFO. The TDRA status bit is inhibited by CTS being "High" in either the one-sync character or two-sync-character mode of operation.

In the external sync mode, TDRA is unaffected by CTS in order to provide Transmit Data FIFO status for preloading and operating the transmitter under the control of the CTS input. When the Transmitter Reset bit (Tx Rs) is set, the Transmit Data FIFO is cleared and the TDRA status bit is cleared. After one E clock has occurred, the Transmit Data FIFO becomes available for new data with TDRA inhibited.

Receiver Operation

Data and a presynchronized clock are provided to the SSDA receiver section by means of the Receive Data (Rx Data) and Receive Clock (Rx CLK) inputs. The data is a continuous stream of binary data bits without means for identifying character boundaries within the stream. It is, therefore, necessary to achieve character synchronization for the data at the beginning of the data block. Once synchronization is achieved, it is assumed to be retained for all successive characters within the block.

Data communications systems utilize the detection of sync codes during the initial portion of the preamble to establish character synchronization. This requires the detection of a single code or two successive sync codes. Floppy disk and cartridge tape units require sixteen bits of defined preamble and cassettes require eight bits of preamble to establish the reference for the start of record. All three are functionally equivalent to the detection of sync codes. Systems which do not utilize code detection techniques require custom logic external to the SSDA for character synchronization and use of the parallel-to-serial (external sync) mode.

(Note: The Receiver Shift Register is set to ones when reset)

Synchronization

The SSDA provides three operating modes with respect to character synchronization: one-sync-character mode, two-synccharacter mode, and external sync mode. The external sync mode requires synchronization and control of the receiving section through the Data Carrier Detect (DCD) input. This external synchronization could consist of direct line control from the transmitting end of the serial data link or from external logic designed to detect the start of the message block. The one-sync-character mode searches on a bit-by-bit basis until a match is achieved between the data in the Shift Register and the Sync Code Register. The match indicates character synchronization is complete and will be retained for the message block. In the two-sync-character mode, the receiver searches for the first sync code match on a bit-by-bit basis and then looks for a second successive sync code character prior to establishing character synchronization. If the second sync code character is not received, the bit-by-bit search for the first sync code is resumed.

Sync codes received prior to the completion of synchronization (one or two character) are not transferred to the Receive Data FIFO. Redundant sync codes during the preamble or sync codes which occure as "fill characters" can automatically be stripped from the data, when the Strip Sync control bit is set, to minimize system loading. The character synchronization will be retained until cleared by means of the Clar Sync bit, which also inhibits synchronization search when set.

Receiving Data

Once synchronization has been achieved, subsequent characters are automatically transferred into the Receive Data FIFO and clocked through the FIFO to the last empty location by E pulses (MPU System ϕ 2). The Receiver Data Available status bit



(RDA) indicates when data is available to be read from the last FIFO location (#3) when in the 1-byte transfer mode. The 2-byte transfer mode causes the RDA status bit to indicate data is available when the last two FIFO register locations are full. Data being available in the Receive Data FIFO causes an interrupt request if the Receiver Interrupt Enable (RIE) bit is set. The MPU will then read the SSDA Status Register, which will indicate that data is available for the MPU read from the Receiver Data FIFO register. The IRQ and RDA status bits are reset by a read from the FIFO. If more than one character has been received and is resident in the Receive Data FIFO, subsequent E clocks will cause the FIFO to update and the RDA and IRQ status bits will again be set. The read data operation for the 2-byte transfer mode requires an intervening E clock between reads to allow the FIFO data to shift. Optional parity is automatically checked as data is received, and the parity status condition is maintained with each character until the data is read from the Receive Data FIFO. Parity errors will cause an interrupt request if the Error Interrupt Enable (EIE) has been set. The parity bit is not transferred to the data bus but must be checked in the Status Register. NOTE: In the 2-byte transfer mode, parity should be checked prior to reading the second byte, since a FIFO read clears the error bit.

Other status bits which pertain to the receiver section are Receiver Overrun and Data Carrier Detect (\overline{DCD}). The Overrun status bit is automatically set when a transfer of a character to the Receive Data FIFO occurs and the first register of the Receive Data FIFO is full. Overrun causes an interrupt if Error Interrupt Enable (EIE) has been set. The transfer of the overrunning character into the FIFO causes the previous character in the FIFO input register location to be lost. The Overrun status bit is cleared by reading the Status Register (when the overrun condition is present), followed by a Receive Data FIFO Register read. Overrun cannot occur and be cleared without providing an opportunity to detect its occurrence via the Status Register.

A positive transition on the \overline{DCD} input causes an interrupt if the EIE control bit has been set. The interrupt caused by \overline{DCD} is cleared by reading the Status Register when the \overline{DCD} status bit is "1", followed by a Receive Data FIFO read. The \overline{DCD} status bit will subsequently follow the state of the \overline{DCD} input when it goes "Low".

SSDA REGISTERS

Seven registers in the SSDA can be accessed by means of the bus. The registers are defined as read-only or write-only according to the direction of information flow. The Register Select (RS) input selects two registers in each state, one being read-only and the other write-only. The Read/Write (R/\overline{W}) input defined which of the two selected registers will actually be accessed. Four registers (two read-only and two write-only) can be addressed via the bus at any particular time. These registers and the required addressing are defined in Table 1.

• Control Register 1 (C1)

Control Register 1 is an 8-bit wirte-only register that can be directly addressed from the data bus. Control Register 1 is addressed when RS = "Low" and R/\overline{W} = "Low".

Receiver Reset (Rx Rs), C1 Bit 0

The Receiver Reset control bit provides both a reset and inhibit function to the receiver section. When Rx Rs is set, it clears the receiver control logic, error logic, Rx Data FIFO

Control, Parity Error status bit, and \overline{DCD} interrupt. The Receiver Shift Register is set ones. The Rx Rs bit must be cleared after the occurrence of a "Low" level on \overline{RES} in order to enable the receiver section of the SSDA.

Transmitter Reset (Tx Rs), C1 Bit 1

The Transmitter Reset control bit provides both a reset and inhibit to the transmitter section. When Tx Rs is set, it clears the transmitter control section, Transmitter Shift Register, Tx Data FIFO Control (the Tx Data FIFO can be reloaded after one E clock pulse), the Transmitter Underflow status bit, and the CTS interrupt, and inhibits the TDRA status bit (in the one-sync-character and two-sync-character modes). The Tx Rs bit must be cleared after the occurrence of a "Low" level on RES in order to enable the transmitter section of the SSDA. If the Tx FIFO is not preloaded, it must be loaded immediately after the Tx Rs release to prevent a transmitter underflow condition.

Strip Synchronization Characters (Strip Sync), C1 Bit 2

If the Strip Sync bit is set, the SSDA will automatically strip all received characters which match the contents of the Sync Code Register. The characters used for synchronization (one or two characters of sync) are always stripped from the received data stream.

Clear Synchronization (Clear Sync), C1 Bit 3

The Clear Sync control bit provides the capability of dropping receiver character synchronization and inhibiting resynchronization. The Clear Sync bit is set to clear and inhibit receiver synchronization in all modes and is reset to zero to enable resynchronization.

Transmitter Interrupt Enable (TIE), C1 Bit 4

TIE enable both the Interrupt Request (\overline{IRQ}) output and Interrupt Request status bit to indicate a transmitter service request. When TIE is set and the TDRA status bit is "1", the \overline{IRQ} output will go "Low" (the active state) and the \overline{IRQ} status bit will go "1".

Receiver Interrupt Enable (RIE), C1 Bit 5

RIE enable both the Interrupt Request output (\overline{IRQ}) and the Interrupt Request status bit to indicate a receiver service request. When RIE is set and the RDA status bit is "1", the \overline{IRQ} output will go "Low" (the active state) and the \overline{IRQ} status bit will go "1".

Address Control 1 (AC1) and Address Control 2 (AC2), C1 Bits 6 and 7

AC1 and AC2 select one of the write-only registers — Control 2, Control 3, Sync Code, or Tx Data FIFO — as shown in Table 1, when RS = "High" and R/\overline{W} = "Low".

Control Register 2 (C2)

Control Register 2 is an 8-bit write-only register which can be programmed from the bus when the Address Control bits in Control Register 1 (AC1 and AC2) are reset, RS = "High" and R/\overline{W} = "Low".

Peripheral Control 1 (PC1) and Peripheral Control 2 (PC2), C2 Bits 0 and 1

Two control bits, PC1 and PC2, determine the operating characteristics of the Sync Match/DTR output. PC1, when "High", selects the Sync Match mode. PC2 provides the inhibit/



enable control for the SM/DRT output in the Sync Match mode. A one-bit-wide pulse is generated at the output when PC2 is "0", and a match occurs between the contents of the Sync Code Register and the incoming data even if sync is inhibited (Clear Sync bit = "1"). The Sync Match pulse is referenced to the negative edge of Rx CLK pulse causing the match.

The Data Terminal Ready (DTR) mode is selected when PC1 is "0". When PC2 = "1" the SM/DTR output = "Low" and vice versa. The operation of PC2 and PC1 is summarized in Table 4.

1-Byte/2-Byte Transfer (1-Byte/2-Byte), C2 Bit 2

When 1-Byte/2-Byte is set, the TDRA and RDA status bits will indicate the availability if their respective data FIFO registers for a single byte data transfer. Alternately, if 1-Byte/2-Byte is reset, the TDRA and RDA status bits indicate when two bytes of data can be moved without a second status read. An intervening Enable pulse must occur between data transfers.

Word Length Selects (WS1, WS2, WS3), C2 Bits 3, 4, 5

Word length Select bits WS1, WS2, and WS3 select word length of 7, 8, or 9 bits including parity as shown in Table 3.

Transmit Sync Code on Underflow (Tx Sync), C2 Bit 6

When Tx Sync is set, the transmitter will automatically send a sync character when data is not available for transmission. If Tx Sync is reset, the transmitter will transmit a Mark character (including the parity bit position) on underflow. When the underflow is detected, a pulse approximately a Tx CLK "High" period wide will occur on the underflow output if the Tx Sync bit is "1". Internal parity generation is inhibited during underflow except for sync code fill character transmission in 8 bit plus parity word lengths.

Error Interrupt Enable (EIE), C2 Bit 7

When EIE is set, the IRQ status bit will go "1" and the IRQ output will go "Low" if:

- A receiver overrun occurs. The interrupt is cleared by reading the Status Register and reading the Rx Data FIFO.
- DCD input has gone to a "High". The interrupt is cleared by reading the Status Register and reading the Rx Data FIFO.
- 3) A parity error exists for the character in the last location (#3) of the Rx Data FIFO. The interrupt is cleared by reading the Rx Data FIFO. The interrupt is cleared by reading the Rx Data FIFO.
- 4) The CTS input has gone to a "High". The interrupt is cleared by writing a "1" in the Clear CTS bit, C3 bit 2, or by a Tx Reset
- 5) The transmitter has underflowed (in the Tx Sync on Underflow mode). The interrupt is cleared by writing a "1" into the Clear Underflow, C3 bit 3, or Tx Reset.

When EIE is a "0", the \overline{IRQ} status bit and the \overline{IRQ} output are disabled for the above error conditions. A "Low" level on the \overline{RES} input resets EIE to "0".

Control Register 3 (C3)

Control Register 3 is a 4-bit write-only register which can be programmed from the bus when RS = "High" and R/\overline{W} = "Low" and Address Control bit AC1 = "1" and AC2 = "0".

External/Internal Sync Mode Control (E/I Sync), C3 Bit 0

When the E/I Sync Mode bit is "1", the SSDA is in the external sync mode and the receiver synchronization logic is disabled. Synchronization can be achieved by means of the DCD input or by starting Rx CLK at the midpoint of data bit "0" of

a character with DCD "Low". Both the transmitter and receiver sections operate as parallel — serial converters in the External Sync mode. The Clear Sync bit in Control Register 1 acts as a receiver sync inhibit when "High" to provide a bus controllable inhibit. The Sync Code Register can serve as a transmitter fill character register and a receiver match register in this mode. A "Low" on the RES input resets the E/I Sync Mode bit placing the SSDA In the internal sync mode.

One-Sync-Character/Two-Sync-Character Mode, Control (1 Sync/2 Sync), C3 Bit 1

When the 1 Sync/2 Sync bit is set, the SSDA will synchronize on a single match between the received data and the contents of the Sync Code Register. When the 1 Sync/2 Sync bit is reset, two successive sync characters must be received prior to receiver synchronization. If the second sync character is not detected, the bit by bit search resumes from the first bit in the second character. See the description of the Sync Code Register for more details.

Clear CTS Status (Clear CTS), C3 Bit 2

When a "1" is written into the Clear CTS bit, the stored status and interrupt are cleared. Subsequently, the CTS status bit reflects the state of the CTS input. The Clear CTS control bit does not affect the CTS input nor its inhibit of the transmitter secton. The Clear CTS command bit is self-clearing, and writing a "0" into this bit is a nonfunctional operation.

Clear Transmit Underflow Status (CTUF), C3 Bit 3

When a "1" is written into the CTUF status bit, the CTUF bit and its associated interrupt are reset. The CTUF command bit is self-clearing and writing a "0" into this bit is a nonfunctional operation.

Sync Code Register

The Sync Code Register is an 8-bit register for storing the programmable sync code required for received data character synchronization in the one-sync-character and two-sync-character modes. The Sync Code Register also provides for stripping the sync/fill characters from the received data (a programmable option) as well as automatic insertion of fill characters in the transmitted data stream. The Sync Code Register is not utilized for teceiver character synchronization in the external sync mode; however, it provides storage of receiver match and transmit fill characters.

The Sync Code Register can be loaded when AC2 and AC1 are a "1" and "0" respectively, and R/W = Low and RS = High.

The Sync Code Register may be changed after the detection of a match with the received data (the first sync code having been detected) to synchronize with a double-word sync pattern. (This sync code change must occur prior to the completion of the second character.) The sync match (SM) output can be used to interrupt the MPU system to indicate that the first eight bits have matched. The service routine would then change the sync match register to the second half of the pattern. Alternately, the one-sync-character mode can be used for sync codes for 16 or more bits by using software to check the second and subsequent bytes after reading them from the FIFO.

The detection of the sync code can be programmed to appear on the Sync Match/DTR output by writing a "1" in PC1 (C2 bit 0) and a "0" in PC2 (C2 bit 1). The Sync Match output will go "High" for one bit time beginning at the character interface between the sync code and the next character.

• Parity for Sync Character

Transmitter

Transmitter does not generate parity for the sync character except 9-bit mode.

9-bit (8-bit + parity) - 8-bit sync character + parity

8-bit (7-bit + parity) - 8-bit sync character (no parity)

7-bit (6-bit + parity) - 7-bit sync character (no parity)

Receiver

At Synchronization

Receiver automatically strips the sync character(s) (two sync characters if '2 sync' mode is selected) which is used to establish synchronization. And parity is not checked for these sync characters.

After Synchronization is Established

When 'strip sync' bit is selected, the sync characters (fill characters) are stripped and parity is not checked for the stripped sync (fill) characters. When 'strip sync' bit is not selected (0), the sync character is assumed to be normal data and it is transferred into FIFO after parity checking. (When non-parity format is selected, parity is not checked.)

Strip Sync (C1 Bit 2)	Data Format (C2 Bit 3-5)	Operation
1	×	No transfer of sync code. No parity check of sync code.
0	With Parity	*Transfer data and sync codes. Parity check.
0	Without Parity	*Transfer data and sync codes. No parity check.

^{*} Subsequent to synchronization

It is necessary to pay attention to the selected sync character in the following cases.

- 1) Data format is (6 + parity), (7 + parity),
- 2) Strip sync is not selected ("0").
- After synchronization when sync code is used as a fill character.

Transmitter sends sync character without parity, but receiver checks the parity as if it is normal data. Therefore, the sync character should be chosen to match the parity check selected for the receiver in this special case.

Receive Data First-In First-Out Register (Rx Data FIFO)

The Receive Data FIFO Register consists of three 8-bit registers which are used for buffer storage of received data. Each 8-bit register has an internal status bit which monitors its full or empty condition. Data is always transferred from a full register to an adjacent empty register. The transfer from register to register occurs on E pulses. The RDA status bit will be "1" when data is available in the last location of the Rx Data FIFO.

In an Overrun condition, the overrunning character will be transferred into the full first stage of the FIFO register and will cause the loss of that data character. Successive overruns continue to overwite the first register of the FIFO. This destruction of data is indicated by means of the Overrun status

bit. The Overrun bit will be set when the overrun occurs and remains set until the Status Register is read, followed by a read of the Rx Data FIFO.

Unused data bits for short word lengths (including the parity bit) will appear as "0"s on the data bus when the Rx Data FIFO is read.

Transmit Data First-In First-Out Register (Tx Data FIFO)

The Transmit Data FIFO Register consists of three 8-bit registers which are used for buffer storage of data to be transmitted. Each 8-bit register has an internal status bit which monitors its full or empty condition. Data is always transferred from a full register to an adjacent empty register. The transfer is clocked by E pulses.

The TDRA status bit will be "High" if the Tx Data FIFO is available for data.

Unused data bits for short word lengths will be handled as "don't cares". The parity bit is not transferred over the data bus since the SSDA generates parity at transmission.

When an Underflow occurs, the Underflow character will be either the contents of the Sync Code Register or an all "1"s character. The underflow will be stored in the Status Register until cleared and will appear on the Underflow output as a pulse approximately a Tx CLK "High" period wide.

Status Register

The Status Register is an 8-bit read-only register which provides the real-time status of the SSDA and the associated serial data channel. Reading the Status Register is a non-destructive process. The method of clearing status bits depends upon the function each bit represents and is discussed for each bit in the register.

Receiver Data Available (RDA), S Bit 0

The Receiver Data Available status bit indicates when receiver data can be read from the Rx Data FIFO. The receiver data being present in the last register (#3) of the FIFO causes RDA to be "1" for the 1-byte transfer mode. The RDA bit being "1" indicates that the last two registers (#2 and #3) are full when in the 2-byte transfer mode. The second character can be read without a second status rad (to determine that the character is available). And E pulse must occur between reads of the Rx Data FIFO to allow the FIFO to shift. Status must be read on a word-by-word basis if receiver data error checking is important. The RDA status bit is reset automatically when data is not available.

Transmitter Data Register Available (TDRA), S Bit 1

The TDRA status bit indicates that data can be loaded into the Tx Data FIFO Register. The first register (#1) of the Tx Data FIFO being empty will be indicated by a "1" in the TDRA status bit in the 1-byte transfer mode. The first two registers (#1 and #2) must be empty for TDRA to be "1" when in the 2-byte transfer mode. The Tx Data FIFO can be loaded with two bytes without an intervening status read; however, one E pulse must occur between loads. TDRA is inhibited by the Tx Reset or RES. When Tx Reset is set, the Tx Data FIFO is cleared and then released on the next E clock pulse. The Tx Data FIFO can then be loaded with up to three characters of data, even though TDRA is inhibited. This feature allows preloading data prior to the release of Tx Reset, A "High" level on the CTS input inhibits the TDRA status bit in either sync mode of operation (one-sync-character or two-sync-character). CTS does not affect TDRA in the external sync mode. This

x don't care

enables the SSDA to operate under the control of the $\overline{\text{CTS}}$ input with TDRA indicating the status of the Tx Data FIFO. The $\overline{\text{CTS}}$ input does not clear the Tx Data FIFO in any operating mode.

Data Carrier Detect (DCD), S Bit 2

A positive transition on the \overline{DCD} input is stored in the SSDA until cleared by reading both Status and Rx Data FIFO. A "1" written into Rx Rs also clears the stored \overline{DCD} status. The \overline{DCD} status bit, when set, indicates that the \overline{DCD} input has gone "High", The reading of both Status and Receive Data FIFO allows Bit 2 of subsequent Status reads to indicate the state of the DCD input until the next positive transition.

Clear-to-Send (CTS), S Bit 3

A positive transiton on the \overline{CTS} input is stored in the SSDA until cleared by writing a "1" into the Clear \overline{CTS} control bit or the Tx Rs bit. The \overline{CTS} status bit, when set, indicates that the \overline{CTS} input has gone "High". The Clear \overline{CTS} command (a "1" into C3 Bit 2) allows Bit 3 of subsequent Status reads to indicate the state of the \overline{CTS} input until the next positive transition.

Transmitter Underflow (TUF), S Bit 4

When data is not available for the transmitter, an underflow occurs and is so indicated in the Status Register (in the Tx Sync on underflow mode). The underflow status bit is cleared by writing a "1" into the Clear Underflow (CTUF) control bit or

the Tx Rs bit. TUF indicates that a sync character will be transmitted as the next character. A TUF is indicated on the output only when the contents of the Sync Code Register is to be transferred (transmit sync code on underflow = "1").

Receiver Overrun (Rx Ovrn), S Bit 5

Overrun indicates data has been received when the Rx Data FIFO is full, resulting in data loss. The Rx Ovrn status bit is set when Overrun occurs. The Rx Ovrn status bit is cleared by reading Status followed by reading the Rx Data FIFO or by setting the Rx Rs control bit.

Receiver Parity Error (PE), S Bit 6

The parity error status bit indicates that parity for the character in the last register of the Rx Data FIFO did not agree with selected parity. The parity error is cleared when the character to which it pertains is read from the Rx Data FIFO or when Rx Rs occurs. The \overline{DCD} input does not clear the Parity Error or Rx Data FIFO status bits.

Interrupt Request (IRQ), S Bit 7

The Interrupt Request status bit indicates when the \overline{IRQ} output is in the active state (\overline{IRQ} output = "Low"). The IRQ status bit is subject to the same interrupt enables (RIE, TIE, and EIE) as the \overline{IRQ} output. The IRQ status but simplifies status inquiries for polling systems by providing single bit indication of service requests.

Register		ontroi* puts		dress introl		Register Content								
	RS	R/W	AC2	AC1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Status (S)	0	1	×	×	Interrupt Request (IRQ)	Receiver Parity Error (PE)	Receiver Overrun (Rx Ovrn)	Transmitter Underflow (TUF)	Clear-to- <u>Send</u> (CTS)	Data Carrier Detect (DCD)	Transmitter Data Register Available (TDRA)	Receiver Data Available (RDA)		
Control 1 (C1)	0	. 0	x	х	Address Control 2 (AC2)	Address Control 1 (AC1)	Receiver Interrupt Enable (RIE)	Transmitter Interrupt Enable (TIE)	Clear Sync	Strip Sync Characters (Strip Sync)	Transmitter Reset (Tx Rs)	Receiver Reset (Rx Rs)		
Receive Data FIFO	1	1	×	×	D,	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D _o		
Control 2 (C2)	1	0	0	0	Error Interrupt Enable (EIE)	Transmit Sync Code . on Underflow (Tx Sync)	Word Length Select 3 (WS3)	Word Length Select 2 (WS2)	Word Length Select 1 (WS1)	1-Byte/2-Byte Transfer (1-Byte/2-Byte)	Peripheral Control 2 (PC2)	Peripheral Control 1 (PC1)		
Control 3 (C2)	1	0	0	1	Not Used	Not Used	Not Used	Not Used	Clear Transmitter Underflow Status (CTUF)	Clear CTS Status (Clear CTS)	One-Sync- Character/ Two-Sync Character Mode Control (1 Sync/ 2 Sync)	External/ Internal Sync Mode Control (E/I Sync)		
Sync Code	1	0	1	0	D,	D ₆	D _s	D ₄	D,	D ₂	D ₁	D _o		
Transmit Data FIFO	1	0	1	1	D ₇	D ₆	D _s	D ₄	D ₃	D ₂	D _i	D _o		

Table 1 SSDA Programming Model

^{* 0; &}quot;Low" level, 1; "High" level

^{** &}quot;FF" should not be used as Sync Code.

^{**} When the SSDA is used in applications requiring the MSB of data to be receive and transmitted first, the data bus inputs to the SSDA may be reversed (D₀ to D₂, etc.). Caution must be used when this is done since the bit positions in this table will be reversed, and the parity should not be selected.

Table 2 Functions of SSDA Register

Register	Bit	Symbol	Function							
	7	IRQ		is cleared when the source of the IRO n the Control Registers: TIE, RIE, EI		e source is determined by				
	6	PE		When parity error is detected in receive data.		Read Rx Data FIFO, or a "1" into Rx Rs (C1 Bit 0).				
	5	Rx Ovrn		When receive data FIFO overruns.		Read Status and then Rx Data FIFO, or a "1" into Rx Rs (C1 Bit 0).				
	4	TUF		When under flow is occurred in the transmitter.		A "1" into CTUF (C3 Bit 3) or into Tx Rs (C1 Bit 1).				
_	3	CTS	Conditions for Set	When CTS signal rises.	Conditions for Reset	A "1" into Clear CTS (C3 Bit 2) or a "1" into Tx Rs (C1 Bit 1)				
Register	2	DCD		When DCD signal rises.		Read Status and then Rx Data FIFO or a "1" into Rx Rs (C1 Bit 0)				
,	1	TDRA		Byte Transfer Mode; when the transmit data FIFO (#1) is empty.		Write into Tx Data FIFO.				
	, IDRA			2 Byte Transfer Mode; when the transmit data FIFO (#1, #2) is empty.						
	0 RDA	204		1 Byte Transfer Mode; when the data is received in the receive data FIFO (#3).		Read Rx Data FIFO.				
		RDA		2 Byte Transfer Mode; when the data is received in the receive data FIFO (#2, #3).		Title IIA Bota I II G				
, , , , , , , , , , , , , , , , , , , ,	7	AC2 AC1	Used to acce	ss other registers, as shown Table 1.	*************************************					
	5	RIE	When "1", enables interrupt on RDA (S Bit 0).							
Control	4	TIE	When "1", ei	nables interrupt on TDRA (S Bit 1).						
Control Register 1 C1) Control Register 2 C2)	3	Clear Sync	When "1", cl	/hen "1", clears receiver character synchronization.						
	2	Strip Sync	When "1", st	rips all sync codes from the received						
	1	Tx Rs	When "1", re	sets and inhibits the transmitter secti	on.					
	0	Rx Rs	When "1", re	sets and inhibits the receiver section.						
	7	EIE		nables the PE, Rx Ovrn, TUF, CTS, a		pt flags (S Bits 6 through 2).				
	6	Tx Sync	When "1", al Status bit an	lows sync code contents to be transfe d output. When "O", an all mark char	erred on underfl acter is transmit	ow, and enables the TUF tted on underflow.				
Control Register 2 (C2)	5 4 3	WS3 WS2 WS1	Word Length							
	2	1-Byte/2-Byte	When "1", er "0", the TDF	nables the TDRA and RDA bits to inc RA and RDA bits indicate when a 2-b	licate when a 1-b	oyte transfer can occur; when				
	1 0	PC2 PC2	SM/DTR Out	put Control						
	3	CTUF	When "1", ci	ears TUF (S Bit 4), and IRQ if enable	d.					
Control	2	Clear CTS	When "1", cl	ears CTS (S Bit 3), and IRQ if enable	d.					
Register 3 (C3)	1	1-Sync/2-Sync	When "1", se	lects the one-sync-character mode; w	hen "O" selects	the two-sync-character mode				
-	0	E/I Sync	When "1". se	lects the external sync mode; when "	O", selects the in	nternal sync mode.				


Table 3 Word Length

Bit 5 WS3	Bit 4 WS2	Bit 3 WS1	Word Length
0	0	0	6 Bits + Even Parity
0	0	1	6 Bits + Odd Parity
0	1	0	7 Bits
0	1	1	8 Bits
1	0	0	7 Bits + Even Parity
1	0	1	7 Bits + Odd Parity
1	1	0	8 Bits + Even Parity
1	1	1	8 Bits + Odd Parity

Table 4 SM/DTR Output Control

Bit 1 PC2	Bit 0 PC1	SM/DTR Output at Pin 5
0	0	"High" Level*
0	1	Pulse1-Bit Wide, on SM
1	0	"Low" Level*
1	1	SM Inhibited, "Low"*

- * OUTPUT level is fixed by the data written into PC2, PC1.
- ** When "10" or "11", output is fixed at "Low".



INTERFACE SIGNALS FOR MPU

The SSDA interfaces to the HD6800 MPU with an 8-bit bi-directional data bus, a chip select line, a register select line, an interrupt request line, read/write line, an enable line, and a reset line. These signals, in conjunction with the HD6800 VMA output, permit the MPU to have complete control over the SSDA.

Bi-Directional Data Bus (D₀∼D₇)

The bi-directional data bus $(D_0 \sim D_7)$ allow for data transfer between the SSDA and the MPU. The data bus output drivers are three-state devices that remain in the high impedance (off) state except when the MPU performs an SSDA read operation.

• Enable (E)

The Enable signal, E, is a high impedance TTL compatible input that enables the bus input/output data buffers, clocks data to and from the SSDA, and moves data through the FIFO Registers. This signal is normally the continuous HMCS6800 System $\phi 2$ clock, so that incoming data characters are shifted through the FIFO.

Read/Write (R/W̄)

The Read/Write line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the SSDA's input/output data bus interface. When Read/Write is "High" (MPU read cycle), SSDA output drivers are turned on if the chip is selected and a selected register read. When it is "Low", the SSDA output drivers are turned off and the MPU writes into a selected register. The Read/Write signal is also used to select read-only or write-only registeres within the SSDA.

Chip Select (CS)

This high impedance TTL compatible input line is used to address the SSDA. The SSDA is selected when \overline{CS} is "Low". VMA should be used in generating the \overline{CS} input to insure that false selects will not occur. Transfers of data to and from the SSDA are then performed under the control of the Enable signal, Read/Write, and Register Select.

Register Select (RS)

The Register Select line is a high impedance input that is TTL compatible. A "High" level is used to select Control Registers C2 and C3, the Sync Code Register, and the Transmit/Receive Data Registers. A "Low" level selects the Control 1 and Status Registers (see Table 1).

Interrupt Request (IRQ)

IRQ is a TTL compatible, open-drain (no internal pullup), active "Low" output that is used to interrupt the MPU. The IRQ remains "Low" until cleared by the MPU.

Reset (RES)

The RES input provides a means of resetting the SSDA from an external source. In the "Low" state, the RES input causes the following:

- 1) Receiver Reset (Rx Rs) and Transmitter Reset (Tx Rs) bits are set causing both the receiver and transmitter sections to be held in a reset condition.
- 2) Peripheral Control bits PC1 and PC2 are reset to zero, causing the SM/DTR output to be "High".
- 3) The Error Interrupt Enable (EIE) bit is reset.
- 4) An internal synchronization mode is selected.
- The Transmitter Data Register Available (TDRA) status bit is cleared and inhibited.

When RES returns "High" (the inactive state), the transmitter and receiver sections will remain in the reset state until the Receiver Reset and Transmitter Reset bits are cleared via the bus under software control. The control Register bits affected by RES (Rx Rs, Tx Rs, PC1, PC2, EIE, and E/I Sync) cannot be changed when RES is "Low".

■ CLOCK INPUTS

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data.

Transmit Clock (Tx CLK)

The Transmit Clock input is used for the clocking of transmitted data. The transmitter shifts data on the negative transition of the clock.

Receive Clock (Rx CLK)

The Receive Clock input is used for clocking in received data. The clock and data must be synchronized externally. The receiver samples the data on the positive transition of the clock.

■ SERIAL INPUT/OUTPUT LINES

Receive Data (Rx Data)

The Receive Data line is a high impedance TTL compatible input through which data is received in a serial format. Data rates are from 0 to 600 kbps.

Transmit Data (Tx Data)

The Transmit Data output line transfers serial data to a modem or other peripheral. Data rates are from 0 to 600 kbps.

■ PERIPHERAL/MODEM CONTROL

The SSDA includes several functions that permit limited control of a peripheral or modem. The functions included are \overline{CTS} , SM/\overline{DTR} , \overline{DCD} , and TUF.

Clear-to-Send (CTS)

The CTS input provides a real-time inhibit to the transmitter

section (the Tx Data FIFO is not disturbed). A positive $\overline{\text{CTS}}$ transition resets the Tx Shift Register and inhibits the TDRA status bit and its associated interrupt in both the one-sync-character and two-sync-character modes of operation. TDRA is not affected by the $\overline{\text{CTS}}$ input in the external sync mode.

The positive transition of CTS is stored within the SSDA to insure that its occurrence will be acknowledged by the system. The stored CTS information and its associated IRQ (if enabled) are cleared by writing a "1" in the Clear CTS bit. The CTS status bit subsequently follows the CTS input when it goes "Low".

The CTS input provides character timing for transmitter data when in the external sync mode. Transmission is initiated on the negative transition of the first full positive clock pulse of the transmitter clock (Tx CLK) after the release of CTS (see Figure 6).

Data Carrier Detect (DCD)

The \overline{DCD} input provides a real-time inhibit to the receiver section (the Rx FIFO is not disturbed). A positive \overline{DCD} transition resets and inhibits the receiver section except for the Receive FIFO and the RDRA status bit and its associated \overline{IRQ} .

The positive transition of DCD is stored within the SSDA to insure that its occurrence will be acknowledged by the system. The stored DCD information and its associated IRQ (if enabled) are cleared by reading the Status Register and then the Receiver FIFO, or by writing a "1" into the Receiver Reset bit. The DCD status bit subsequently follows the DCD input when it goes "Low". The DCD input provides character synchronization timing for the receiver during the external sync mode of operation. The receiver will be initialized and data will be sampled on the positive transition of the first full Receive Clock

cycle after release of DCD (see Figure 7).

Sync Mach/Data Terminal Ready (SM/DTR)

The SM/DTR output provides four functions (see Table 4) depending on the state of the PC1 and PC2 control bits. When the Sync Match mode is selected (PC1 = "1", PC2 = "0"), the output provides a one-bit-wide pulse when a sync code is detected. This pulse occurs for each sync code match even if the receiver has already attained synchronization. The SM output is inhibited when PC2 = "1". The DTR mode (PC1 = "0") provides an output level corresponding to the complement of PC2 (DTR = "0" when PC2 = "1".) (see Table 4.)

• Transmitter Underflow (TUF)

The Underflow output indicates the occurrence of a transfer of a "fill character" to the Transmitter Shift Register when the last location (#3) in the Transmit Data FIFO is empty. The Underflow output pulse is approximately a Tx CLK "High" period wide and occurs during the last half of the last bit of the character preceding the "Underflow" (see Figure 4). The Underflow output pulse does not occur when the Tx Sync bit is in the reset state.

■ NOTE FOR USAGE

If the hold time of \overline{CS} signal and R/\overline{W} signal is within 50~230 ns, there is a case that Transmit Data FIFO is not cleared and TDRA flag is not set when software reset using TxRS (TxRS=1) is executed. Usual program for data transmission will start to send the data as shown in Fig. 11 and Fig. 12.

In this case, the data of the first three bytes are not preset and unexpected data which is remaining in Transmit Data FIFO are sent in the first two bytes.




Figure 11 Normal Flow of Starting the Transmission and Reception





Figure 12 Transmission Start Sequence

In case of SSDA, Address Hold Time should be from 20 to 50 ns or over 230 ns.

DCD Input in External Synchronization Mode

In case of receiving data in External Synchronization Mode, Receive data is put off by one bit at times, when \overline{DCD} is drived like. In RxCLK cycle in which RDA flag is set.





To avoid this case, use SSDA in the following method.

(1) DCD ~ and RxCLK ~ should meet the relation shown in Fig. 14.




Figure 14 DCD Input Timing in External Sync Mode

(2) RxData should be input regarding the second RxCLK rise as D_0 bit, after \overrightarrow{DCD} .

The HD46508 is a monolithic NMOS device with a 10-bit analog-to-digital converter, a programmable voltage comparator, a 16-channel analog multiplexer and HMCS6800 microprocessor family compatible interface.

Each of 16 analog inputs is either converted to a digital data by the analog-to-digital converter or compared with the specified value by the programmable comparator. The analog-to-digital converter uses successive approximation method as the conversion technique. It's intrinsic resolution is 10 bits but it can be 8 bits if the programmer so desires. The programmable voltage comparator compares the input voltage with the value specified by the programmer. The result (greater than, or smaller than) is reflected to the flag in the status register.


The device can expand its capability by controlling the external circuits such as sample holder, pre-amplifier and external multiplexer.


With these features, this device is ideally suited to applications such as process control, machine control and vehicle control.

FEATURES


- 16-channel Analog multiplexer
- Programmable A/D Converter resolution (10-bit or 8-bit)
- Programmable Voltage comparison (PC)
- Conversion Time 100μs (A/D), 13μs(PC)
- External Sample and Hold Circuit Control
- Auto Range-switching Control of External Amplifier
- Waiting Function for the Settling Time of External Amplifier
- Interrupt Control (Only for A/D conversion)
- Single +5V Power Supply
- Compatible with HMCS6800 Bus (The connection with other Asynchronous Buses possible)

■ BLOCK DIAGRAM





PIN ARRANGEMENT



ORDERING INFORMATION

Bus Timing	Non Linearity*
1 MHz	
1.5 MHz	±1 LSB
1 MHz	
1.5 MHz	±3 LSB
	1 MHz 1.5 MHz 1 MHz

* Specification for 10 bit A/D conversion




Figure 1 Internal Block Diagram

ABSOLUTE MAXIMUM RATINGS

ltem .	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Analog Input Voltage	V _{Ain} *	-0.3 ∼ +7.0	V
Operating Temperature	Topr	- 20 ∼ + 75	°c
Storage Temperature	T _{stg}	- 55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	٧
Input "High" Voltage	V _{IH} *	2.0	_	V _{cc}	V
Input "Low" Voltage	V _{IL} *	-0.3	_	0.8	V
Analog Input Voltage	V _{Ain} *	0	_	V _{REF(+)}	٧
Reference Voltage	V _{REF(+)} *	_	Vcc	V _{CC} +0.25	.,
neterence voltage	V _{REF(-)} *	-0.1	0	_	V
Voltage Center of Ladder	V _{REF(+)} + V _{REF(-)} *	_	Vcc	V _{CC} +0.25	v
-	2		2	2	<u> </u>
Operating Temperature	Topr	- 20	25	75	°C

^{*}With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS <1> (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 °C, unless otherwise noted.)

İtem		Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage		V _{IH}		2.0	-	Vcc	٧
Input "Low" Voltage		VIL		-0.3	_	0.8	٧
	D ₀ ~ D ₇		I _{OH} = -205μA	2.4	_	-	
Output "High" Voltage	GAINSEL	VoH	I _{OH} = -200µA	2.4	_	_	V
	GAINSEL		I _{OH} = -10μA	V _{CC} -1.0	-	_	
O	Do~D,, GAINSEL	.,	I _{OL} = 1.6 mA	-	_	0.4	V
Output "Low" Voltage	IRQ	VoL	I _{OL} = 3.2 mA	_	_	0.4	v
Input Leakage Current	E, CLK, R/W RES, RS ₀ , RS ₁ CS ₀ , CS ₁	l _{in}	V _{in} = 0 ~ 5.25∨	-2.5	-	2.5	μΑ
Three-State (off state) Input Current	D ₀ ~ D ₇	I _{TSI}	V _{in} = 0.4 ~ 2.4V	-10	_	10	μΑ
Output Leakage Current	ĪRQ	I _{LOH}	V _{OH} = 2.4V		_	10	μΑ
Power Dissipation		PD		_	_	500	mW
	$D_0 \sim D_7$			_	_	12.5	pF
Input Capacitance	E, CLK, R/W RES, RS ₀ , RS ₁ CS ₀ , CS ₁	C _{in}	V _{in} = 0V, Ta = 25°C f = 1 MHz	_	_	10.0	pF
Output Capacitance	IRQ, GAINSEL	Cout	V _{in} = 0V, Ta = 25°C f = 1 MHz	_	_	10.0	pF

• DC CHARACTERISTICS <2> (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item	Test Condition	min	typ	max	Unit
Analog Multiplexer ON Resistance	V _{Ain} = 5.0V, V _{CC} = 4.75V, Ta = 25°C	_	_	1	kΩ
OFF Channel Leakage Current	$V_{Ain} = 5.0V$ $V_{CC} = 4.75V$, $T_a = 25^{\circ}C$ $COMMON = 0V$		10	100	nA
	$V_{Ain} = 0V$, $T_a = 25^{\circ}C$ $V_{CC} = 4.75V$, COMMON = 5V	-100	-10	<u>-</u>	nA
Analog Multiplexer Input Capacitance		_		7.5	pF
Ladder Resistance (from REF(+) to REF(-))	V _{REF (+)} = 5.0V V _{REF (-)} = 0V, Ta = 25°C	10	_	40	kΩ

• CONVERTER SECTION (Ta = 25°C, $V_{CC} = V_{REF(+)} = 5.0V$, $t_{cycC} = 1\mu s$, unless otherwise noted.)

1. 10-BIT A/D CONVERSION

		HD4	6508A, HD465	608A-1	ŀ	Unia		
Item		min	typ	max	min	typ	max	Unit
Resolution		_	10		_	10	_	bits
Non-linearity Error	*	_	±1/2	±1	_	±1	±3	LSB
Zero-Error		_	±1/2	±3/4	_	±1/2	±1	LSB
Full-Scall Error		_	±1/4	±1/2	_	±1/2	±1	LSB
Quantization Error			_	±1/2		_	±1/2	LSB
Absolute Accuracy	*	_	±1	±3/2	-	±2	±4	LSB

2. 8-BIT A/D CONVERSION

1-		HD4	6508A, HD465	508A-1	Н	Unia		
Item		min	typ	max	min	typ	max	Unit
Resolution		_	8	_	_	8	_	bits
Non-linearity Error	*	_	±1/8	±1/4	_	±1/4	±3/4	LSB
Zero-Error		-	±1/4	±3/8	_	±3/8	±1/2	LSB
Full-Scall Error		_	±1/4	±3/8	_	±3/8	±1/2	LSB
Quantization Error		-	_	±1/2	_	_	±1/2	LSB
Absolute Accuracy	*		±5/8	±3/4	_	±3/4	±5/4	LSB

3. PROGRAMMABLE VOLTAGE COMPARISON (PC)

Item	HD46	508A, HD4650	08A-1	н	Linia		
item	min	typ	max	min	typ	max	Unit
Resolution	_	8	_	_	8	_	bits
Non-linearity Error	* _	±1/8	±1/4	_	±1/4	±3/4	LSB
Zero-Error	_	±1/4	±3/8	_	±3/8	±1/2	LSB
Full-Scall Error	_	±1/4	±3/8	_	±3/8	±1/2	LSB
Absolute Accuracy	* _	±3/8	±5/8	_	±1/2	±1	LSB

^{*}Temperature Coefficient; 25 ppm of FSR/°C (max)

• AC CHARACTERISTICS (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. CLOCK WAVEFORM

Item	Symbol	Test Conditions	CD* = 0			CD* = 1			Unit
item	Symbol		min	typ	max	min	typ	max	Unit
CLK Cycle Time	t _{cycC}		1.0	_	10	0.5	_	5	μs
CLK "High" Pulse Width	PW _{CH}		0.45	_	4.5	0.22	_	2.2	μs
CLK "Low" Pulse Width	PWCL	Fig. 2	0.40	_	4.0	0.21	_	2.1	μs
Rise and Fall Time of CLK	t _{Cr} , t _{Cf}		_	_	25		_	25	ns

^{*} CD : CLK Divider bit




Figure 2 CLK Waveform

2. IRQ, GAINSEL OUTPUT

ltem	Symbol	Test condition	min	typ	max	Unit
IRO Release Time	t _{IR}	Fig. 3	_		750	ns
CAINCEL Date: Time	t _{GSD1}	F:_ A	_	_	750	ns
GAINSEL Delay Time	t _{GSD2}	Fig. 4	_	_	750	ns

t_{GSD1}: TTL Load t_{GSD2}: CMOS Load





Figure 3 IRQ Release Time

(1) Sample & Hold



(2) x2, x4 Auto Range-Switching, Programmable Gain





Figure 4 GAINSEL Delay Time

3. BUS TIMING CHARACTERISTICS READ OPERATION SEQUENCE

Item	Symbol	Test Condition	HD46508 HD46508A			HD46508-1 HD46508A-1			Unit
			min	typ	max	min	typ	max	1
Enable Cycle Time	t _{cycE}		1.0	_	_	0.666	_	_	μs
Enable "High" Pulse Width	PWEH	1	0.45	_	_	0.28	_	_	μs
Enable "Low" Pulse Width	PWEL	1	0.40	_	_	0.28	_	_	μs
Rise and Fall Time of Enable	t _{Er} ,t _{Ef}	}	_	_	25	_	_	25	ns
Address Set Up Time	tAS	Fig. 5	140	_	_	140		_	ns
Data Delay Time	toda		_	_	320	_	_	220	ns
Data Access Time	tACC		_		460	-	_	360	ns
Data Hold Time	t _H	1	10	_	_	10	_	_	ns
Address Hold Time	tan	1	10	_	_	10	_	_	ns

WRITE OPERATION SEQUENCE

Item	Symbol	Test Condition	HD46508 HD46508A			HD4	Unit		
		min typ max		min	typ	max	I		
Enable Cycle Time	t _{cycE}		1.0	_	-	0.666	-	_	μs
Enable "High" Pulse Width	PWEH	1	0.45	_	-	0.280	_	_	μs
Enable "Low" Pulse Width	PWEL	1	0.40	_	_	0.280	_	_	μs
Rise and Fall Time of Enable	t _{Er} ,t _{Ef}	Fig. 6	_	_	25	_	_	25	ns
Address Set Up Time	t _{AS}		140	_	_	140	_	-	ns
Data Set Up Time	t _{DSW}	1	195	_	_	80	_	_	ns
Data Hold Time	t _H	1	10	_	_	10	_	_	ns
Address Hold Time	t _{AH}	1	10	_	_	10		_	ns






Figure 6 Write Timing




Figure 7 Test Load



SIGNAL DESCRIPTION

Processor Interface

Data Bus (D₀~D₇)

The Bi-directional data lines $(D_0 \sim D_7)$ allow data transfer between the ADU and MPU. Data bus output drivers are three state buffers that remain in the high-impedance state except when MPU performs a ADU read operation.

Enable (E)

The Enable signal (E) is used as strobe signal in MPU R/W operation with the ADU internal registers. This signal is normally derived from the HMCS6800 system clock (ϕ_2) .

Chip Select (CS₀, CS₁)

The Chip Select lines $(CS_0, \overline{CS_1})$ are used to address the ADU. The ADU is selected when CS_0 is at "High" and $\overline{CS_1}$ is at "Low" level.

Read/Write (R/W)

The R/\overline{W} line controls the direction of data transfer between the ADU and MPU. When R/\overline{W} is at "High" level, data of ADU is transferred to MPU. When R/\overline{W} is at "Low" level, data of MPU is transferred to ADU.

Register Select (RS₀, RS₁)

The Register Select line (RS₀, RS₁) are used to select one of the 4 ADU internal registers. Table 1 shows the relation between (RS₀, RS₁) address and the selected register. The lowest 2 address lines of MPU are usually used for these signals.

Reset (RES)

This input is used to reset the ADU. An input "Low" level on RES line forces the ADU into following status.

- 1) All the shift-registers in ADU are cleared and the conversion operation is stopped.
- The GAINSEL output goes down to "Low" level. The IRQ output is made "Off" state and the D₀~D₇ are made high impedance state.

Interrupt Request (IRQ) (Open Drain Output)

This output line is used to inform the A/D conversion end signal to the MPU. This signal becomes active "Low" level when IE bit in the control register 1 is "1" and IRQ bit in the control register 2 goes "1" at the end of conversion. And this signal returns to "High" right after The MPU reads the A/D Data Register (R3). Programmable voltage comparison

does not affect this signal.

Analog Data Interface

Analog Input (Alo~Alis)

The Input Analog Data to be measured is applied to these Analog Input $(AI_0 \sim AI_{1.5})$. These are multiplexed by internal 16 channel multiplexer and output to COMMOM pin. A particular input channel is selected when the multiplexer channel address is programmed into the control Register 1 (R1).

Multiplexer Common Output (COMMON)

This signal is the output of the 16 channel analog multiplexer, and may be connected to the input of pre-amplifier or sample/hold circuit according to user's purposes. When no external circuit needed, this output should be connected to the COMPIN input.

Comparator Input (COMPIN)

This is a high impedance input line that is used to transmit selected analog data to comparator. The COMMON line is usually connected to this input. When external Pre-amplifier or Sample/hold circuit is used, output of these circuits may be connected to this input.

Reference Voltage (+) (REF (+))

This line is used to apply the standard voltage to the internal ladder resistors.

Reference Voltage (-) (REF (-))

This line is connected to the analog ground.

ADU Control

Conversion Clock (CLK)

The CLK is a standard clock input signals which defines internal timing for A/D conversion and PC operation.

Gain Select (GAINSEL) (CMOS Compatible Output)

This output is used to control the external circuit. The function of this signal is programmable and it is specified by (G1, G0) bits in Control Register 0. By using this output, user can control the auto-range-switching of external preamplifier, also control external sample & hold circuit, etc. as well.

[NOTE] This LSI is different from other HMCS6800 family LSIs in following function

• RES doesn't affect IE bit of RO

FUNCTION OF INTERNAL REGISTERS

• Structure

Table 1 Internal Registers of the ADU

				_ "	D N		Write				Data	Bit			
\overline{CS}_1	CS₀	RS ₁	RS₀	Reg. #	Register Name	Read	vvrite	7	6	5	4	3	2	1	0
0	1	0	0	R0	Control Register 0	0	0	ΙE	CD	ST				G1	G0
0	1	0	1	R1	Control Register 1	0	0	SC	GS	PC	MI	D3	D2	D1	D0
0	1	1	0	R2	Status & A/D Data Register (H)	0	×	IRQ	BSY	PCO		ov	DW	C9	C8
0	1	1	1	R3	A/D Data Register (L)	0	×	C7	C6	C5	C4	C3	C2	C1	CO
0	1	1	1	R4	PC Data Register	×	0	B7	В6	B5	B4	В3	B2	B1	BO

(Note) O --- YES

x --- NO

Control Register 0 (R0)




Figure 8 Control Register 0

*RES doesn't affect IE bit.

Control Register 1 (R1)





Figure 9 Control Register 1

Status & A/D Data Register (H)



V_{Ain}: Unknown Input Voltage V_p: Programmed Voltage by R4

C9, C8 bits are cleared when 8 bit A/D conversion is performed.

Figure 10 Status & A/D Data Register (H)

A/D Data Register (L)




Figure 11 A/D Data Register (L)



PC Data Register

7	6	5	4	3	2	1	0
B7	B6	B5	B4	В3	B2	B1	В0

8 bit Data for Programmable Voltage Comparison

Figure 12 PC Data Register

Description for the Internal Registers Control Register 0 (R0)

This Register is a 5-bit read/write register that is used to specify Interrupt Enable (IE), CLK Divider (CD), Settling Time (ST) and Mode Select (G0, G1). This Register should be written before writing R1.

IE bit: (Interrupt Enable)	IE = "1", IE = "0",	Interrupt is requested through the IRQ output. Interrupt is masked.
CD bit: (Clock Divider)		CLK ÷ 2 is used as internal clock. CLK is used directly.
ST bit: (Settling Time)	1	First comparison is executed after 1 expanded cycle in order to compensate external amplifiers settling delay. Cycle is not delayed.
G0, G1 bit; (Mode select)		are used to specify the func- INSEL signal when GS bit

Table 2 Function of G0, G1

G1	G0	Mode Select
0	0	Sample & Hold
0	1	Auto Range-Switching x 2
1	0	Auto Range-Switching x 4
1	1	Programmable Gain Control

Control Register 1 (R1)

This register is an 8-bit read/write register that is used to store the command for A/D conversion mode and programmable comparison mode. This register includes MPX channel address $(D_0 \sim D_3)$, MPX inhibit (MI), programmable comparator select (PC), GAINSEL enable (GS) and short-cycle conversion (SC) bits. When this register (R1) is programmed, each conversion mode starts.

SC bit (Short-cycle)	SC = "1",	Short-cycle conversion (8 bit length) Normal conversion
		(10 bit length)
GS bit (GAINSEL Enable)	GS = "1",	GAINSEL signal is enabled. The function of GAINSEL is specified by (G0, G1) bits. GAINSEL signal is dis- abled. ("Low" level)
	GS = "0",	GAINSEL signal is disabled. ("Low" level)
PC bit (Program comparator)	PC = "1",	Programmable voltage comparator mode
(-3	PC = "0",	A/D conversion mode
MI bit (MPX Inhibit)	MI = "1",	Internal MPX channel is inhibited in order to use external MPX channel. Internal MPX channel is
l	MI = "0",	Internal MPX channel is used.
D0~D3 (MPX channel)		are used to select the MPX channel.

Table 3 MPX Channel Addressing

Channel #1	D3	D2	D1	D0	Analog Input
0	0	0	0	0	AI ₀
1	0	0	0	1	Alı
2	0	0	1	0	Al ₂
3	0	0	1	1	Al ₃
4	0	1	0	0	Al ₄
5	0	1	0	1	Al ₅
6	0	1	1	0	Al ₆
7	0	1	1	1	Al ₇
8	1	0	0	0	Als
9	1	0	0	1	Alg
10	1	0	1	0	Al ₁₀
11	1	0	1	1	Alıı
12	1	1	0	0	Al ₁₂
13	1	1	0	1	Al ₁₃
14	1	1	1	0	Al ₁₄
15	1	1	1	1	Al ₁₅

Table 4 Function Select

PC	SC	Function	GS	(G0, G1)	
	0	10 bit AD CONV.	0	DISABLE	
0			1	ENABLE*	
	1 8 bit AD CONV.		0	DISABLE	
			1	ENABLE*	
1	×	PROG. COMP (8 bit)	×	DISABLE	

x = Do not care = See Table 6

Status & A/D Data Register (H) (R2)

This register is a 7-bit read only register that is used to store the upper 2-bit data (C8, C9), data weight (DW), data overscale (OV), programmable comparator output (PCO), busy (BSY) and interrupt request(IRQ).

: These bits store upper 2-bit data mea-(Upper bit data) sured by 10 bit length conversion.

DW bit (Data weight) This bit indicates data weight when Auto range-switching mode is selected. This bit is set or reset when the conversion has completed. The conditions are shown in following Table.

In this mode GAINSEL output also goes "High" or "Low" on the same condition shown in Table 5.

Other status of DW bit is shown in

Table 6.

OV bit (Over scale) : This bit is set when analog data is greater than or equal to reference Volt-

age $(V_{REF(+)})$.

PCO bit (Programmable comparator

Output)

This bit indicates the result of programmable voltage comparison.

"1" → PCO VAin >Vp "0" → PCO $V_{Ain} < V_{p}$

> VAin: Analog Input Voltage to be compared

Vp: Programmed Voltage

(R4)

BSY bit

This bit indicates that the ADU is now

under conversion. (Busy)

IRO bit (Interrupt Request)

This bit is set when the A/D conversion has completed and cleared by reading

the R3.

A/D Data Register (L) (R3)

This register is an 8-bit read-only register that is used to store the lower 8 bits data of 10-bit conversion or full 8 bits data of the 8-bit conversion.

PC Data Register (R4)

This register is an 8-bit write-only register prepared for Programmable Voltage comparison. Stored data is converted to digital voltage, and compared with analog input to be measured. The result of comparison is set into PCO bit.

Table 5 Data Weight (DW) Set or Reset Condition

Condition Mode	Set ("1")	Reset ("0")
Auto Range-Switching (x2)	$V_{Ain} < \frac{410}{1024} \cdot V_{REF(+)}$	$V_{Ain} > \frac{410}{1024} \cdot V_{REF(+)}$
Auto Range-Switching (x4)	$V_{Ain} < \frac{206}{1024} \cdot V_{REF(+)}$	$V_{Ain} > \frac{206}{1024} \cdot V_{REF(+)}$

: Analog Input Voltage to be measured VAin

VREF(+) Voltage Applied to REF(+)

[[]NOTE] CD bit and ST bit are effective in every case.





Figure 13 A/D Conversion Timing Chart (Basic Sequence)

• A/D Conversion and PC sequence (t_{cvc}=1μs) 10 bits A/D Conversion







Overscale check Cycle (Analog Input is compared with V_{REF(+)}.)

20

(LSB)


3) Expanded Sequence SC = "0" ST = "1" GS = "0"

E	xpand Cycle	2 ⁹ (MSB)	28	27	2 ⁶	2 ⁵	24	2 ³	2 ²	21	2 ⁰ (LSB)
-	18µ	ıs ——									


MSB cycle is expanded to compensate external amplifier's settling delay.


4) Auto Range-Switching Control Sequence SC = "0"





5) Auto Range-Switching & Expansion a) Analog Input $< 1/2 V_{REF(+)}$ or $1/4 V_{REF(+)}$






b) Analog Input $> 1/2V_{REF(+)}$ or $1/4V_{REF(+)}$

Expand Auto Cycle Range		2 ⁸	27	2 ⁶	25	24	2 ³	2 ²	2 ¹	2 ⁰ (LSB)
< 18 μs>	€9 μs →					GAI	NSEL do	esn't go	"High"	

6) Sample & Hold Control Sequence SC = "0" ST = "0" GS = "1"

G0 = "0" G1 = "0"/



7) Programmable Gain Control

Sequence SC = "0" ST = "0" GS = "1" G0 = "1" G1 = "1"

, "G	AINSEL	." always	goes "H	igh''					
2 ⁹ (MSB)	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º (LSB)
→ 9µs →									

8) Programmable Gain & Expansion

Control Sequence SC = "0" ST = "1" GS = "1" G0 = "1"

Expand Cycle	2 ⁹ (MSB)	2 ⁸	27	2 ⁶	25	24	2 ³	2 ²	2 ¹	2º (LSB
-----------------	-------------------------	----------------	----	----------------	----	----	----------------	----------------	----------------	------------

8 Bit A/D Conversion

1) Basic Sequence




2 ⁷ (MSB)	2 ⁶	25	24	2 ³	2 ²	2¹	2 ⁰ 2 ⁻¹
9µs							†

Additional conversion cycle for rounding the LSB - 1 Bit.

2) Expanded Sequence





Programmable Voltage Comparison

1) Basic Sequence (PC = "1")



2) Expanded Sequence





■ HOW TO USE THE ADU

• Functions of GAINSEL

The ADU is equipped with programmable GAINSEL output signal. By using GAINSEL output and external circuit, the ADU is able to implement following control.

- 1) Auto Range-Switching (Auto Gain) Control
- 2) Programmable Gain control
- 3) Sample & Hold control
- GAINSEL output is controlled by Mode Select bit (G0,
- G1) when GAINSEL enable bit (GS) is "1".

Table 6 GAINSEL Control

GS	G1	G0	GAINSEL	Control Mode	DW
0	×	x	"Low"	Normal Use (GAINSEL is not used)	0
1	0	0	"High"	Sample & Hold control	0
1	0	1	*	Auto Range Switching x 2 control	**
1	1	0	*	Auto Range Switching x 4 control	**
1	1	1	"High"	Programmable Gain control	1

GAINSEL goes "High" or "Low" according to the condition shown in Table 5. See, Table 5.



How to Control External Circuit

(1) Sample & Hold Control (G1=0, G0=0)

An example of Sample & Hold circuit is shown in Fig. 14. When ADU is set in Sample & Hold Control Mode, GAINSEL becomes "High" level on conversion and controls the data holding.

(2) Automatic Range Switching Control (G1=0, G0=1 or G1= 1, G0=0)

The GAINSEL signal controls the external amplifier which can change the ratio of voltage amplification. (GAIN: $1\rightarrow 2$ times or $1\rightarrow 4$ times). Fig. 15 shows Automatic Range Switching Control. In this case, when the input voltage is lower than 206/1024 $V_{REF(+)}$, GAINSEL becomes "High" level. This makes the GAIN of the amplifier change from 1 to 4 times, and 4 times value of the input voltage is A/D converted. Using this function even if an input signal is small, it is possible to execute A/D conversion in nearly full scale. In this mode, when GAINSEL signal becomes "High", DW bit becomes "1" to show the range switching is in a progress.

(3) Programmable GAIN Control (G1=1, G0=1)

The GAINSEL signal is used for controlling the external amplifier of any GAIN which is fit to the system.

In this mode, GAINSEL always becomes "High" at the beginning of A/D conversion, so the change of range is controlled by GS bit. Converted data need to be corrected in software in accordance with GAIN of the amplifier.

This mode is effective in the case of converting very small input voltage.

(Note) Refer to "ADU Function Sequence" (A/D Conversion and PC Sequence) for the timing in which GAIN-SEL signal becomes "High". GAINSEL signal becomes "Low" in accordance with "1" → "0" change of BSY bit, Refer to Fig. 13.

x1 Sample & Hold




Figure 14 Sample & Hold Circuit




Figure 15 Pre-amplifier Circuit (x1, x4 Auto-Range Switching)

Overscale Check

ADU is equipped with hardware overscale detection function. The overscale detection is performed automatically when the result of A/D conversion is $2^{n}-1$ (all bits = 1). When analog input V_{Ain} is higher than $V_{REF(+)},$ overscale bit (0V) is set to "1". The definition of the overscale is illustrated in Fig. 17. And the flow of overscale check is shown in Fig. 16.




Figure 16 Overscale Check Flow

2n -1 111

2n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3n -1 111

3

NORMALIZED ANALOG INPUT
Figure 17 Definition ADU's Overscale

Usage of the PC

The ADU has a programmable threshold voltage comparator (PC) function. The threshold voltage is pre-setable from 0V to 5V range with 8 bit resolution. The comparator's

output is stored into PCO bit at the end of comarison.

The programmable voltage comparison time is so short that the interrupt is not requested at this mode. The end of comparison needs to be confirmed by reading the $1\rightarrow0$ transition of the BSY bit in R2.





Figure 18 Function Diagram of the PC



PC=0 : A/D conversion mode

PC=1 : Programmable Voltage Comparison Mode

PC0: Programmable comparator output (1 bit data)

 $B_0 \sim B_7$: V_p setting byte (upper byte of 10 bit D/A.

Lower byte is set to 0)

Figure 19 Registers of the PC Mode





Figure 20 PC Application Flow Chart Examples





(d) Voltage Comparison between two channels.

Figure 20 PC Application Flow Chart Examples (continued)

• EXAMPLE OF APPLIED CIRCUIT OF THE ADU

Signal R/W R/W AI. CS A۱۶ AL. VMA CS, HD46508 HD6800 ADU A, MPU D. ~D, AL, -**>>>**+5V IRQ IRQ COMMON CLK COMPIN Clock (\phi,) GAINSEL Vss Vcc Vcc V_{SS} +5V PS

Figure 22 Single ADU System


• How to use MI bit

MI bit (R1) functions as follows.

MI = 1: Internal MPX channel is inhibited in order to use attached external MPX channel.

MI = 0: Internal MPX channel is enabled.

MI bit used to select either of External MPX and Internal MPX. External MPX is connected as follows.



[NOTE] When external MPX is used as the way figure 20, 1 dammy AD conversion or PC at MI=1 should be performed.

Figure 21 How to use External MPX





Figure 23 Multi ADU System

■ DEFINITIONS OF ACCURACY

Definitions of accuracy applyed to HD46508 are as follows.

- (1) Resolution . . . The number of output binary digit.
- (2) Offset Error... The difference between actual input voltage and ideal input voltage for the first transition. (when digital output code is changed from 000... 00 to 000... 01.)
- (3) Full Scale Error...The difference between actual input voltage and ideal input voltage for the final transition. (when digital output code is changed from 111...10 to
- 111 . . . 11.)
- (4) Quantizing Error... Error equipped in A/D converter inherently. Always ±½ LSB is applied.
- (5) Non-linearity Error... The maximum deviation of the actual transfer line from an ideal straight line. This error doesn't include Quantizing Error, Offset, or Full Scale Errors.
- (6) Absolute Accuracy... The deviation of the digital output code from an analog input voltage. Absolute accuracy includes all of (2), (3), (4), (5).






Figure 24 Definition of Accuracy

MICROCOMPUTER SYSTEM HD146818

RTC (Real Time Clock Plus RAM)

The HD146818 is a HMCS6800 peripheral CMOS device which combines three unique features: a complete time-of-day clock with alarm and one hundred calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of Low-power static RAM.


This device includes HD6801, HD6301 multiplexed bus interface circuit and 8085's multiplexed bus interface as well, so it can be directly connected to HD6801, HD6301 and 8085.

The Real-Time Clock plus RAM has two distinct uses. First. it is designed as battery powered CMOS part including all the common battery backed-up functions such as RAM, time, and calender. Secondly, the HD146818 may be used with a CMOS microprocessor to relieve the software of timekeeping workload and to extend the available RAM of an MPU such as the HD6301.

FEATURES


- Time-of-Day Clock and Calendar
 - · Counts Seconds, Minutes, and Hours of the Day
 - Counts Days of Week, Date, Month, and Year
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24 Hour Clock with AM and PM in 12-Hour Mode
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Interfaced with Software as 64 RAM Locations
 - · 14 Bytes of Clock and Control Register
 - 50 Bytes of General Purpose RAM
- Three Interrupt are Separately Software Maskable and Testable
 - Time-of-Day Alarm, Once-per-Second to Once-per-Day

 - · End-of-Clock Update Cycle
- Programmable Square-Wave Output Signal
- Three Time Base Input Options
 - · 4.194304 MHz
 - · 1.048576 MHz
 - · 32.768 kHz
- Clock Output May be used as Microprocessor Clock Input
 - At Time Base Frequency ÷4 or ÷1
- Multiplexed Bus Interface Circuit of HD6801, HD6301 and 8085
- Low-Power, High-Speed, High-Density CMOS
- Battery Backed-up Operation
- Motorola MC146818 Compatible



The Flat Package product is under development.

PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{sta}	-55 ~ +150	°c

With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum rating are exceeded. Normal operation should be under recomended operating condition. If these conditions are exceeded, it could affect reliability of LSI.



■ RECOMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.5	5.0	5.25	V
	V _{IL} *	-0.3	_	0.7	V
Input Voltage	V _{IH} *	V _{cc} -1.0	_	V _{cc}	V
Operating Temperature	Topr	0	25	70	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Refer to Battery Backed-up Electrical characteristics.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 4.5 \sim 5.25V, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

	Item		Symbol	Test Condition	min	typ	max	Unit
		$AD_0 \sim AD_7$, \overline{CE} , AS , R/\overline{W} , DS , $CKFS$, PS			V _{cc} -2.0	-	Vcc	
Input "High" Voltage		RES	¹ ∨ _{IH}		V _{CC} -1.0	_	Vcc	٧
		OSC ₁			V _{CC} -1.0	-	Vcc	
		$AD_0 \sim AD_7$, \overline{CE} , AS, R/W, DS, CKFS, PS			-0.3		0.7	
Input "Low" Volt	age	RES	Vir		-0.3	_	0.8	V
	Ī	OSC ₁			-0.3	_	0.8	
Input Leakage Cui	rent	OSC ₁ , CE, AS, R/W, DS, RES, CKFS, PS	I _{in}		-	-	2.5	μΑ
Three-state (off standard) Input Current	ate)	AD₀~AD₁	I _{TSI}			_	10	μΑ
Output Leakage C	urrent	ĪRQ	I _{LOH}			_	10	μΑ
		AD ₀ ~AD ₇		I _{OH} = -1.6 mA	4.1			V
Output "High" Vo	ltono	SQW, CKOUT	V _{OH}	10H = -1.0 MA	4.1		_	V
Output High Vo	ortage	AD ₀ ∼AD ₇		Ι _{ΟΗ} <-10 μΑ	V 01			V
		SQW, CKOUT	1	IOH <- IU μA	V _{cc} -0.1	_	_	٧
Output "Low" Voltage		AD ₀ ~AD ₇	VoL	I _{OL} = 1.6 mA	_			
		CKOUT		I _{OL} = 1.6 mA		_	0.5	V
		ĪRQ, SQW	1	I _{OL} = 1.6 mA				
		AD ₀ ~AD ₇		V _{in} = 0V Ta = 25°C f = 1 MHz	_	-	12.5	pF
Input Capacitance	Ī	All inputs except AD ₀ ~AD ₇	Ta		-	_	12.5	pF
Output Capacitan	се	SQW, CKOUT, TRQ	Cout	1 - 1 111112	_	_	12.5	pF
Supply Current		f _{OSC} = 4 MHz		V _{CC} = 5.0V	_	_	10	
(MPU Read/Write		f _{OSC} = 1 MHz	1	SQW: disable CKOUT = fosc		_	7	mA
operating)	Crystal Oscilla-	f _{OSC} = 32 kHz	1	(No Load)	_	_	5	
Supply Current**	tion	f _{OSC} = 4 MHz	lcc *	$t_{cyc} = 1 \mu s$	_		5	mA
(MPU not oper-	Ī	f _{OSC} = 1 MHz		Circuit: Fig. 11 Parameter:	-	-	2	""
ating)		f _{OSC} = 32 kHz		Table 1	_	300	500	μΑ
Supply Current		f _{OSC} = 4 MHz			_		10	
(MPU Read/Write		f _{OSC} = 1 MHz]	V _{CC} = 5.0V SQW: disable	_	_	7	mA
operating)	External	f _{OSC} = 32 kHz	1	CKOUT = fosc (No Load)	_	_	5	
Supply Current **	Clock	f _{OSC} = 4 MHz	lcc *	OSC ₂ : open	_	_	4	mA
(MPU not oper-		f _{OSC} = 1 MHz		$t_{cyc} = 1 \mu s$	-	_	1	IIIA
ating)		f _{OSC} = 32 kHz		Circuit: Fig. 17	_	60	100	μΑ

Supply current of HD146818 is defined as the value when the time-base frequency to be used is programmed into Register A. When power is turned on, these bits are unfixed, so there is a case that current more than the above specification may flow. Please never fail to set the time-base frequency after turning on power supply.
 VIH min = VCC-0.2V
 VIL mex = Vss+0.2V



• AC CHARACTERISTICS (V_{CC} = 4.5 \sim 5.25V, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.) BUS TIMING

Item	Symbol	min	typ	max	Unit
Cycle Time	t _{cyc}	953		_	ns
Pulse Width, AS/ALE "High"	PWASH	100		_	ns
AS Rise Time	t _{ASr}		_	30	ns
AS Fall Time	t _{ASf}	_	-	30	ns
Delay Time DS/E to AS/ALE Rise	t _{ASD}	40	T	_	ns
DS Rise Time	t _{DSr}		-	30	ns
DS Fall Time	t _{DSf}		_	30	ns
Pulse Width, DS/E Low or RD/WR "High"	PWDSH	325	_	_	ns
Pulse Width, DS/E High or RD/WR "Low"	PWDSL	300		_	ns
Delay Time, AS/ALE to DS/E Rise	t _{ASDS}	90	_	_	ns
Address Setup Time (R/W)	t _{AS1}	15	_	_	ns
Address Setup Time (CE)	t _{AS2}	55	_	_	ns
Address Hold Time (R/W, CE)	t _{AH}	10	_	_	ns
Muxed Address Valid Time to AS/ALE Fall	t _{ASL}	50	_	-	ns
Muxed Address Hold Time	t _{AHL}	20	_	_	ns
Peripheral Data Setup Time	t _{DSW}	195		_	ns
Write Data Hold Time	t _{DHW}	0	_	_	ns
Peripheral Output Data Delay Time From DS/E or RD	t _{DDR}		_	220	ns
Read Data Hold Time	t _{DHR}	10	_	_	ns

CONTROL SIGNAL TIMING

ltem		Symbol	min	typ	max	Unit
Oscillator Startup	1 MHz, 4 MHz	t _{RC}	_	_	100	ms
Oscillator Startup	32 kHz	·HC	_		1000	1113
Reset Pulse Width		t _{RWL}	5.0	-	_	μs
Reset Delay Time		t _{RLH}	5.0	_	_	μs
Power Sense Pulse Width		t _{PWL}	5.0		_	μs
Power Sense Delay Time		t _{PLH}	5.0	_	_	μs
IRQ Release from DS		tinos	_		2.0	μs
IRQ Release from RES		tire	-	_	2.0	μs
VRT Bit Delay		tveto	_	-	2.0	μs





Figure 1 Bus Read, Write Timing (6801 Family)







Figure 4 TRQ Release Delay (from DS)

Figure 5 IRQ Release Delay (from RES)



* The VRT bit is set to a "1" by reading control register #D. There is no additional way to clear the VRT bit.

Figure 6 VRT Bit Clear Timing




Figure 7 RES Release Delay






Figure 8 Test Load

- BATTERY BACKED-UP OPERATION
- DEFINITION OF BATTERY BACKED-UP OPERATION Active functions
 - (1) Clock function

- (2) Retention of RAM data
- (3) RES, IRQ, CKFS, CKOUT, PS, SQW functions Inactive functions
- (1) Data bus read/write operation

BATTERY BACKED-UP ELECTRICAL CHARACTERISTICS (V_{SS} = 0V, T_a = 0 ~ +70°C, unless otherwise noted.)

ı	tem	Symbol	Test Condition	on	min	typ	max	Unit
Supply Volt	age	V _{CCL}			2.7	-	4.5	٧
			V _{CCL} = 3.0V	4MHz		_	600	μΑ
	Crystal Oscillation		SQW: disable	1MHz	_	_	350	μΑ
Supply	Osomution.		CKOUT: fosc (No load)	32kHz	_	50	100	μΑ
Current		Iccr*	V _{CCL} = 3.0V	4MHz		_	500	μΑ
	External Clock		SQW: disable	1MHz	_	_	150	μΑ
	- Cioun		CKOUT: fosc (No load)	32kHz		30	70	μΑ
Battery Bac Setup Time	ked-up Transit t _{CE}		0	-	_	ns		
Operation Recovery Time Supply Voltage Fall Time		t _R	Fig. 9	t _{cyc}	_	_	ns	
		tpf		300	_		μs	
Supply Volt	age Rise Time	t _{Pr}	1		300	_	-	μs
			V _{CCL} = 2.7V~3.5V	CE, PS	0.7xV _{CCL}	_	V _{CCL}	V
Input "High	" Voltage	.,	V _{CCL} = 3.5V~4.5V	CKFS	2.5	_	V _{CCL}	٧
input righ	Voltage	ViHL		RES	0.8×V _{CCL}	_	V _{CCL}	V
				OSC ₁	0.8×V _{CCL}	-	V _{CCL}	٧
		<u> </u>		CKFS, PS	-0.3	_	0.5	V
Input "Low" Voltage		VILL	·	RES	-0.3	_	0.5	V
				OSC ₁	-0.3	-	0.5	V
Output "Hi	gh" Voltage	V _{OHL}	I _{OH} = -800μA	SQW, CKOUT	0.8xV _{CCL}	_	_	V
Out		.,	I = 000A	SQW, CKOUT	_	_	0.5	V
Output "Lo	w voitage	Voll	I _{OL} = 800μA	ĪRQ		_	0.5	V

^{*} The time-base frequency to be used needs to be chosen in Register A.




Figure 9 Battery Backed-up Timing




Figure 10 Block Diagram



■ CRYSTAL OSCILLATION CIRCUIT

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304 MHz or 1.048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in Figure 11.




Figure 11 Crystal Oscillator Connection

■ NOTE FOR BOARD DESIGN OF THE OSCILLATION

In designing the board, the following notes should be taken when the crystal oscillator is used.

CIRCUIT

Crystal oscillator, load capacity C_{in}, C_{out}, C_L and R_f, R_S must be placed near the LSI as much as possible.
 Normal oscillation may be disturbed when external noise is induced to pin 2 and 3.




Table 1 Oscillator Circuit Parameters

fosc Parameter	4.194304 MHz	1.048576 MHz	32.768 kHz
Rs	_	_	150 kΩ
Rf	150 kΩ	150 kΩ	5.6 MΩ
Cin	22 pF	33 pF	15 pF
Cout	22 pF	33 pF	33 pF
CL	_	-	33 pF
CI	80 Ω (max)	700 Ω (max)	40 k Ω (max)

(NOTE) 1. Rs, CL are used for 32.768 kHz only.

- Capacitance (C_{In}) should be adjusted to accurate frequency. Parameters listed above are applied to the supply current measurement (See table of DC CHARACTERISTICS).
- 3. CI: Crystal Impedance

- (2) Pin 3 signal line should be wired apart from pin 4 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when this signal is feedbacked to OSC₁.
- (3) A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the right figure to prevent the induction from these lines and perform the correct oscillation. The resistance among OSC₁, OSC₂ and other pins should be over 10MΩ.

The following design must be avoided.




Figure 12 Note for Board Design of the Oscillation Circuit

■ INTERFACE CIRCUIT FOR HD6801, HD6301 AND 8085 PROCESSOR

HD146818 has a new interface circuit which permits the HD146818 to be directly interfaced with many type of multiplexed bus microprocessor such as HD6801, HD6301 and 8085 etc.

Figure 13 shows the bus control circuit. This circuit automatically selects the processor type by using AS/ASE to latch the state of DS/ \overline{RD} pin. Since DS is always "Low" and \overline{RD} is always "High during AS/ALE, the latch automatically indicates which processor type is connected.




Figure 13 Functional Diagram of the Bus Control Circuit

ADDRESS MAP

Figure 14 shows the address map of the HD146818. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except Registers C and D which are read only. Bit 7 of Register A and the seconds byte are also read only. Bit 7, of the second byte, always reads "0". The contents of the four control and status registers are described in the Register section.

Time, Calendar, and Alarm Locations

The processor program obtains time and calendar information by reading the appropriate locations. The program

may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.




Figure 14 Address Map



Table 2 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or 0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessable by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248 μ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948 μ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate

the update cycle in the processor program.

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is "1". The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

Table 2	Time,	Calendar.	and Alarm	Data Modes

A d d vo o o	Idraea		Range		Example*		
Address Location	Function	Decimal Range	Binary Data Mode	BCD Data Mode	Binary Data Mode	BCD Data Mode	
0	Seconds	0~59	\$00∼\$3B	\$00~\$59	15	21	
1	Seconds Alarm	0~59	\$00~\$3B	\$00~\$59	15	21	
2	Minutes	0~59	\$00∼\$3B	\$00~\$59	3A	58	
3	Minutes Alarm	0~59	\$00∼\$3B	\$00~\$59	3A	58	
4	Hours (12 Hour Mode)	1~12	\$01~\$0C (AM) and \$81~\$8C (PM)	\$01~\$12 (AM) and \$81~\$92 (PM)	05	05	
	Hours (24 Hour Mode)	0~23	\$00~\$17	\$00~\$23	05	05	
5	Hours Alarm (12 Hour Mode)	1~12	\$01 ~ \$0C (AM) and \$81 ~ \$8C (PM)	\$01~\$12 (AM) and \$81~\$92 (PM)	05	05	
5	Hours Alarm (24 Hour Mode)	0~23	\$00~\$17	\$00~\$23	05	05	
6	Day of the Week Sunday = 1	1~7	\$01~\$07	\$01~\$07	05	05	
7	Day of the Month	1~31	\$01~\$1F	\$01~\$31	0F	15	
8	Month	1~12	\$01~\$0C	\$01~\$12	02	02	
9	Year	0~99**	\$00~\$63	\$00~\$99	4F	79	

^{*} Example: 5:58:21 Thursday 15th February 1979

Static CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the HD146818. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional HD146818s may be included in the system. The time/calendar functions may be disabled by holding the dividers, in Register A, in the reset state by setting the SET bit in Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

INTERRUPTS

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to $30.517~\mu s$. The update-ended interrupt may be used to indicate to the program that an up-date cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to a interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the \overline{IRQ} pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the \overline{IRQ} pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such

^{**} Set the lower two digits of year in AD. If this number is multiple of 4, update applied to leap year is excuted.

earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One, two, or three flag bits may be found to be set when Register C is read. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the IRQ pin is asserted "Low". IRQ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The

IRQF bit in Register C is a "1" whenever the \overline{IRQ} pin is being driven "Low".

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one of more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

■ DIVIDER STAGES

The HD146818 has 22 binary-divider stages following the time base as shown in Figure 10. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controller by three divider bus (DV2, DV1, and DV0) in Register Δ

Divider Control

The divider-control bits have three uses, as shown in Table 3. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one second later. The divider-control bits are also used to facilitate testing the HD146818.

Divider Bits Operation Bypass First Time-Base Divider Register A Mode Reset N-Divider Bits Frequency DV2 DV1 DV0 4.194304 MHz 0 Yes N = 00 0 1.048576 MHz 0 0 1 N = 2Yes 0 1 0 Yes N = 732.768 kHz 1 1 0 No Any Yes Any 1 1 Nο Yes

Table 3 Divider Configurations

(NOTE) Other combinations of divider bits are used for test purposes only.

Square-Wave Output Selection

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 10. The first purpose of selecting a divider tap is to generate a square-wave output signal in the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 4. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

Periodic Interrupt Selection

The periodic interrupt allows the \overline{IRQ} pin to be triggered from once every 500 ms to once every 30.517 μ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 4 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of input from contact closures to serial receive bits or tyes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.



		Select			1.048576 MHz Base	32.768 kHz Time Base		
	Control F	Register 1		Periodic Interrupt Rate	SQW Output	Periodic Interrupt Rate	SQW Output	
RS3	RS2	RS1	RS0	t _{P1}	Frequency	tel	Frequency	
0	0	0	0	None	None	None	None	
0	0	0	1	30.517 μs	32.768 kHz	3.90625 ms	256 Hz	
0	0	1	0	61.035 μs	16.384 kHz	7.8125 ms	128 Hz	
0	0	1	1	122.070 μs	8.192 kHz	122.070 μs	8.192 kHz	
0	1	0	0	244.141 μs	4.096 kHz	244.141 μs	4.096 kHz	
0	1	0	1	488.281 μs	2.048 kHz	488.281 μs	2.048 kHz	
0	1	1	0	976.562 μs	1.024 kHz	976.562 μs	1.024 kHz	
0	1	1	1	1,953125 ms	512 Hz	1.953125 ms	512 Hz	
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz	
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz	
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz	
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz	
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz	
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz	
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz	
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz	

Table 4 Periodic Interrupt Rate and Square Wave Output Frequency

Initialization of the Time and the Start Sequence

The first update of the time occurs about 500ms later after the SET bit of control register B is reset. So keep followings in mind when initializing and adjusting the time.

Procedure of time initialization

- (1) Set the SET bit of control register B. (SET = "1")
- (2) Set "1" into all the DV0, 1, 2 bits of control register A. (DV0 = DV1 = DV2 = "1")
- (3) Set the time and calendar to each RAM.
- (4) Set the frequency in use into DV0, 1 and DV2.
- (5) Reset the SET bit. (SET = "0")



Figure 15 Time Initialization and the First Update

Restriction on Time-of-day and Calendar Initialization

There is a case in HD146818 (RTC) that update is not executed correctly if time of day and calendar shown below are initialized. Therefore, initialize the RTC without using time of

day shown below.

Calendar, Time of day & Status after Update	Examples
If 29th 23:59:59 in all the months is initialized, update to 1st in the next month is executed. (Jan. — Dec. However except for Feb. 29th in leap year)	Mar. 29th →Apr. 1st
If 30th 23:59:59 in Apr., June, Sept., and Nov. is initialized, update to 31st in each month is executed.	Apr. 30th →Apr. 31st
If Feb. 28th 23:59:59 (not in leap year) is initialized, update to Feb. 29th is executed.	Feb. 28th, 1983 → Feb. 29th, 1983
If Feb. 28th 23:59:58 (in leap year) is initialized, update to Mar. 1st is executed.	Feb. 28th,1984 →Mar. 1st,1984

■ UPDATE CYCLE

The HD146818 executes an update cycle once-per-second, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11××××) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the up-

date cycle takes 248 μ s while a 32.768 kHz time base update cycle takes 1984 μ s. During the update cycle, the time, calendar, and alarm bytes are not accessable by the processor program. The HD146818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transfered to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes "1", the update cycle begins 244 μ s later. Therefore, if a "0" is read on the UIP bit, the user has at least 244 μ s before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the

time needed to read valid time/calendar data to exceed 244 µs.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set "1" between the setting of the PF bit in Register C (see Figure 16) Periodic interrupts that occur at a rate of greater than $t_{BUC}+t_{UC}$ allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(t_{PI} \, \div \, 2) + t_{BUC}$ to insure that data is not read during the update cycle.


■ POWER-DOWN CONSIDERATIONS

In most systems, the HD146818 must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability according to the specification described in the section regarding Battery Backed-up operation.

The chip enable (\overline{CE}) pin controls all bus inputs $(R/\overline{W}, DS, AS, AD_0 \sim AD_7)$. \overline{CE} , when negated, disallows any unintended modification of the RTC data by the bus. \overline{CE} also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the V_{IN} maximum specification must never be exceeded. Failure to meet the V_{IN} maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.



tp₁ = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc.)

tuc = Update Cycle Time (248 µs or 1984 µs)

t_{BUC} = Delay Time Before Update Cycle (244 μs)

Figure 16 Update-Ended and Periodic Interrupt Relationship

■ SIGNAL DESCRIPTIONS

The block diagram in Figure 10, shows the pin connection with the major internal functions of the HD146818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

V_{CC}, V_{SS}

DC power is provided to the part on these two pins, V_{CC} being the most positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

OSC₁, OSC₂ — Time Base (Inputs)

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 kHz may be connected to OSC₁ as shown in Figure 17. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304 MHz or 1.048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in Figure 11.

CKOUT -- Clock Out (Output)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 5.

CKFS — Clock Out Frequency Select (Input)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to V_{CC} causes CKOUT to be the same frequency as the time base at the OSC₁ pin. When CKFS is at V_{SS} , CKOUT is the OSC₁ time-base frequency divided by four Table 5 summarizes the effect of CKFS.




Figure 17 External Time-Base Connection

Table 5 Clock Output Frequencies

Time Base (OSC ₁) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MHz	"High"	4.194304 MHz
4.194304 MHz	"Low"	1.048576 MHz
1,048576 MHz	"High"	1.048576 MHz
1.048576 MHz	"Low"	262.144 kHz
32.768 kHz	"High"	32.768 kHz
32.768 kHz	"Low"	8.192 kHz

SQW — Square Wave (Output)

The SQW pin can output a signal one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 4. The SQW signal may be turned on and off using a bit in Register B.

AD₀ ~ AD₇ − Multiplexed Bidirectional Address/Data Bus

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the HD146818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE

at which time the HD146818 latches the address from AD_0 to AD_5 . Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the HD146818 outputs 8 bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in the HD6801, HD6301 case or \overline{RD} rises in the other case.

AS — Multiplexed Address Strobe (Input)

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the HD146818. The bus control circuit in the HD146818 also latches the state of the DS pin with the falling edge of AS or ALE.

• DS - Data Strobe or Read (Input)

The DS pin has two interpretations via the bus control circuit. When emanating from 6801 family type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and ϕ_2 (ϕ_2 clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second interpretation of DS is that of \overline{RD} , \overline{MEMR} , or $\overline{I/OR}$ emanating from the 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of

DS is also the same as an output-enable signal on a typical memory.

The bus control circuit, within the HD146818, latches the state of the DS pin on the falling edge of AS/ALE. When 6801 mode, DS must be "Low" during AS/ALE, which is the case with 6801 family multiplexed bus processors. To insure the 8085 mode of this circuit the DS pin must remain "High" during the time AS/ALE is "High".

R/W — Read/Write (Input)

The bus control circuit treats the R/W pin in one of two ways. When 6801 family type processor is connected, R/\overline{W} is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a "High" level on R/\overline{W} while DS is "High", whereas a write cycle is a "Low" on R/\overline{W} during DS

The second interpretation of R/\overline{W} is as a negative write pulse, WR, MEMW, and I/OW from 8085 type processors. This circuit in this mode gives R/W pin the same meaning as the write (W) pulse on many generic RAMs.

CE — Chip Enable (Input)

The chip-enable (CE) signal must be asserted ("Low") for a bus cycle in which the HD146818 is to be accessed. CE is not latched and must be stable during DS and AS (in the 6801 case) and during RD and WR (in the 8085 case). Bus cycles which take place without asserting CE cause no actions to take place within the HD146818. When CE is "High", the multiplexed bus output is in a high-impedance state.

When \overline{CE} is "High", all address, data, DS, and R/\overline{W} inputs from the processor are disconnected within the HD146818. This permits the HD146818 to be isolated from a powereddown processor. When CE is held "High", an unpowered device cannot receive power through the input pins from the realtime clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on CE when the main power is off.

IRQ – Interrupt Request (Output)

The IRQ pin is an active "Low" output of the HD146818 that may be used as an interrupt input to a processor. The IRQ output remains "Low" as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the IRQ pin, the processor program normally reads Register C. The RES pin also clears pending interrupts.

When no interrupt conditions are present, the IRO level is in the high-impedance state. Multiple interrupting devices may thus be connected to an IRQ bus with one pullup at the processor.

RES – Reset (Input)

The RES pin does not affect the clock, calendar, or RAM functions. On powerup, the RES pin must be held "Low" for the specified time, t_{RLH}, in order to allow the power supply to stabilize, Figure 18 shows a typical representation of the RES pin circuit.

When RES is "Low" the following occurs:


- a) Periodic Interrupt Enable (PIE) bit is cleared to "0".
- b) Alarm Interrupt Enable (AIE) bit is cleared to "0".
- Update ended interrupt Enable (UIE) bit is cleared to
- Update ended Interrupt Flag (UF) bit is cleared to "0".
- Interrupt Request status Flag (IRQF) bit is cleared to
- f) Periodic Interrupt Flag (PF) bit is cleared to "0".

- Alarm Interrupt Flag (AF) bit is cleared to "0".
- h) IRQ pin is in high-impedance state, and
- i) Square Wave output Enable (SQWE) bit is cleared to "0".

PS — Power Sense (Input)

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register C. When the PS pin is "Low" the VRT bit is cleared to "0".

During powerup, the PS pin must be externally held "Low" for the specified time, t_{PLH}. As power is applied the VRT bit remain "Low" indicating that the contents of the RAM, time registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go "High". Output signal from external power sence circuit will be connected to this input.



(NOTE) If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet V_{in} requirements.

Figure 18 Typical Powerup Delay Circuit for RES

REGISTERS

The HD146818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

Register A (\$0A)

/////	LSB							MSB	
Read/Write Register	ь0	b1	b2	b3	ь4	b5	b6	b7	
except UIP	RS0	RS1	RS2	RS3	DV0	DV1	DV2	UIP	

UIP - The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1" the update

Table 6 Update Cycle Times

UIP Bit	Time Base (OSC ₁)	Update Cycle Time (t _{UC})	Minimum Time Before Update Cycle (t _{BUC})
1	4.194304 MHz	248 μs	_
1	1.048576 MHz	248 μs	_
1	32.768 kHz	1984 μs	_
0	4.194304 MHz	_	244 μs
0	1.048576 MHz	_	244 μs
0	32.768 kHz	_	244 μs

cycle is in progress or will soon begin. When UIP is a "0" the update cycle is not in progress and will not be for at least 244 μ s (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero — it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" inhibit any update cycle and then clear the UIP status bit.

DV2, DV1, DV0 — Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 3 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins half a second later. These three read/write bits are never modified by the RTC and are not affected by RES.

RS3, RS2, RS1, RS0 — The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tap selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 4 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RES and are never changed by the RTC.

Register B (\$0B)

MSB							LSB	Read/Write
b7	b6	b5	ь4	b3	b2	b1	ь0	Register
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE	_

SET — When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is a read/write bit which is not modified by RES or internal functions of the HD146818.

PIE — The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit to cause the \overline{IRQ} pin to be driven "Low". A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Control Register A. A "0" in PIE blocks \overline{IRQ} from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still at the periodic rate. PIE is not modified by any internal HD146818 functions, but is cleared to "0" by a \overline{RES} .

AIE — The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) to assert IRQ. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary 11×××××). When the AIE bit is a "0", the AF bit does not initiate an IRQ signal. The RES pin clears AIE to "0". The internal functions do not affect

the AIE bit.

UIE — The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flage (UF) bit to assert \overline{IRQ} . The \overline{RES} pin going "Low" or the SET bit going "1" clears the UIE bit.

SQWE — When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the frequency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a "0" the SQW pin is held "Low". The state of SQWE is cleared by the RES pin. SQWE is a read/write bit.

DM — The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RES. A "1" in DM signifies binary data, while a "0" in DM specified binary-coded-decimal (BCD) data.

24/12 — The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by the software.

DSE — The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or reset.

Register C (\$0C)

MSB							LSB
b7	b6	b5	b4	b3	b2	b1	ь0
IRQF	PF	AF	UF	0	0	. 0	0

Read-Only Register

IRQF – The interrupt request flag (IRQF) is set to a "1" when one or more of the following are true:

PF = PIE = "1" AF = AIE = "1" UF = UIE = "1" i.e., IRQF = PF • PIE + AF • AIE + UF • UIE

Any time the IRQF bit is a "1", the \overline{IRQ} pin is driven "Low". All flag bits are cleared after Register C is read by the program or when the \overline{RES} pin is low. A program write to Register C does not modify any of the flag bits.

PF — The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an \overline{IRQ} signal and the IRQF bit when PIE is also a "1". The PF bit is cleared by a \overline{RES} or a software read of Register C.

AF - A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the \overline{IRQ} pin to go "Low", and a "1" to appear in the IRQF bit, when the AIE bit also is a "1". A \overline{RES} or a read

of Register C clears AF.

UF – The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting \overline{IRQ} . UF is cleared by a Register C read or a \overline{RES} .

b3 to b0 — The unused bits of Status Register C are read as "0's". They can not be written.

• Register D (\$0D)

MSB							LSB	Read Only
b7	b6	b5	b4	b3	b2	b1	ь0	Register
VRT	0	0	0	0	0	0	0	

VRT — The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is "Low". The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RES pin. The VRT bit can only be set by reading the Register D. For setting this bit, PS signal needs to be "High" level.

b6 to b0 — The remaining bits of Register D are unused. They cannot be written, but are always read as "0's".


■ NOTE FOR USE

Input Signal, which is not necessary for user's application, should be used fixed to "High" or "Low" level. This is applicable to the following signal pins.


CKFS, PS

■ PACKAGE DIMENSIONS (Unit; mm)

● DP-24



●FP-24



RESTRICTION ON HD146818 USAGE (1)

The daylight saving function can not be performed on the HD146818P (X type). So do not use this function for the system design.

< Type number > HD146818P (X type Marked as follows)



< Restriction on usage >


Please set "0" to DSE bit (Daylight Saving Enable bit) on initializing the control register B. DSE = "1" is prohibited.

RESTRICTION ON HD146818 USAGE (2)


Access to HD146818 needs to be performed under following conditions.

- (i) Chip-enable (CE) must be asserted to active "Low" level only when MPU performs read/write operation from/into internal RAM (Time and Calendar RAM, Control register, User RAM).
- (ii) User RAM and control register must be accessed in less than 1/4 frequency shown below. (Example: After one access, non-access cycles more than three cycles are necessary to be inserted.)





[Example 2]



As shown in the above [example 2], when HD146818 is accessed continuously, continuous access must not be executed over fifty times.

- (iii) The application that User RAM is used for program area should be avoided. (Inhibit continuous access.)
- (iv) Minimize the noise by inserting noise bypass condenser between power supply and ground pin (V_{CC}-V_{SS}).(Insert noise bypass condenser as near HD146818 as possible.)



16-BIT MICROCOMPUTER HMCS68000 SERIES

		•	

HD68000 (HD68000-4, HD68000-6, HD68000-8,) (HD68000-10, HD68000-12

HD68000Y (HD68000Y4, HD68000Y6, HD68000Y8) (HD68000Y10, HD68000Y12)

MPU(Micro Processing Unit)

Advances in semiconductor technology have provided the capability to place on a single silicon chip a microprocessor at least an order of magnitude higher in performance and circuit complexity than has been previously available. The HD68000 is one of such VLSI microprocessors. It combines rate-of-the-art technology and advanced circuit design techniques with computer sciences to achieve an architecturally advanced 16-bit microprocessor.


The resources available to the HD68000 user consist of the following.

As shown in the programming model, the HD68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0-D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0-A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All 17 registers may be used as index registers.


FEATURES

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations of Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes
- Compatible with MC68000L4, MC68000L6, MC68000L8, MC68000L10 and MC68000L12


PROGRAMMING MODEL




- The specification for HD68000-10/-12 and HD68000 Y4/Y6/Y8/Y10/Y12 are preliminary. -



PIN ARRANGEMENT





(Bottom View)

Pin No.	Function	Pin No.	Function	Pin No.	Function	Pin No.	Function
1	N/C	18	A,	35	D ₁	52	A12
2	DTACK	19	N/C	36	AS	53	A ₁₅
3	BGACK	20	A ₁₄	37	LDS	54	A ₁₈
4	BR	21	A ₁₆	38	BG	55	Vcc
5	CLK	22	A ₁₇	39	V _{cc}	56	Vss
6	HALT	23	A19	40	Vss	57	A ₂₃
7	VMA	24	A ₂₀	41	RES	58	D ₁₄
8	E	25	A ₂₁	42	VPA	59	D ₁₁
9	BERR	26	A ₂₂	43	IPL ₂	60	D ₉
10	N/C	27	D ₁₅	44	IPL ₀	61	D ₆
11	FC ₂	28	D ₁₂	45	FC,	62	D ₃
12	FC ₀	29	Dio	46	N/C	63	D ₀
13	Α,	30	D ₈	47	A ₂	64	ÜDS
14	A ₃	31	D,	48	As	65	R/W
15	A ₄	32	D,	49	As	66	ĪPL,
16	A ₆	33	D ₄	50	A ₁₀	67	A ₁₃
17	Α,	34	D ₂	51	A ₁₁	68	D ₁₃

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature Range	T _{opr}	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ~ +150	°c

^{*} With respect to V_{SS} (SYSTEM GND)

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
nput Voltage	V _{IH} *	2.0	_	V _{cc}	٧
Input voitage	V _{IL} *	-0.3	_	0.8	V
Operating Temperature	Topr	0	25	70	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V ±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, Fig. 1, 2, 3, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage		V _{IH}		2.0	_	Vcc	V
Input "Low" Voltage		VIL		V _{SS} -0.3	-	0.8	V
Input Leakage Current	BERR, BGACK, BR, DTACK, IPL, ~ IPL, VPA, CLK	1 _{in}	@ 5.25V	_	-	2.5	μΑ
	HALT, RES	7 "		-	-	20]
Three-State (Off State) Input Current	$\overline{\text{AS}}$, $\text{A}_1 \sim \text{A}_{23}$, $\text{D}_0 \sim \text{D}_{15}$, $\overline{\text{FC}}_0 \sim \text{FC}_2$, $\overline{\text{LDS}}$, R/W , $\overline{\text{UDS}}$, $\overline{\text{VMA}}$	I _{TSI}	@2.4V/0.4V	_	_	20	μА
Output "High" Voltage	\overline{AS} , $A_1 \sim A_{23}$, \overline{BG} , $D_0 \sim D_{15}$, $FC_0 \sim FC_2$, \overline{LDS} , R/W , \overline{UDS} , \overline{VMA}	V _{OH}	I _{OH} = -400 μA	2.4	_	_	v
	E*	1		V _{CC} -0.75	-	_	1
	HALT		I _{OL} = 1.6 mA	-	_	0.5	
Output "Low" Voltage	$A_1 \sim A_{23}$, \overline{BG} , $FC_0 \sim FC_2$	Vol	I _{OL} = 3.2 mA	_	-	0.5	v
output usit voltage	RES	102	I _{OL} = 5.3 mA	_	-	0.5	
	\overline{AS} , $D_0 \sim D_{15}$, \overline{LDS} , R/\overline{W} , E, \overline{UDS} , \overline{VMA}		I _{OL} = 5.3 mA	_	-	0.5	
Power Dissipation		P _D	f = 8 MHz	_	-	1.5	W
Capacitance (Package Typ	pe Dependent)	C _{in}	V _{in} = 0V, Ta = 25°C, f = 1 MHz	-	10.0	20.0	pF




Figure 3 Test Loads

⁽NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS (V_{CC} = 5.0V ±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

				4M Ver	Hz	6M Ver		8M Vers	ion	10M Vers	ion	12.5f Vers	ion	
Number	Item	Symbol	Test Condition	LIDES	0004 000Y4*		000-6 000Y6*	HD680 HD680 min	max 9000-8	HD680 HD680 min	00-10* 00Y10* max	HD680 HD680 min	00-12 * 00 Y 12 * max	Unit
	Frequency of Operation	f		2.0	4.0	2.0	6.0	2.0	8.0	2.0	10.0	2.0	12.5	MHz
1	Clock Period	tcyc		250	500	167	500	125	500	100	500	80	500	ns
2	Clock Width "Low"	٦٥ <u>٠</u>	1	115	250	75	250	55	250	45	250	35	250	ns
3	Clock Width "High"	^t CH	1	115	250	75	250	55	250	45	250	35	250	ns
4	Clock Fall Time	tCf	1		10		10	_	10		10	-	5	ns
<u></u>	Clock Rise Time	tCr	1	_	10	-	10	-	10	_	10		5	ns
6	Clock "Low" to Address	†CLAV	Ī		90	_	80	-	70		55		55	ns
GA	Clock "High" to FC Valid	tCHFCV	1	_	90		80	_	80	_	60	-	55	ns
•	Clock "High" to Address/Data High Impedance (Maximum)	tCHAZx		_	120	_	100	-	80		70	-	60	ns
8	Clock "High" to Address/FC Invalid (Minimum)	^t CHAZn	1	0	_	0		0	-	0	_	0	-	ns
9 1	Clock "High" to AS, DS "Low" (Maximum)	†CHSLx	1	_	80	_	70	_	60	-	55	-	55	ns
10	Clock "High" to AS, DS"Low "(Minimum)	tCHSLn	1	0		0	-	0	-	0	_	0	-	ns
①²	Address to AS, DS (Read) "Low" /AS Write	†AVSL	1	55	_	35	-	30		20	_	0	_	ns
(1A)2	FC Valid to AS, DS (Read) " Low" /AS Write	tFCVSL	1	80	_	70	-	60	_	50	_	40	-	ns
(2) ¹	Clock "Low" to AS, DS "High"	†CLSH		_	90		80	_	70	-	55	_	50	ns
(13) ²	AS, DS "High" to Address/FC Invalid	tSHAZ		60		40	_	30	_	.20	_	10		ns
(A)2,5	AS, DS Width "Low" (Read)/AS Write	tSL		535	_	337	_	240		195		160	_	ns
(14A)2	DS Width "Low" (Write)	-	1	285	_	170	_	115		95	11.000	80	-	ns
	AS, DS Width "High"	tsH	1	285	-	180		150		105		65		ns
18	Clock "High" to AS, DS High Impedance	tCHSZ	1	_	120		100	_	80	-	70		60	ns
①2	AS, DS "High" to R/W "High"	tSHRH	1	60	_	50	-	40	_	20	_	10		ns
(18) ¹	Clock "High" to R/W "High" (Maximum)	tCHRHx	i		90	_	80	-	70	-	60	-	60	ns
(19)	Clock "High" to R/W "High" (Minimum)	tCHRHn	1	0	_	0		0		0	·	0		ns
<u>20</u> 1	Clock "High" to R/W "Low"	tCHRL	1	-	90		80		70	<u> </u>	60	-	60	ns
②2	Address Valid to R/W "Low"	tAVRL	Fig. 4	45		25	-	20	_	0		0	<u> </u>	ns
(21A) ²	FC Valid to R/W "Low"	tFCVRL	∼ Fig. 7	80	-	70	<u> </u>	60		50	_	30		ns
22) 2	R/W "Low" to DS "Low" (Write)	tRLSL	1	200	_	140		80	_	50		30		ns
23	Clock "Low" to Data Out Valid	tCLDO	1	_	90	_	80	-	70	-	55	-	55	ns
25) ²	DS "High" to Data Out Invalid	tSHDO	1	60		40	T-	30	-	20	<u> </u>	15	_	ns
26 ²	Data Out Valid to DS "Low" (Write)	tDOSL	1	55		35		30		20	-	15	†	ns
276	Data In to Clock "Low" (Setup Time)	tDICL	1	30	-	25		15		15	_	15		ns
28 ²	AS, DS "High" to DTACK "High"	tSHDAH	1	0	240	0	160	0	120	0	90	0	70	ns
29	DS "High" to Data Invalid (Hold Time)	tSHDI	1	0		0		0		0		0		ns
30	AS, DS "High" to BERR "High"	tSHBEH	1	0		0	<u> </u>	0		0		0		ns
3)2,6	DTACK "Low" to Data In (Setup Time)	†DALDI	1		180	_	120		90		65		50	ns
32	HALT and RES Input Transition Time	tRHrf	1	0	200	0	200	0	200	0	200	0	200	·ns
33	Clock "High" to BG "Low"	tCHGL	1		90	_	80		70		60	1	50	ns
34	Clock "High" to BG "High"	tCHGH	1	_	90		80	-	70		60	†	50	ns
35	BR "Low" to BG "Low"	†BRLGL	1	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk.Per.
36	BR "High" to BG "High"	tBRHGH		1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk.Per.
37	BGACK "Low" to BG "High"	tGALGH	1	1.5	.3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk.Per.
38	BG "Low" to Bus High Impedance (With AS "High")	tGLZ			120	-	100		80		70		60	ns
(39)	BG Width "High"	tGH	1	1.5		1.5		1.5	 	1.5		1.5	-	Clk.Per.
<u>46</u>	BGACK Width "Low"	tBGL	1	1.5	 	1.5		1.5	-	1.5		1.5		Clk.Per.
<u>4</u>)6	Asynchronous Input Setup Time	tASI	1	30		25	1 -	20	1	20		20	ļ	ns
48	BERR "Low" to DTACK "Low" (Note 3)	†BELDAL	1	50	<u> </u>	50	t	50		50	 	50	 	ns
<u></u>	Data Hold from Clock "High"	tCHDO	1	0		0		0	1	0		0	1	ns
59	R/W to Data Bus Impedance Change	tRLDO	1	55	1	35		30		20	†	10		ns
<u>\$6</u>	HALT RES Pulse Width (Note 4)	tHRPW	1	10		10	\vdash	10	1	10		10		Clk.Per.
* Prelin	minary											14 - 1-		tinued)

^{*} Preliminary (to be continued)



Number	Item	Symbol	Test Condition	HDB	Hz sion 3000-4 000Y4*		Hz sion 8000-6 000Y6*	HD68	Hz 000-8 000Y8*	10f Ver HD680 HD680	sion 00-10 *		MHz iion 00:12 * 00Y12*	Unit
				min	max	min	max	min	max	min	max	min	max	
29	Clock "High" to R/W, VMA High Impedance	tCHRZ			120		100	-	80	-	70	-	60	ns
40	Clock "Low" to VMA "Low"	tCLVML	1	_	90		80		70		70		70	ns
4 1	Clock "Low" to E Transition	†CLE	1	_	100	-	85	_	70	-	55	_	45	ns
42	E Output Rise and Fall Time	tErf	1	_	25	-	25	_	25	-	25		25	ns
43	VMA "Low" to E "High"	tVMLEH	1	325	_	240	_	200	_	150	_	90	- 1	ns
4	AS, DS "High" to VPA "High"	tSHVPH	Fig. 45,	0	240	0	160	0	120	0	90	0	70	ns
45	E "Low" to Address/VMA/FC Invalid	tELAI	Fig. 46	55		35	_	30	_	10	_	10	-	ns
49	E "Low" to AS, DS Invalid	tELSI	1	-80	_	-80		-80	_	-80	_	-80		ns
SO	E Width "High"	tEH	1	900	-	600	_	450	-	350	-	280	-	ns
61	E Width "Low"	tEL	1	1400	_	900	_	700	_	550	_	440	-	ns
62	E Extended Rise Time	†CIEHX	1	80	-	80	-	80	_	80	-	80		ns
€	Data Hold from E "Low" (Write)	tELDOZ	1	60	_	40		30	_	20	_	15	-	ns

^{*} Preliminary

(NOTES) 1. For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the values given in these columns.

2. Actual value depends on clock period.

3. If #47 is satisfied for both DTACK and BERR, #48 may be 0 ns.

A After V_{CC} has been applied for 100 ms.
For the mask version 68000 #14 and #14A are one clock period less than the given number.
If the asynchronous setup time (#47) requirements are satisfied, the DTACK low-to-data setup time (#31) requirement can be ignored.
The data must only satisfy the data-in to clock-low setup time (#27) for the following cycle.





Figure 4 Input Clock Waveform




(NOTES) 1. Setup time for the asynchronous inputs BGACK, IPL₀ ~ IPL₂ and VPA guarantees their recognition at the next falling edge of the clock.

2. BR need fall at this time only in order to insure being recognized at the end of this bus cycle.


3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Figure 5 Read Cycle Timing



(NOTE) Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Figure 6 Write Cycle Timing



- (NOTES) 1. Setup time for the asynchronous inputs BERR, BGACK, BR, DTACK, IPL, ~ IPL, and VPA guarantees their recognition at the next falling edge of the clock.
 - 2. Waveform measurements for all inputs and outputs are specified at: logic high = 2.0 volts, logic low = 0.8 volts.
 - 3. These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input an output signals. Refer to other functional descriptions and their related diagrams for device operation.

Figure 7 AC Electrical Waveforms - Bus Arbitration

SIGNAL DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 8. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other paragraphs that contain more detail about the function being performed.




Figure 8 Input and Output Signals

ADDRESS BUS (A₁ through A₂₃)

This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A_1 , A_2 , and A_3 Provide information about what level interrupt is being serviced while address lines A_4 through A_{23} are all set to a logic high.

DATA BUS (D₀ through D₁₅)

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the vector number on data lines $D_0 \sim D_7$.

ASYNCHRONOUS BUS CONTROL

Asynchronous data transfer are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

Address Strobe (AS)

This signal indicates that there is a valid address on the address bus.

Read/Write (R/W)

This signal defines the data bus transfer as a read or write cycle. The R/\overline{W} signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.



Upper and Lower Data Strobes (UDS, LDS)

These signals control the data on the data bus, as shown in Table 1. When the R/\overline{W} line is high, the processor will read from the data bus as indicated. When the R/\overline{W} line is low, the processor will write to the data bus as shown.

Table 1 Data Strobe Control of Data Bus

UDS	LDS	R/W	$D_8 \sim D_{15}$	$D_0 \sim D_7$
High	High	_	No valid data	No valid data
Low	Low	High	Valid data bits 8 ∼ 15	Valid data bits $0 \sim 7$
High	Low	High	No valid data	Valid data bits 0 ∼ 7
Low	High	High	Valid data bits 8 ∼ 15	No valid data
Low	Low	Low	Valid data bits 8 ∼ 15	Valid data bits 0 ∼ 7
High	Low	Low	Valid data bits 0 ∼ 7*	Valid data bits 0 ∼ 7
Low	High	Low	Valid data bits 8 ∼ 15	Valid data bits 8 ∼ 15*

^{*} These conditions are a result of current implementation and may not appear on future devices.

Data Transfer Acknowledge (DTACK)

This input indicates that the data transfer is completed. When the processor recognizes \overline{DTACK} during a read cycle, data is latched and the bus cycle terminated. When \overline{DTACK} is recognized during a write cycle, the bus cycle is terminated.

An active transition of data transfer acknowledge, \overline{DTACK} , indicates the termination of a data transfer on the bus.

If the system must run at a maximum rate determined by \overline{RAM} access times, the relationship between the times at which \overline{DTACK} and DATA are sampled are important.

All control and data lines are sampled during the HD68000's clock high time. The clock is internally buffered, which results in some slight differences in the sampling and recognition of various signals. HD68000 allow BERR or DTACK to be recognized in S4, S6, etc., which terminates the cycle*. The DTACK signal, like other control signals, is internally synchronized to allow for valid operation in an asynchronous system. If the required setup time (#47) is met during S4, DTACK will be recognized during S5 and S6, and data will be captured during S6. The data must meet the required setup time (#27).

If an asynchronous control signal does not meet the required setup time, it is possible that it may not be recognized during that cycle. Because of this, asynchronous systems must not allow DTACK to precede data by more than parameter #31.

Asserting DTACK (or BERR) on the rising edge of a clock (such as S4) after the assertion of address strobe will allow a HD68000 system to run at its maximum bus rate. If setup times #27 and #47 are guaranteed, #31 may be ingnored.

The mask version 68000 allowed DTACK to be recognized as early as S2 (bus state 2).

BUS ARBITRATION CONTROL

These three signals form a bus arbitration circuit to determine which device will be the bus master device.

Bus Request (BR)

This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

Bus Grant (BG)

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

Bus Grand Acknowledge (BGACK)

This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

- (1) A Bus Grant has been received
- (2) Address Strobe is inactive which indicates that the microprocessor is not using the bus
- (3) Data Transfer Acknowledge is inactive which indicates that neither memory nor peripherals are using the bus
- (4) Bus Grant Acknowledge is inactive which indicates that no other device is still claiming bus mastership.

INTERRUPT CONTROL (IPL, IPL, IPL2)

These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. The least significant bit is given in $\overline{IPL_0}$ and the most significant bit is contained in $\overline{IPL_2}$.

SYSTEM CONTROL

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

Bus Error (BERR)

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- (1) Nonresponding devices
- (2) Interrupt vector number acquisition failure
- (3) Illegal access request as determined by a memory management unit
- (4) Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or the current bus cycle should be retried.

Refer to BUS ERROR AND HALT OPERATION paragraph for additional information about the interaction of the bus error and halt signals.

Reset (RES)

This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time. Refer to RESET OPERATION paragraph for additional information about reset operation.

Halt (HALT)

When this bidirectional line is driven by an external device,

it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. Refer to BUS ERROR AND HALT OPERATION paragraph for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

HMCS6800 PERIPHERAL CONTROL

These control signals are used to allow the interfacing of synchronous HMCS6800 peripheral devices with the asynchronous HD68000. These signals are explained in the following paragraphs.

Enable (E)

This signal is the standard enable signal common to all HMCS6800 type peripheral devices. The period for this output is ten HD68000 clock periods (six clocks low; four clocks high).

Valid Peripheral Address (VPA)

This input indicates that the device or region addressed is a HMCS6800 family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to INTERFACE WITH HMCS6800 PERIPHERALS.

Valid Memory Address (VMA)

This output is used to indicate to HMCS6800 peripheral

devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (\overline{VPA}) input which indicates that the peripheral is a HMCS6800 family device.

PROCESSOR STATUS (FC0, FC1, FC2)

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 2. The information indicated by the function code outputs is valid whenever address strobe (\overline{AS}) is active.

Table 2 Function Code Outputs

FC ₂	FC ₁	FC ₀	Cycle Type		
Low	Low	Low	(Undefined, Reserved		
Low	Low	High	ligh User Data		
Low	High	Low	User Program		
Low	High	High (Undefined, Reserve			
High	Low	Low	(Undefined, Reserved)		
High	Low	High	Superviser Data		
High	High	Low	Supervisor Program		
High	High	High	Interrupt Acknowledge		

CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input shall be a constant frequency.

SIGNAL SUMMARY

Table 3 is a summary of all the signals discussed in the previous paragraphs.

Table 3 Signal Summary

Signal Name	Mnemonic	Input/Output	Active State	Three State yes	
Address Bus	A ₁ ~ A ₂₃	output	high		
Data Bus	D ₀ ~ D ₁₅	input/output	high	yes	
Address Strobe	ĀS	output	low	yes	
Read/Write	R/W	output	read-high write-low	yes	
Upper and Lower Data Strobes	UDS, LDS	output	low	yes	
Data Transfer Acknowledge	DTACK	input	low	no	
Bus Request	BR	input	low	no	
Bus Grant	BG	output input input input input input input/output input/output output	low low low low low low high	no no no no no* no*	
Bus Grant Acknowledge	BGACK				
Interrupt Priority Level	IPL ₀ , IPL ₁ , IPL ₂				
Bus Error	BERR				
Reset	RES				
Halt	HALT				
Enable	E				
Valid Memory Address	VMA	output	low	yes	
Valid Peripheral Address	VPA	input	low	no	
Function Code Output	FC ₀ , FC ₁ , FC ₂	output	high	yes	
Clock	CLK	input	high	no	
Power Input	V _{cc}	input	_	_	
Ground	V _{SS}	input	_	T -	

^{*} Open drain



■ REGISTER DESCRIPTION AND DATA ORGANIZATION

The following paragraphs describe the registers and data organization of the HD68000.

OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. All explicit instructions support byte, word or long word operands. Implicit instructions support some subset of all three sizes.

DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

DATA REGISTERS

Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero; the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.


ADDRESS REGISTERS

Each address register and the stack pointer is 32 bits wide and holds a full 32 bit address. Address registers do not support byte sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.

• STATUS REGISTER

The status register contains the interrupt mask (eitht levels available) as well as the condition codes; extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.

Status Register



Unused, read as zero.

DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in Figure 9. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n (n even), then the second word of that datum is located at address n + 2.

The data types supported by the HD68000 are: bit data, integer data of 8, 16, or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in Figure 10.

BUS OPERATION

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.

DATA TRANSFER OPERATIONS

Transfer of data between devices involve the following leads:

- (1) Address Bus A₁ through A₂₃
- (2) Data Bus D₀ through D₁₅
- (3) Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and readmodify-write cycles. The indivisible read-modify-write cycle is the method used by the HD68000 for interlocked multiprocessor communications.

(NOTE) The terms assertion and negation will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term assert or assertion is used to indicate that a signal is active or true independent of whether that voltage is low or high. The term negate or negation is used to indicate that a signal is inactive or false.

Read Cycle

During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both bytes. When the instruction specifies byte operation, the processor uses an internal A_0 bit to determine which byte to read and then issues the data strobe required for that byte. For bytes operations, when the A_0 bit equals zero, the upper data strobe is issued. When the A_0 bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 11. A byte read cycle flow chart is given in Figure 12. Read cycle timing is given in Figure 13. Figure 14 details word and byte read cycle operations. Refer to these illustrations during the following detailed.

At state zero (S0) in the read cycle, the address bus (A_1 through A_{23}) is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂). The read/write (R/W) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (\overline{AS}) is asserted to indicate that there is a valid address on the address bus and the upper and lower data strobe $(\overline{UDS}, \overline{LDS})$ is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (\overline{DTACK}) .

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the

returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address bus is held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the address or data strobes. Note that the data bus might not become free and data transfer acknowledge might not be removed until state 0 or 1.

When address strobe is negated, the slave device is released. Note that a slave device must remain selected as long as address strobe is asserted to ensure the correct functioning of the readmodify-write cycle.




Figure 9 Word Organization in Memory




Figure 10 Data Organization in Memory






Figure 11 Word Read Cycle Flow Chart

Figure 12 Byte Read Cycle Flow Chart




Figure 13 Read and Write Cycle Timing Diagram




Figure 14 Word and Byte Read Cycle Timing Diagram

Write Cycle

During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal A_0 bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A_0 bit equals zero, the upper data strobe is issued. When the A_0 bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 15. A byte write cycle flow chart is given in Figure 15. Write cycle timing is given in Figure 13. Figure 17 details word and byte write cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S0) in the write cycle, the address bus $(A_1 \text{ through } A_{23})$ is in the high impedance state. A function code is asserted on the function code output line $(FC_0 \text{ through } FC_2)$.

(NOTE) The read/write (R/\overline{W}) signal remains high until state 2 to prevent bus conflicts with preceding read cycles. The data bus is not driven until state 3.

One half clock later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. During state 2, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 3.

In state 4, the data strobes are asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobes to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored the data.

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address and data buses are held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 7 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated, the slave device is released.

Read-Modify-Write Cycle

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the HD68000 this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycle and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations. A read-modify-write cycle flow chart is given in Figure 18 and a timing diagram is given in Figure 19. Refer to these illustrations during the following detailed discus-



sions.

At state zero (S0) in the read-modify-write cycle, the address bus (A_1 through A_{23}) is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂). The read/write (R/\overline{W}) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper or lower data strobe (UDS, LDS) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (DTACK).

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, the upper or lower data strobe is negated. The address bus, address strobe, read/write signal, and function code outputs remain as they were in preparation for the write portion of the cycle. The slave device keeps its data asserted until it detects the negation of the upper or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the data strobes. Internal modification of data may occur from state 8 to state 11.

(NOTE) The read/write signal remains high until state 14 to prevent bus conflicts with the preceding read portion of the cycle and the data bus is not asserted by the processor until state 15.

In state 14, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 15.

In state 16, the data strobe is asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobe to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored its data.

Data transfer acknowledge must be present at the processor at the start of state 17 or the processor will substitute wait states for states 17 and 18. State 17 starts the synchronization

of the returning data transfer acknowledge for the write portion of the cycle. The bus interface circuitry issues requests for subsequent internal cycles during state 18.

During state 19, address strobe and the upper or lower data strobe is negated. The address and data buses are held valid through state 19 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 19 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper or lower data strobe. The slave device must remove its data transfer acknowledge within once clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 19 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated the slave device is released.

BUS ARBITRATION

Bus arbitration is a technique used by master-type devices to request, be granted, and acknowledge bus mastership. In its simples form, it consists of:

- (1) Asserting a bus mastership request.
- (2) Receiving a grant that the bus is available at the end of the current cycle.
- (3) Acknowledging that mastership has been assumed.

Figure 20 is a flow chart showing the detail involved in a request from a single device. Figure 21 is a timing diagram for the same operations. This technique allows processing of bus requests during data transfer cycles.

The timing diagram shows that the bus request is negated at the time that an acknowledge is asserted. This type of operation would be true for a system consisting of the processor and one device capable of bus mastership. In systems having a number of devices capable of bus mastership, the bus request line from each device is wire ORed to the processor. In this system, it is easy to see that there could be more that one bus request being made. The timing diagram shows that the bus grant signal is negated a few clock cycles after the transition of the acknowledge (BGACK) signal.

However, if the bus requests are still pending, the processor will assert another bus grant within a few clock cycles after it was negated. This additional assertion of bus grant allows external arbitration circuitry to select the next bus master before the current bus master has completed its requirements. The following paragraphs provide additional information about the three steps in the arbitration process.




Figure 15 Word Write Cycle Flow Chart

Figure 16 Byte Write Cycle Flow Chart




Figure 17 Word and Byte Write Cycle Timing Diagram




Figure 18 Read-Modify-Write Cycle Flow Chart




Figure 19 Read-Modify-Write Cycle Timing Diagram






Figure 20 Bus Arbitration Cycle Flow Chart

Requesting the Bus

External devices capable of becoming bus masters request the bus by asserting the bus request (\overline{BR}) signal. This is a wire ORed signal (although it need not be constructed from open collector devices) that indicates to the processor that some external device requires control of the external bus. The processor is effectively at a lower bus priority level that the external device and will relinquish the bus after it has completed the last bus cycle it has started.

When no acknowledge is received before the bus request signal goes inactive, the processor will continue processing when it detects that the bus request is inactive. This allows ordinary processing to continue if the arbitration circuitry responded to noise inadvertently.

Receiving the Bus Grant

The processor asserts bus grant (\overline{BG}) as soon as possible. Normally this is immediately after internal synchronization. The only exception to this occurs when the processor has made an internal decision to execute the next bus cycle but has not progressed far enough into the cycle to have asserted the address strobe (\overline{AS}) signal. In this case, bus grant will not be asserted until one clock after address strobe is asserted to indicate to external devices that a bus cycle is being executed.

The bus grant signal may be routed through a daisy-chained network or through a specific priority-encoded network. The processor is not affected by the external method of arbitration as long as the protocol is obeyed.

Acknowledgement of Mastership

Upon receiving a bus grant, the requesting device waits until address strobe, data transfer acknowledge, and bus grant acknowledge are negated before issuing its own BGACK. The negation of the address strobe indicates that the previous master has completed its cycle, the negation of bus grant acknowledge indicates that the previous master has released the bus. (While address strobe is asserted no device is allowed to "break into" a cycle.) The negation of data transfer acknowledge indicates the previous slave has terminated its connection to the previous master. Note that in some applications data




Figure 21 Bus Arbitration Cycle Timing Diagram



transfer acknowledge might not enter into this function. General purpose devices would then be connected such that they were only dependent on address strobe. When bus grant acknowledge is issued the device is bus master until it negates bus grant acknowledge. Bus grant acknowledge should not be negated until after the bus cycle(s) is (are) completed. Bus mastership is terminated at the negation of bus grant acknowledge.

The bus request from the granted device should be dropped after bus grant acknowledge is asserted. If a bus request is still pending, another bus grant will be asserted within a few clocks of the negation of bus grant. Refer to Bus Arbitration Control section. Note that the processor does not perform any external bus cycles before it re-asserts bus grant.

BUS ARBITRATION CONTROL

The bus arbitration control unit in the HD68000 is implemented with a finite state machine. A state diagram of this machine is shown in Figure 22. All asynchronous signals to the HD68000 are synchronized before being used internally. This synchronization is accomplished in a maximum of one cycle of the system clock, assuming that the asynchronous input setup time (#47) has been met (see Figure 23). The input signal is sampled on the falling edge of the clock and is valid internally after the next falling edge.

As shown in Figure 22, input signals labeled R and A are internally synchronized on the bus request and bus grant

ŘΑ XA* ŘΑ ĞΤ RĀ* ŘΑ ĞΤ GT ХX ĞΤ ХX RA RX XΑ ŘΑ ŔĀ GT GT ХX RΑ GT

R = Bus Request Internal

A = Bus Grant Acknowledge Internal

G = Bus Grant

T = Three-State Control to Bus Control Logic

X = Don't Care

* State machine will not change state if bus is in S0. Refer to BUS ARBITRATION CONTROL for additional information.

Figure 22 State Diagram of HD68000 Bus Arbitration Unit

acknowledge pins respectively. The bus grant output is lebeled G and the internal three-state control signal T. If T is true, the address, data, function code line, and control buses are placed in a high-impedance state when $\overline{\rm AS}$ is negated. All signals are shown in positive logic (active high) regardless of their true active voltage level.


State changes (valid outputs) occur on the next rising edge after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 24. The bus arbitration sequence while the bus is inactive (i.e., executing internal operations such as a multiply instruction) is shown in Figure 25.

If a bus request is made at a time when the MPU has already begun a bus cycle but \overline{AS} has not been asserted (bus state SO), \overline{BG} will not be asserted on the next rising edge. Instead, \overline{BG} will be delayed until the second rising edge following it's internal assertion. This sequence is shown in Figure 26.

• BUS ERROR AND HALT OPERATION

In a bus architecture that requires a handshake from an external device, the possibility exists that the handshake might not occur. Since different systems will require a different maximum response time, a bus error input is provided. External circuitry must be used to determine the duration between address strobe and data transfer acknowledge before issuing a bus error signal. When a bus error signal is received, the processor has two options initiate a bus error exception sequence or try running the bus cycle again.



* This delay time is equal to parameter #33, $t_{\mbox{CHGL}}$.

Figure 23 Timing Relationship of External Asynchronous Inputs to Internal Signals




Figure 24 Bus Arbitration During Processor Bus Cycle




Figure 25 Bus Arbitration with Bus Inactive




Figure 26 Bus Arbitration During Processor Bus Cycle Special Case

Exception Sequence

When the bus error signal is asserted, the current bus cycle is terminated. If BERR is asserted before the falling edge of S4, AS will be negated in S7 in either a read or write cycle. As long as BERR remains asserted, the data and address buses will be in the high-impedance state. When BERR is negated, the processor will begin stacking for exception processing. Figure 27 is a timing diagram for the exception sequence. The sequence is composed of the following elements.

- (1) Stacking the program counter and status register
- (2) Stacking the error information

- (3) Reading the bus error vector table entry
- (4) Executing the bus error handler routine

The stacking of the program counter and the status register is the same as if an interrupt had occurred. Several additional items are stacked when a bus error occurs. These items are used to determine the nature of the error and correct it, if possible. The bus error vector is vector number two located at address \$000008. The processor loads the new program counter from this location. A software bus error handler routine is then executed by the processor. Refer to EXCEPTION PROCESSING for additional information.

Re-Running the Bus Cycle

When, during a bus cycle, the processor receives a bus error signal and the halt pin is being driven by an external device, the processor enters the re-run sequence. Figure 28 is a timing diagram for re-running the bus cycle.

The processor terminates the bus cycle, then puts the address and data output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed at least one clock cycle before the halt signal is removed.

(NOTE) The processor will not re-run a read-modify-write cycle. This restriction is made to guarantee that the entire cycle runs coor rectly and that the write operation of a Test-and-Set operation is performed without ever releasing AS. If BERR and HALT are asserted during a read-modify-write bus cycle, a bus error operation results.




Figure 27 Bus Error Timing Diagram




Figure 28 Re-Run Bus Cycle Timing Information

The processor terminates the bus cycle, then puts the address, data and function code output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed before the halt signal is removed.

Halt Operation with No Bus Error

The halt input signal to the HD68000 perform a Halt/Run/Single-Step function in a similar fashion to the HMCS6800 halt function. The halt and run modes are somewhat self explanatory in that when the halt signal is constantly active the processor "halts" (does nothing) and when the halt signal is constantly inactive the processor "runs" (does something).

The single-step mode is derived from correctly timed transitions on the halt signal input. It forces the processor to execute a single bus cycle by entering the "run" mode until the processor starts a bus cycle then changing to the "halt" mode. Thus, the single-step mode allows the user to proceed through (and therefore debug) processor operations one bus cycle at a time.

Figure 29 details the timing required for correct single-step operations. Some care must be exercised to avoid harmful interactions between the bus error signal and the halt pin when using the single cycle mode as a debugging tool. This is also true of interactions between the halt and reset lines since these can reset the machine.

When the processor completes a bus cycle after recognizing that the halt signal is active, most three-state signals are put in the high-impedance state. These include:

- (1) Address lines
- (2) Data lines

This is required for correct performance of the re-run bus cycle operation.

While the processor is honoring the halt request, bus arbitration performs as usual. That is, halting has no effect on bus arbitration. It is the bus arbitration function that removes the control signals from the bus.

The halt function and the hardware trace capability allow the hardware debugger to trace single bus cycles or single instructions at a time. These processor capabilities, along with a software debugging package, give total debugging flexibility.

Double Bus Faults

When a bus error exception occurs, the processor will attempt to stack several words containing information about the state of the machine. If a bus error exception occurs during the stacking operation, there have been two bus errors in a row. This is commonly referred to as a double bus fault. When a double bus fault occurs, the processor will halt. Once a bus error exception has occurred, any bus error exception occurring before the execution of the next instruction constitutes a double bus fault.

Note that a bus cycle which is re-run does not constitute a bus error exception, and does not contribute to a double bus fault. Note also that this means that as long as the external hardware requests it, the processor will continue to re-run the same bus cycle.

The bus error pin also has an effect on processor operation after the processor receives an external reset input. The processor reads the vector table after a reset to determine the address to start program execution. If a bus error occurs while reading the vector table (or at any time before the first instruction is executed), the processor reacts as if a double bus fault has occurred and it halts. Only an external reset will start a halted processor.




Figure 29 Halt Signal Timing Characteristics




Figure 30 Simplified Single-Step Circuit

■ THE RELATIONSHIP OF DTACK, BERR, AND HALT

In order to properly control termination of a bus cycle for a re-run or a bus error condition, DTACK, BERR, and HALT should be asserted and negated on the rising edge of the HD68000 clock. This will assure that when two signals are asserted simultaneously, the required setup time (#47) for both of them will be met during the same bus state.

This, or some equivalent precaution, should be designed external to the HD68000. Parameter #48 is intended to ensure this operation in a totally asynchronous system, and may be ignored if the above conditions are met.

The preferred bus cycle terminations may be summarized as follows (case numbers <u>refer to Table 4</u>):

Normal Termination: DTACK occurs first (case 1).

Halt Termination: HALT is asserted at same time, or precedes DTACK (no BERR) cases 2 and 3.

Bus Error Termination: BERR is asserted in lieu of, at same time, or preceding DTACK (case 4); BERR negated at same time, or after DTACK.

Re-Run Termination: <u>HALT</u> and <u>BERR</u> asserted at the same time, or before <u>DTACK</u> (cases 6 and 7); <u>HALT</u> must be negated at least 1 cycle after <u>BERR</u>. (Case 5 indicates <u>BERR</u>

may precede HALT which allows fully asynchronous assertion).*

Table 4 details the resulting bus cycle termination under

various combinations of control signal sequences. The negation of these same control signals under several conditions is shown in Table 5 (DTACK is assumed to be negated normally in all cases; for best results, both DTACK and BERR should be negated when address strobe is negated.)

Example A: A system uses a watch-dog timer to terminate accesses to un-populated address space. The timer asserts DTACK and BERR simultaneously after time-out. (case 4)

Example B: A system uses error detection on RAM contents. Designer may (a) delay DTACK until data verified, and return BERR and HALT simultaneously to re-run error cycle (case 6), or if valid, return DTACK; (b) delay DTACK until data verified, and return BERR at same time as DTACK if data in error (case 4); (c) return DTACK prior to data verification, as described in previous section. If data invalid, BERR is asserted (case 1) in next cycle. Error-handling software must know how to recover error cycle.

* For the mask version 68000, HALT and BERR must be asserted at the same time.

Table 4 DTACK, BERR, HALT Assertion Results

Case No.	Control Signal	Asserted on Rising Edge of State		Result	
		N	N + 2		
1	DTACK BERR HALT	A NA NA	s X X	Normal cycle terminate and continue.	
2	DTACK BERR HALT	A NA A	S X S	Normal cycle terminate and halt. Continue when HALT remov	
3	DTACK BERR HALT	NA NA A	A NA S	Normal cycle terminate and halt. Continue when HALT remo	
4	DTACK BERR HALT	X A NA	X S NA	Terminate and take bus error trap.	
5	DTACK BERR HALT	NA A NA	X S A	Terminate and re-run*.	
6	DTACK BERR HALT	X A A	X S S	Terminate and re-run.	
7	DTACK BERR HALT	NA NA A	X A S	Terminate and re-run when HALT removed.	

Legend:

- N The number of the current even bus state (e.g., S4, S6, etc.)
- A Signal is asserted in this bus state
 NA Signal is not asserted in this state
- X Don't care
- S Signal was asserted in previous state and remains asserted in this state

 For the mask version 68000, unpredictable results, no re-run, no error trap; usually traps to vector number 0.

Table 5 BERR and HALT Negation Results

Conditions of Termination in	Control Signal	Negated on Rising Edge of State	Results — Next Cycle	
Table A		N N+2	7	
Bus Error	BERR HALT	• or •	Takes bus error trap.	
Re-run	BERR HALT	• or •	Illegal sequence; usually traps to vector number 0.	
Re-run	BERR HALT	•	Re-runs the bus cycle.	
Normal	BERR HALT	• • or •	May lengthen next cycle.	
Normal	BERR HALT	• or none	If next cycle is started it will be terminated as a bus error.	

• RESET OPERATION

The reset signal is a bidirectional signal that allows either the processor or an external signal to reset the system. Figure 31 is a timing diagram for reset operations. Both the halt and reset lines must be applied to ensure total reset of the processor.

When the reset and halt lines are driven by an external device, it is recognized as an entire system reset, including the processor. The processor responds by reading the reset vector table entry (vector unumber zero, address \$000000) and loads it into the supervisor stack pointer (SSP). Vector table entry number one at address \$000004 is read next and loaded into the program counter. The processor initializes the status register to an interrupt level of seven. No other

registers are affected by the reset sequence.

When a RESET sequence is executed, the processor drives the reset pin for 124 clock pulses. In this case, the processor is trying to reset the rest of the system. Therefore, there is no effect on the internal state of the processor. All of the processor's internal registers and the status register are unaffected by the execution of a RESET instruction. All external devices connected to the reset line should be reset at the completion of the RESET instruction.

Asserting the Reset and Halt pins for 10 clock cycles will cause a processor reset, except when $V_{\rm CC}$ is initially applied to the processor. In this case, an external reset must be applied for 100 milliseconds.




Figure 31 Reset Operation Timing Diagram

■ PROCESSING STATES

This section describes the HD68000 which are outside the normal processing associated with the execution of instructions. The functions of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The HD68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a STOP instruction is executed. In this state, no further memory references are made.

The exception processing state is associated with interrupts, trap instructions, tracing and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

PROCESSING STATES

NORMAL	INSTRUCTION EXECUTION (INCLUDING STOP)
EXCEPTION	INTERRUPTS TRAPS TRACING ETC.
HALTED	HARDWARE HALT DOUBLE BUS FAULT

• PRIVILEGE STATES

The processor operates in one of two states of privilege: the "user" state or the "supervisor" state. The privilege state determines which operations are legal, is used by the external memory management device to control and translate accesses, and is used to choose between the supervisor stack pointer and the user stack pointer in instruction references.

The privileges state is a mechanism for providing security in a computer system. Programs should access only their own code and data areas, and ought to be restricted from accessing information which they do not need and must not modify.

The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled, and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs.

SUPERVISOR STATE

The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the S-bit of the status register; if the S-bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the setting of the S-bit. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

USER STATE

The user state is the lower state of privilege. For instruction execution, the user state is determined by the S-bit of the status register; if the S-bit is negated (low), the processor is executing instructions in the user state.

Most instructions execute the same in user state as in the supervisor state. However, some instructions which have important system effects are made privileged. User programs are not permitted to execute the STOP instruction, or the

RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.

The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and to control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly, or address register seven explicitly, access the use stack pointer.

PRIVILEGE STATE CHANGES

Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current setting of the S-bit of the status register is saved and the S-bit is asserted, putting the processing in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.

USER/SUPERVISOR MODES

TRANSITION ONLY MAY OCCUR DURING EXCEPTION PROCESSING



TRANSITION MAY BE MADE BY: RTE; MOVE, ANDI, EORI TO STATUS WORD

REFERENCE CLASSIFICATION

When the processor makes a reference, it classifies the kind of reference being made, using the encoding on the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 6 lists the classification of references.

Table 6 Reference Classification

Funct	ion Code (Output	Reference Class	
FC ₂	FC ₁	FC ₀	Reference Class	
0	0	0	(Unassigned)	
0	0	1	User Data	
0	1	0	User Program	
0	1	1	(Unassigned)	
1	0	0	(Unassigned)	
1	0	1	Supervisor Data	
1	1	0	Supervisor Program	
1	1	1	Interrupt Acknowledge	

EXCEPTION PROCESSING

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made, and the status register is set for exception processing. In the second step the exception vector is determined, and the third step is the saving of the current processor context. In the fourth step a new context is obtained, and the processor switches to instruction processing.

EXCEPTION VECTORS

Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 32), except for the reset vector, which is four words. All exception vectors lie in the supervisor data space, except for the reset vector which is in the supervisor program space. A vector number is an eight-bit number which, when multiplied by four, gives the address of an exception vector. Vector numbers are generated internally or externally depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 33) to the processor on data bus lines Do through D₇. The processor translates the vector number into a full 24-bit address, as shown in Figure 34. The memory layout for exception vectors is given in Table 7.

As shown in Table 7, the memory layout is 512 words long (1024 bytes). It starts at address 0 and proceeds through address 1023. This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions. Of the 255, there are 192 reserved for user interrupt vectors. However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.

KINDS OF EXCEPTIONS

Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts and the bus error and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from address error or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK) and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

EXCEPTION PROCESSING SEQUENCE

Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S-bit is asserted, putting the processor into the supervisor privilege state. Also, the T-bit is negated which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch, classified as an interrupt acknowledge. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.




Figure 32 Exception Vector Format




Figure 33 Peripheral Vector Number Format




Figure 34 Address Translated From 8-Bit Vector Number

Table 7 Exception Vector Assignment

Vector		Address		Assignment	
Number(s)	Dec	Hex	Space	Assignment	
0	0	000	SP	Reset: Initial SSP	
-	4	004	SP	Reset: Initial PC	
2	8	800	SD	Bus Error	
3	12	00C	SD	Address Error	
4	16	010	SD	Illegal Instruction	
5	20	014	SD	Zero Divide	
6	24	018	SD	CHK Instruction	
7	28	01C	SD	TRAPV Instruction	
8	32	020	SD	Privilege Violation	
9	36	024	SD	Trace	
10	40	028	SD	Line 1010 Emulator	
11	44	02C	SD	Line 1111 Emulator	
12*	48	030	SD	(Unassigned, reserved)	
13*	52	034	SD	(Unassigned, reserved)	
14*	56	038	SD	(Unassigned, reserved)	
15	60	03C	SD	Uninitialized Interrupt Vector	
40 00*	64	04C	CD.	(Unassigned, reserved)	
16 ~ 23*	95	05F	SD		
24	96	060	SD	Spurious Interrupt	
25	100	064	SD	Level 1 Interrupt Autovector	
26	104	068	SD	Level 2 Interrupt Autovector	
27	108	06C	SD	Level 3 Interrupt Autovector	
28	112	070	SD	Level 4 Interrupt Autovector	
29	116	074	SD	Level 5 Interrupt Autovector	
30	120	078	SD	Level 6 Interrupt Autovector	
31	124	07C	SD	Level 7 Interrupt Autovector	
00 - 47	128	080	CD.	TDARL	
32 ~ 47	191	0BF	SD	TRAP Instruction Vectors	
40	192	000	00	(11	
48 ~ 63*	255	0FF	SD	(Unassigned, reserved)	
	256	100			
64 ~ 255	1023	3FF	SD	User Interrupt Vectors	

SP: Supervisor program, SD: Supervisor data

Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Hitachi.
 No user peripheral devices should be assigned these numbers.



Where: v7 is the MSB of the Vector Number v0 is the LSB of the Vector Number

The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer. The program counter value stacked usually points to the next unexecuted instruction, however for bus error and address error, the value stacked for the program counter is unpredictable, and may be incremented from the address of the instruction which caused the

error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. Then instruction at the address given in the exception vector is fetched, and normal instruction decoding and execution is started.




Figure 35 Exception Processing Sequence (Not Reset)



MULTIPLE EXCEPTIONS

These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped according to their occurrence and priority. The Group 0 exceptions are reset, bus error, and address error. These exceptions cause the instruction currently being executed to be aborted, and the exeception processing to commence within two clock cycles. The Group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instruction by forcing exception processing to occur (privilege violations and illegal instructions are detected when they are the next instruction to be executed). The Group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing.

Group 0 exceptions have highest priority, while Group 2 exceptions have lowest priority. Within Group 0, reset has highest priority, followed by address error and then bus error. Within Group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and privilege violation. Since only one instruction can be executed at a time, there is no priority relation within Group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T-bit is asserted, the trace exception has priority, and is processed first. Before instruction processing resumes, however, the interrupt exception is also processed, and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 8.

Table 8 Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV CHK, Zero Divide	Exception processing is started by normal instruction execution

RECOGNITION TIMES OF EXCEPTIONS, HALT, AND BUS ARBITRATION

END OF A CLOCK CYCLE
RESET
END OF A BUS CYCLE
ADDRESS ERROR
BUS ERROR
HALT
BUS ARBITRATION
END OF AN INSTRUCTION CYCLE
TRACE EXCEPTION
INTERRUPT EXCEPTIONS
ILLEGAL INSTRUCTION
UNIMPLEMENTED INSTRUCTION
PRIVILEGE VIOLATION
WITHIN AN INSTRUCTION CYCLE
TRAP, TRAPV
CHK

EXCEPTION PROCESSING DETAILED DISCUSSION

ZERO DIVIDE

Exceptions have a number of sources, and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

RESET

The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation, and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.




Figure 36 Reset Exception Processing

INTERRUPTS

Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in a following paragraph.)


If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of

the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 37, a timing diagram is given in Figure 38, and the interrupt exception timing sequence is shown in Figure 39.

Table 9 Internal Interrupt Level

Level	12	11	10	Interrupt
7	1	1	1	Non-Maskable Interrupt
6	1	1	0	<u> </u>
5	1	0	1	
4	1	0	0	Maskable Interrupt
3	0	1	1	
2	0	1	0	7)
1	0	0	1	7)
0	0	0	0	No Interrupt

(NOTE) The internal interrupt mask level (12, 11, 10) are inverted to the logic level applied to the pins $(\overline{IPL_2}, \overline{IPL_1}, \overline{IPL_0})$.



- 1) Compare interrupt level in status register and wait for current instruction to complete
- 2) Place interrupt level on A1, A2, A3
- 3) Set R/W to read
- 4) Set function code to interrupt acknowledge
- 5) Assert address strobe (AS)
- 6) Assert lower data strobe (LDS) Provide Vector Number

1) Place vector number of D₀ ~ D₇ 2) Assert data transfer acknowledge (DTACK)

Acquire Vector Number 1) Latch vector number

- 2) Negate LDS
- 3) Negate AS




Figure 37 Interrupt Acknowledge Sequence Flow Chart




Figure 38 Interrupt Acknowledge Sequence Timing Diagram




Figure 39 Interrupt Exception Timing Sequence

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

UNINITIALIZED INTERRUPT

An interrupting device asserts VPA or provides an interrupt vector during an interrupt acknowledge cycle to the HD68000. If the vector register has not been initialized, the responding HMCS68000 Family peripheral will provide vector 15, the unitialized interrupt vector. This provides a uniform way to recover from a programming error.

SPURIOUS INTERRUPT

If during the interrupt acknowledge cycle no device responds by asserting \overline{DTACK} or \overline{VPA} , the bus error line should be asserted to terminate the vector acquisition. The processor separates the processing of this error from bus error by fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

INSTRUCTION TRAPS

Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction execution, or from use of instructions whose normal behavior is trapping.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception, and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.


The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS

Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit pattern of the first word of a legal instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs.

Word patterns with bits 15 through 12 equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors, or to emulate unimplemented instructions in software.

ILLEGAL INSTRUCTION EXAMPLE



PRIVILEGE VIOLATIONS

In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instruction are:

STOP AND (word) Immediate to SR
RESET EOR (word) Immediate to SR
RTE OR (word) Immediate to SR
MOVE to SR MOVE USP


TRACING

To aid in program development, the HD68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed an exceptions is forced, allowing a debugging program to monitor the execution of the program under test.

The trace facility uses the T-bit in the supervisor portion of the status register. If the T-bit is negated (off), tracing is disabled, and instruction execution proceeds from instruction to instruction as normal. If the T-bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed either because an interrupt is taken, or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus

error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. If, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace exception.

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.



- If, upon completion of an instruction, T = 1, go to trace exception processing.
- Execute trace exception sequence.
- Execute trace exception sequence
 Execute trace service routine.
- At the end of the service routine, execute return from exception (RTE).

BUS ERROR

Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated, and the processor immediately begins exception processing.

Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus error exception request was made, the context of the processor is more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, two to ten bytes beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction, the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch, a jump, or a return instruction. Besides the usual information, the processor saves its internal copy of the first word of the instruction being processed, and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved: whether it was a read or a write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when

the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a Group 2 exception; the processor is not processing an instruction if it is processing a Group 0 or a Group 1 exception. Figure 40 illustrates how this information is organized on the supervisor stack. Although this information is not sufficient in general to effect full recovery from the bus error, it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or reset, the processor is halted, and all processing cases. This simplifies the detection of catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the RESET pin can restart a halted processor.

ADDRESS ERROR

Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs during the exception processing for a bus error address error, or reset, the processor is halted. As shown in Figure 42, an address error will execute a short bus cycle followed by exception processing.

■ INTERFACE WITH HMCS6800 PERIPHERALS

Hitachi's extensive line of HMCS6800 peripherals are directly compatible with the HD68000. Some of these devices that are particularly useful are:

HD6821 Peripheral Interface Adapter HD6843 Floppy Disk Controller HD6845S CRT Controller

HD46508 Data Acquisition Unit

HD6850 Asynchronous Communication Interface
Adapter


HD6852 Synchronous Serial Data Adapter

To interface the synchronous HMCS6800 peripherals with the asynchronous HD68000, the processor modifies its bus cycle to meet the HMCS6800 cycle requirements whenever an HMCS6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 44 is a flow chart of the interface operation between the processor and HMCS6800 devices.

DATA TRANSFER OPERATION

Three signal on the processor provide the HMCS6800 interface. They are: enable (E), valid memory address (\overline{VMA}) , and valid peripheral address (\overline{VPA}) . Enable corresponds to the E or ϕ_2 signal in existing HMCS6800 systems. The bus frequency is one tenth of the incoming HD68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz HD68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

HMCS6800 cycle timing is given in Figure 45 and 46. At



 R/\overline{W} (read/write): write = 0, read = 1. I/N (instruction/not): instruction = 0, not = 1

Figure 40 Supervisor Stack Order (Group 0)




Figure 41 Supervisor Stack Order (Group 1, 2)




Figure 42 Address Error Timing

state zero (S0) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output lines. One-half clock later, in state 1 the address bus is released from the high-impedance state.

During state 2, the address strobe (\overline{AS}) is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle,






Figure 43 Connection of HMCS6800 Peripherals

the read/write (R/\overline{W}) signal is switched to low (write) during state 2. One half clock later, in state 3, the write data is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of \overline{VPA} .

The $\overline{\text{VPA}}$ input signals the processor that the address on the bus is the address of an HMCS6800 device (or an area reserved for HMCS6800 devices) and that the bus should conform to the ϕ_2 transfer characteristics of the HMCS6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe.

After the recognition of \overline{VPA} , the processor assures that the Enable (E) is low, by waiting if necessary, and subsequently asserts \overline{VMA} . Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the HMCS6800 peripherals are selected and deselected at the correct time. The peripheral now runs its cycle during the high portion of the E signal. Figures 45 and 46 depict the best and worst case HMCS6800 cycle timing. This cycle length is dependent strictly upon when \overline{VPA} is asserted in relationship to the E clock.

During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the processor negates the address and data strobes one half clock cycle later in state 7, and the Enable signal goes low at this time. Another half clock later, the address bus is put in the high-impedance state. During a write cycle, the data bus is put in the high-impedance state and the read/write signal is switched high. The peripheral logic must remove VPA within one clock after address strobe is negated.

Figure 47 shows the timing required by HMCS6800 peripherals, the timing specified for HDCS6800, and the corresponding timing for the HD68000. Two example systems with HMCS6800 peripherals are showin in Figures 48 and 49. The system in Figure 48 reserves the upper eight megabytes of memory for HMCS6800 peripherals. The system in Figure 49 is more efficient with memory and easily expandable, but more complex.

DTACK should not be asserted while VPA is asserted. Notice that the HD68000 VMA is active low, contrasted with the active high HMCS6800 VMA. This allows the processor to put its buses in the high-impedance state on DMA requests without inadvertently selecting peripherals.





Figure 44 HMCS6800 Interface Flow Chart



(NOTE) This figure represents the best case HMCS6800 timing where VPA falls before the third system clock cycle after the falling edge of E.






Figure 46 HMCS6800 Timing — Worst Case




Figure 47 HD68000 to HMCS6800 Peripheral Timing Diagram




Figure 48 HMCS6800 Interface - Example 1






Figure 49 HMCS6800 Interface — Example 2

INTERRUPT OPERATION

During an interrupt acknowledge cycle while the processor is fetching the vector, if \overrightarrow{VPA} is asserted, the HD68000 will assert \overrightarrow{VMA} and complete a normal HMCS6800 read cycle as shown in Figure 50. The processor will then use an internally generated vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).

This operates in the same fashion (but is not restricted to) the HMCS6800 interrupt sequence. The basic difference is that

there are six normal interrupt vectors and one NMI type vector. As with both the HMCS6800 and the HD68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since VMA is asserted during autovectoring, the HMCS6800 peripheral address decoding should prevent unintended accesses.




Figure 50 Autovector Operation Timing Diagram

■ DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are:

- Bits
- BCD Digits (4-bits)
- Bytes (8-bits)
- Word (16-bits)
- Long Words (32-bits)

In addition, operations on other data types such as memory addresses, status word data, etc., are provided for in the instruction set.

The 14 addressing modes, shown in Table 10, includs six

basic types:

- Register Direct
- Register Indirect
- Absolute
- Immediate
- Program Counter Relative
- Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting and indexing. Program counter relative mode can also be modified via indexing and offsetting.



Table 10 Addressing Modes

Mode	Generation
Register Direct Addressing	
Data Register Diredt	EA = Dn
Address Register Direct	EA = An
Absolute Data Addressing	
Absolute Short	EA = (Next Word)
Absolute Long	EA = (Next Two Words)
Program Counter Relative Addressing	
Relative with Offset	$EA = (PC) + d_{16}$
Relative with Index and Offset	$EA = PC) + (Xn) + d_8$
Register Indirect Addressing	
Register Indirect	EA = (An)
Postincrement Register Indirect	EA = (AN), An ← An + N
Predecrement Register Indirect	$An \leftarrow An - N, EA = (An)$
Register Indirect with Offset	$EA = (An) + d_{16}$
Indexed Register Indirect with Offset	$EA = (An) + (Xn) + d_8$
Immediate Data Addressing	
Immediate	DATA = Next Word(s)
Quick Immediate	Inherent Data
Implied Addressing	
Implied Register	EA = SR, USP, SP, PC

(NOTES)

EA = Effective Address An = Address Register

Dn = Data Register Xn = Address or Data Register used

as Index Register
SR = Status Register

PC = Program Counter
() = Contents of

d₈ = Eight-bit Offset

(displacement) d₁₆ = Sixteen-bit Offset (displacement)

N = 1 for Byte, 2 for Words and 4 for Long

Words

← = Replaces

■ INSTRUCTION SET OVERVIEW

The HD68000 instruction set is shown in Table 11. Some additional instructions are variations, or subsets, of these and they appear in Table 12. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide, "quick" arithmetic operations, BCD arithmetic and expanded operations (through traps).

The following paragraphs contain an overview of the form and structure of the HD68000 instruction set. The instructions form a set of tools that include all the machine functions to perform the following operations:

Data Movement
Integer Arithmetic
Logical
Shift and Rotate
Bit Manipulation
Binary Coded Decimal
Program Control
System Control

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development.

Table 11 Instruction Set

Mnemonic	Description	Mnemonic	Description	Mnemonic	Description
ABCD	Add Decimal with Extend	EOR	Exclusive Or	PEA	Push Effective Address
ADD AND	Add Logical And	EXG EXT	Exchange Registers Sign Extend	RESET - ROL	Reset External Devices Rotate Left without Extend
ASL ASR	Arithmetic Shift Left Arithmetic Shift Right	JMP JSP	Jump Jump to Subroutine	ROR ROXL	Rotate Left without Extend
BCC BCHG BCLR BRA	Branch Conditionally Bit Test and Change Bit Test and Clear Branch Always	LEA LINK LSL LSR	Load Effective Address Link Stack Logical Shift Left Logical Shift Right	ROXR RTE RTR RTS	Rotate Right with Extend Return from Exception Return and Restore Return from Subroutine
SET SSR STST	Bit Test and Set Branch to Subroutine Bit Test	MOVE MOVEM MOVEP	Move Move Multiple Registers Move Peripheral Data	SBCD S _{CC} STOP	Subtract Decimal with Extend Set Conditional Stop
CHK CLR CMP	Check Register Against Bounds Clear Operand Compare	MULS MULU	Signed Multiply Unsigned Multiply	SUB SWAP	Subtract Swap Data Register Halves
DB _{CC}	Test Condition, Decrement and Branch	NBCD NEG NOP	Negate Decimal with Extend Negate No Operation	TAS TRAP TRAPV	Test and Set Operand Trap Trap on Overflow
OIVS DIVU	Signed Divide Unsigned Divide	NOT OR	One's Complement Logical Or	TST	Test Unlink

Instruction Type	Variation	Description	Instruction Type	Variation	Description
ADD	ADD	Add	MOVE	MOVE	Move
	ADDA	Add Address		MOVEA	Move Address
	ADDQ	Add Quick		MOVEQ	Move Quick
	ADDI	Add Immediate		MOVE from SR	Move from Status Register
	ADDX	Add with Extend		MOVE to SR	Move to Status Register
AND	AND	Logical And		MOVE to CCR	Move to Condition Codes
	ANDI	And Immediate		MOVE USP	Move User Stack Pointer
CMP	CMP	Compare	NEG	NEG	Negate
	CMPA	Compare Address		NEGX	Negate with Extend
	CMPM	Compare Memory	OR	OR	Logical Or
	CMPI	Compare Immediate		ORI	Or Immediate
EOR	EOR	Exclusive Or	SUB	SUB	Subtract
	EORI	Exclusive Or Immediate		SUBA	Subtract Address
				SUBI	Subtract Immediate
				SUBQ	Subtract Quick
				SUBX	Subtract with Extend

Table 12 Variations of Instruction Types

ADDRESSING

Instructions for the HD68000 contain two kinds of information: the type of function to be performed, and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three ways:

Register Specification — the number of the register is given in the register field of the instruction.

Effective Address — use of the different effective address modes.

Implicit Reference – the definition of certain instructions implies the use of specific registers.

DATA MOVEMENT OPERATIONS

The basic method of data acquisition (transfer and storage) is provided by the move (MOVE) instruction. The move instruction and the effective addressing modes allow both address and data manipulation. Data move instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to memory, and register to register. Address move instructions allow word and long word operand transfers and ensure that only legal address manipulations are executed. In addition to the general move instruction there are several special data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), exchange registers (EXG), load effective address (LEA), push effective address (PEA), link stack (LINK), unlink stack (UNLK), and move quick (MOVEQ). Table 13 is a summary of the data movement operations.

• INTEGER ARITHMETIC OPERATIONS

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP), clear (CLR), and negate (NEG). The add and subtract instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). Data, address, and memory compare operations are also available. The clear

and negate instructions may be used on all sizes of data operands.

The multiply and divide operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotien with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

A test operand (TST) instruction that will set the condition codes as a result of a compare of the operand with zero is also available. Test and set (TAS) is a synchronization instruction useful in multiprocessor systems. Table 14 is a summary of the integer arithmetic operations.

Table 13 Data Movement Operations

Instruction	Operand Size	Operation
EXG	32	Rx ↔ Ry
LEA	32	EA → An
LINK	-	(An → SP@ -; SP → An; SP + d → SP
MOVE	8, 16, 32	(EA)s → EAd
MOVEM	16, 32	(EA) → An, Dn An, Dn → EA
MOVEP	16, 32	(EA) → Dn Dn → EA
MOVEQ	8	#xxx → Dn
PEA	32	EA → SP@ -
SWAP	32	Dn[31:16] → Dn[15:0]
UNLK	_	(An → Sp; SP@+ → An

(NOTES)

- s = source d = destination
- [] = bit numbers
- @- = indirect with predecrement
- @+ = indirect with postdecrement

Table 14 Integer Arithmetic Operations

Instruction	Operand Size	Operation
ADD	8, 16, 32 16, 32	Dn + (EA) → Dn (EA + Dn → EA (EA) + #xxx → EA AN + (EA) → An
ADDX	8, 16, 32 16, 32	$Dx + Dy + X \rightarrow Dx$ $Ax@ - +Ay@ - + X \rightarrow Ax@$
CLR	8, 16, 32	0 → EA
СМР	8, 16, 32 16, 32	Dn - (EA) (EA) - #xxx Ax@+ - Ay@+ An - (EA)
DIVS	32 ÷ 16	Dn/(EA) → Dn
DIVU	32 ÷ 16	Dn/(EA) → Dn
EXT	8 → 16 16 → 32	$(Dn)_8 \to Dn_{16}$ $(Dn)_{16} \to Dn_{32}$
MULS	16*16 → 32	Dn∗(EA) → Dn
MULU	16 +16 → 32	Dn *(EA) → Dn
NEG	8, 16, 32	0 - (EA) → EA
NEGX	8, 16, 32	0 - (EA) - X - EA
SUB	8, 16, 32 16, 32	Dn - (EA) → Dn (EA) - Dn → EA (EA) - #xxx → EA An - (EA) → An
SUBX	8, 16, 32	$Dx - Dy - X \rightarrow Dx$ $Ax@ Ay@ X \rightarrow Ax@$
TAS	8	(EA) - 0, 1 → EA[7]
TST	8, 16, 32	(EA) - 0

(NOTE) [] = bit number

INSTRUCTION FORMAT

Instructions are from one to five words in length, as shown in Figure 51. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words further specify the operands. These words are either immediate operands or extensions to the effective address mode specified in the operation word.

PROGRAM/DATA REFERENCES

The HD68000 separates memory references into two classes: program references, and data references. Program references, as the name implies, are references to that section of memory that contains the program being executed. Data references refer to that section of memory that contains data. Generally, operand reads are from the data space. All operand writes are to the data space.

REGISTER SPECIFICATION

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.

EFFECTIVE ADDRESS

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 52 shows the general format of the single effective address is composed of two 3-bit fields: the mode field, and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register.

The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in the following word or words and is considered part of the instruction, as shown in Figure 51. The effective address modes are grouped into three categories: register direct, memory addressing, and special.




Figure 51 Instruction Format

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	х	х	×	×	×	×	×	х	×	×		Mode	fective	Addre	ess Register	

Figure 52 Single-Effective-Address Instruction Operation Word General Format




REGISTER DIRECT MODES

These effective addressing modes specify that the operand is in one of the 16 multifunction registers.


Data Register Direct


The operand is in the data register specified by the effective address register field.



Address Register Direct

The operand is in the address register specified by the effective address register field.






MEMORY ADDRESS MODES

These effective addressing modes specify that the operand is in memory and provide the specific address of the operand.


Address Register Indirect

The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




Address Register Indirect With Postincrement

The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



Address Register Indirect With Predecrement


The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



Address Register Indirect With Displacement

This address mode requires one word of extension. The address of the operand is the sum of the address in the address


register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump to subroutine instructions.



Address Register Indirect With Index

This address mode requires one word of extension. The address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low order

eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.





SPECIAL ADDRESS MODE

The special address modes use the effective address register field to specify the special addressing mode instead of a register number.

Absolute Short Address

This address mode requires one word of extension. The address of the operand is the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.






Absolute Long Address

This address mode requires two words of extension. The address of the operand is developed by the concatenation of the extension words. The high-order part of the address is the


first extension word; the low-order part of the address is the second extension word. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.



Program Counter With Displacement


This address mode requires one word of extension. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer in

the extension word. The value in the program counter is the address of the extension word. The reference is classified as a program reference.




Program Counter With Index

This address mode requires one word of extension. This address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference.



(NOTE)

Extension Word




D/A : Data Register = 0, Address Register = 1

Register : Index Register Number

W/L : Sign-extented, low order Word integer

in Index Register = 0

Long Word in Index Register = 1



Immediate Data


This address mode requires either one or two words of extension depending on the size of the operation.

Byte operation — operand is low order byte of extension word

Word operation - operand is extension word

Long word operation — operand is in the two extension words, high-order 16 bits are in the first extension word, low-order 16 bits are in the second extension word.


Extension Word



COMMENTS

- Data = Next Word(s)
- Data is Sign Extended for Address Register but not Data Register
- Machine Level Coding


MOVE #\$1000, A0



COMMENTS

- Inherent Data
- Data is Sign Extended to Long Word
 Destination must be a Data Register
- Machine Level Coding

MOVEQ #\$5A, D3



Condition Codes or Status Register

ANDI to SR EORI to CCR

EORI to SR

ORI to CCR

ORI to SR

A selected set of instructions may reference the status register by means of the effective address field. These are:

ANDI to CCR

MPU MEMORY

\$1020 0010

2710 SR

00010

OWL 46F8

OWL + 2 1020

COMMENTS

- EA = (Next Word)
- Note: This Example is a Privileged Instruction
- Machine Level Coding

MOVE \$1020, SR

0100 0110 1111 1000

Move to SR Absolute

EFFECTIVE ADDRESS ENCODING SUMMARY

Table 15 is a summary of the effective addressing modes discussed in the previous paragraphs.

Table 15 Effective Address Encoding Summary

Addressing Mode	Mode	Register
Data Register Direct	000	register number
Address Register Direct	001	register number
Address Register Indirect	010	register number
Address Register Indirect with Postincrement	011	register number
Address Register Indirect with Predecrement	100	register number
Address Register Indirect with Displacement	101	register number
Address Register Indirect with Index	110	register number
Absolute Short	111	000
Absolute Long	111	001
Program Counter with Displacement	111	010
Program Counter with Index	111	011
Immediate	111	100

• IMPLICIT REFERENCE

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor

stack pointer (SSP), the user stack pointer (USP), or the status register (SR).

SYSTEM STACK

The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes. Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S-bit in the status register. If the S-bit indicates supervisor state, SSP is the active system stack pointer, and the USP cannot be referenced as an address register. If the S-bit indicates user state, the USP is the active system stack pointer, and the SSP cannot be referenced. Each system stack fills from high memory to low memory.

SYSTEM STACK POINTERS User Stack Supervisor Stack LISP-SSP Accessed when S = 0 Accessed when S = 1 PC is Stacked on PC is Stacked on Subroutine Calls in Subroutine Calls in User State Supervisor State Used for Exception * Increasing Addresses Processina

The address mode SP@- creates a new item on the active system stack, and the address mode SP@+ deletes an item from the active system stack.

The program counter is saved on the active system stack on subroutine calls, and restored from the active system stack on returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code and user programs may use the user stack pointer arbitrarily.

In order to keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus byte data is pushed on or pulled from the system stack in the high order half of the word; the lower half is unchanged.

USER STACKS


User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register (on of A0 through A6), the user may implement stacks which are filled either from high memory to low memory, or vice versa. The important things to remember are:

- using predecrement, the register is decremented before its contents are used as the pointer into the stack,
- using postincrement, the register is incremented after its contents are used as the pointer into the stack,
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not get misaligned when the data is retrieved. Word and long accesses must be on word boundary (even) addresses.

Stack growth from high to low memory is implemented with An@- to push data on the stack.

An@+ to pull data from the stack.


After eigher a push or a pull operation, register An points to the last (top) item on the stack. This is illustrated as:



Stack growth from low to high memory is implemented with An@+ to push data on the stack,

An@- to pull data from the stack.

After either a push or a pull operation, register An points to the next available space on the stack. This is illustrated as:




OUFUES

User queues can be implemented and manipulated with the address register indirect with postincrement or predecrement addressing modes. Using a pair of address registers (two of A0 through A6), the user may implement queues which are filled either from high memory to low memory, or vice versa. Because queues are pushed from one end and pulled from the other, two registers are used: the put and get pointers.

Queue growth from low to high memory is implemented with Aput@+ to put data into the queue,

Aget@+ to get data from the queue.

After a put operation, the put address register points to the next available space in the queue and the unchanged get address register points to the next item to remove from the queue. After a get operation, the get address register points to the next item to remove from the queue and the unchanged put address register points to the next available space in the queue. This is illustrated as:




If the queue is to be implemented as a circular buffer, the address register should be checked and, if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length (in bytes).

Queue growth from high to low memory is implemented with Aput@- to put data into the queue,

Aget@ - to get data from the queue.

After a put operation, the put address register points to the last item put in the queue, and the unchanged get address register points to the last item removed from the queue. After a get operation, the get address register points to the last item removed from the queue and the unchanged put address register points to the last item put in the queue. This is illustrated as:





If the queue is to be implemented as a circular buffer, the get or put operation should be performed first, and then the address register should be checked and, if necessary, adjusted. The address register is adjusted by adding the buffer length (in bytes).

LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. Table 16 is a summary of the logical operations.

Table 16 Logical Operations

Instruction	Operand Size	Operation
AND	8, 16, 32	$Dn \land (EA) \rightarrow Dn$ $(EA) \land Dn \rightarrow EA$ $(EA) \land \#xxx \rightarrow EA$
OR	8, 16, 32	Dn v (EA) → Dn (EA) v Dn → EA (EA) v #xxx → EA
EOR	8, 16, 32	(EA)⊕ Dy → EA (EA) ⊕ #xxx → EA
NOT	8, 16, 32	~ (EA) → EA

[NOTE] ~ = invert

SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic instructions ASR and ASL and logical shift instructions LSR and LSL. The rotate instructions (with and without extend) available are ROXR, ROXL, ROR, and ROL. All shift and rotate operations can be performed in either registers or memory. Register shifts and rotates support all operand sizes and allow a shift count specified in the instruction of one to eight bits, or 0 to 63 specified in a data register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates. Table 17 is a summary of the shift and rotate operations.

Table 17 Shift and Rotate Operations

Instruction	Operand Size	Operation
ASL	8, 16, 32	X/C - 0
ASR	8, 16, 32	X/C
LSL	8, 16, 32	X/C 0
LSR	8, 16, 32	0 X/C
ROL	8, 16, 32	
ROR	8, 16, 32	-
ROXL	8, 16, 32	C + X +
ROXR	8, 16, 32	-XC

• BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). Table 18 is a summary of the bit manipulation operations. (Bit 2 of the status register is Z.)

Table 18 Bit Manipulation Operations

Instruction	Operand Size	Operation
BTST	8, 32	~ bit of (EA) → Z
BSET	8, 32	(~ bit of (EA) → Z; 1 → bit of EA
BCLR	8, 32	(~ bit of (EA) → Z; 0 → bit of EA
вснс	8, 32	(~ bit of (EA) → Z; ~ bit of (EA) → bit of EA

• BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 19 is a summary of the binary coded decimal operations.

Table 19 Binary Coded Decimal Operations

Instruction	Operand Size	Operation
ABCD	8	$Dx_{10} + Dy_{10} + X \rightarrow Dx$ $Ax@{10} + Ay@{10} + X \rightarrow Ax@$
SBCD	8	$Dx_{10} - Dy_{10} - X \rightarrow Dx$ $Ax@{10} - Ay@{10} - X \rightarrow Ax@$
NBCD	8	0 - (EA) ₁₀ - X → EA

• PROGRAM CONTROL OPERATIONS

Program control operations are accomplished using a series of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 20.

The conditional instructions provide setting and branching for the following conditions:

CC - carry clear LS - low or same CS - carry set LT - less than EQ - equal MI - minus F - never true NE - not equal GE - greater or equal PL - plus GT - greater than Т always true HI - high VC - no overflow VS - overflow LE - less or equal

Table 20 Program Control Operations

Instruction	Operation
Conditional	
BCC	Branch conditionally (14 conditions) 8- and 16-bit displacement
DB _{CC}	Test condition, decrement, and branch 16-bit displacement
scc	Set byte conditionally (16 conditions)
Unconditional	
BRA	Branch always 8-and 16-bit displacement
BSR	Branch to subroutine 8- and 16-bit displacement
JMP	Jump
JSR	Jump to subroutine
Returns	
RTR	Return and restore condition codes
RTS	Return from subroutine

• SYSTEM CONTROL OPERATIONS

System control operations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the status register. These instructions are summarized in Table 21.

Table 21 System Control Operations

Instruction	Operation
Privileged	
RESET	Reset external devices
RTE	Return from exception
STOP	Stop program execution
ORI to SR	Logical OR to status register
MOVE USP	Move user stack pointer
ANDI to SR	Logical AND to status register
EORI to SR	Logical EOR to status register
MOVE EA to SR	Load new status register
Trap Generating	
TRAP	Trap
TRAPV	Trap on overflow
CHK	Check register against bounds
Status Register	
ANDI to CCR	Logical AND to condition codes
EORI to CCR	Logical EOR to condition codes
MOVE EA to CCR	Load new condition codes
ORI to CCR	Logical OR to condition codes
MOVE SR to EA	Store status register

• BRANCH INSTRUCTION ADDRESSING


BRANCH INSTRUCTION FORMAT

Operation Word Extension Word 15 8 7 0

Operation Code 8 bit Displacement


16 bit Displacement if 8 bit Displacement = 0

RELATIVE, FORWARD REFERENCE, 8-BIT OFFSET




COMMENTS


- Offset Contained in 8 LSBs of Op Word
- Offset is 2's Complement Number
- If Offset = 0 then Word Offset is Used
- Machine Level Coding



RELATIVE, BACKWARD REFERENCE 8-BIT OFFSET



RELATIVE, FORWARD REFERENCE, 16-BIT OFFSET



CONDITION CODES COMPUTATION

This provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

• CONDITION CODE REGISTER

The condition code register portion of the status register contains five bits:

N - Negative

Z – Zero

V - Overflow

C - Carry

X - Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X-bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the HD68000 to simplify the programming model.

CONDITION CODE REGISTER NOTATION

In the instruction set details, the description of the effect on the condition codes is given in the following form:

Condition Codes:

X N Z V C

Where N (negative)

set if the most significant bit of the result is set. Cleared otherwise.

Z (zero) V (overflow)

set if the result equals zero. Cleared otherwise. set if there was an arithmetic overflow. This implies that the result is not representable in the operand size. Cleared otherwise.

C (carry)

in the operand size. Cleared otherwise. set if a carry is generated out of the most significant bit of the operands for an addition. Also set if a borrow is generated in a subtraction. Cleared otherwise.

X (extend) transparent to data movement. When affected, it is set the same as the C-bit.

The notational convention that appears in the representation of the condition code registers is:

- * set according to the result of the operation
- not affected by the operation
- 0 cleared
- 1 set
- U undefined after the operation

• CONDITION CODE COMPUTATION

Most operations take a source operand and a destination operand, compute, and store the result in the destination location. Unary operations take a destination operand, compute, and store the result in the destination location. Table 22 details how each instruction sets the condition codes.

Table 22 Condition Code Computations

Operations	X	N	Z	V	С	Special Definition
ABCD	•	U	?	U	7	C = Decimal Carry Z = Z · Rm · · RO
ADD, ADDI, ADDQ	*	•	•	?	?	$V = Sm \cdot Dm \cdot \frac{Rm}{Rm} + \frac{Sm}{Dm} \cdot \frac{Rm}{Dm} \cdot \frac{Rm}{Rm}$ $C = Sm \cdot Dm + \frac{Rm}{Rm} \cdot Dm + \frac{Sm}{Rm} \cdot \frac{Rm}{Rm}$
ADDX	•	•	?	?	7	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm Z = Z · Rm · · RO
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	-	•	•	0	0	
CHK		•	U	U	C	
SUB, SUBI SUBQ	•	•	*	?	7	V = \$\overline{Sm} \cdot Dm \cdot Rm + Sm \cdot Dm \cdot Rm C = Sm \cdot Dm + Rm \cdot Dm + Sm \cdot Rm
SUBX	•	*	?	?	7	V = <u>Sm · Dm · Rm + Sm · Dm · Rm</u> C = Sm · <u>Dm + Rm · Dm + Sm · Rm</u> Z = Z · <u>Rm · · RO</u>
CMP, CMPI, CMPM	-	•	*	?	?	V = \$\overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm C = Sm \cdot \overline{Dm} + Rm \cdot \overline{Dm} + Sm \cdot Rm
DIVS, DIVU	1	*	*	7	0	V = Division Overflow
MULS, MULU	T -	*	•	0	0	
SBCD, NBCD	•	U	?	U	?	C = Decimal Borrow Z = Z · Rm · · RO
NEG NEGX	:	:	?	?	?	V = Dm · Rm, C = Dm + Rm V = Dm · Rm, C = Dm + Rm Z = Z · Rm · · RO
BTST, BCHG, BSET, BCLR	-	-	?	-	-	z = Dn
ASL	•	•	•	?	?	$V = D_{m} \cdot (\overline{D_{m-1}} + + \overline{D_{m-r}}) + \overline{D_{m}} \cdot (D_{m-1} + + D_{m-r}) C = D_{m-r+1}$
ASL (r = 0)	T -	•	•	0	0	
LSL, ROXL	•	•	•	0	?	C = D _{m-r+1}
LSR (r = 0)	-	*	•	0	0	
ROXL (r = 0)	Ī -		•	0	?	C = X
ROL	T =	.*	*	0	?	C = D _{m-r+1}
ROL (r = 0)	1-	*	•	0	0	
ASR, LSR, ROXB		*	•	0	?	C = D _{r-1}
ASR, LSR (r = 0)	T	•		0	0	
ROXR (r = 0)	<u> </u>	•	•	0	?	C = X
ROR	Ι-	•	•	0	?	C = D _{r-1}
ROR (r = 0)				0	0	

Not affected
 U Undefined

r - shift amount



[?] Other—see Special Definition

^{*} General Case:

X = C N = Rm

Z = Rm · ... · R0

Sm - Source operand most significant bit

Dm - Destination operand most significant bit

Rm - Result bit most significant bit n - bit number

CONDITIONAL TESTS

Table 23 lists the condition names, encodings, and tests for the conditional branch and set instructions. The test associated with each condition is a logical formula based on the current state of the condition codes. If this formula evaluates to

1, the condition succeeds, or is true. If the formula evaluates to 0, the condition is unsuccessful, or false. For example, the T condition always succeeds, while the EQ condition succeeds only if the Z bit is currently set in the condition codes.

Table 23 Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	<u>c</u> ⋅ <u>z</u>
LS	low or same	0011	C+Z
СС	carry clear	0100	C
cs	carry set	0101	С
NE	not equal	0110	Z
EQ	equal	0111	Z
VC	overflow clear	1000	⊽
VS	overflow set	1001	V
PL	plus	1010	N
MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
LT	less than	1101	$N \cdot \nabla + \overline{N} \cdot V$
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$

■ INSTRUCTION SET

The following paragraphs provide information about the addressing categories and instruction set of the HD68000.

• ADDRESSING CATEGORIES

Effective address modes may be categorized by the ways in which they may used. The following classifications will be used in the instruction definitions.

Data If an effective address mode may be used to refer to data operands, it is considered a data address-

ing effective address mode.

Memory If an effective address mode may be used to refer to memory operands, it is considered a memory addressing effective address mode.

Alterable If an effective address mode may be used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.

Control If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.

Table 24 shows the various categories to which each of the effective address modes belong. Table 25 is the instruction set summary.

The status register addressing mode is not permitted unless it is explicitly mentioned as a legal addressing mode.

These categories may be combined so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable

memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

INSTRUCTION PRE-FETCH

The HD68000 uses a 2-word tightly-coupled instruction prefetch mechanism to enhance performance. This mechanism is described in terms of the microcode operations involved. If the execution of an instruction is defined to begin when the microroutine for that instruction is entered, some features of the prefetch mechanism can be described.

- 1) When execution of an instruction begins, the operation word and the word following have already been fetched.

 The operation word is in the instruction decoder.
- In the case of multi-word instructions, as each additional word of the instruction is used internally, a fetch is made to the instruction stream to replace it.
- The last fetch from the instruction stream is made when the operation word is discarded and decoding is started on the next instruction.
- 4) If the instruction is a single-word instruction causing a branch, the second word is not used. But because this word is fetched by the preceding instruction, it is impossible to avoid this superfluous fetch. In the case of an interrupt or trace exception, both words are not used.
- The program counter usually points to the last word fetched from the instruction stream.

Table 24 Effective Addressing Mode Categories

Effective		B	0	Addressing Categories		
Address Modes	Mode	Register	Data	Memory	Control	Alterable
Dn	000	register number	X			×
An	001	register number	_	ł –	_	X
An@	010	register number	X	×	X	×
An@+	011	register number	X	X	_	X
An@	100	register number	X	i x	1 -	×
An@(d)	101	register number	X	X	×	×
An@(d, ix)	110	register number	X	×	X	×
xxx.W	111	000	X) ×	X	X
xxx.L	111	001	X	×	X	×
PC@(d)	111	010	X	×	X	_
PC@(d, ix)	111	011	X	×	X	_
#xxx	111	100	X) x	_	_

The following example illustrates many of the features of instruction prefetch. The contents of memory are assumed to be as illustrated in Figure 53.

	ORG	0	DEFINE RESTART VECTOR
	DC.L DC.L	INISSP RESTART	INITIAL SYSTEM STACK POINTER RESTART SYSTEM ENTRY POINT
	ORG DC.L	INTVECTOR INTHANDLER	DEFINE AN INTERRUPT VECTOR HANDLER ADDRESS FOR THIS VECTOR
	ORG		SYSTEM RESTART CODE
RESTART:			
	NOP		NO OPERATION EXAMPLE
	BRA.S	LABEL	SHORT BRANCH
	ADD.W	D0, D1	ADD REGISTER TO REGISTER
LABEL:			
	SUB.W CMP.W SGE.B	DISP(A0), A1 D2, D3 D7	SUBTRACT REGISTER INDIRECT WITH OFFSET COMPARE REGISTER TO REGISTER Sec TO REGISTER
INTHANDLE			
		LONGADR1, LONGADR2	MOVE WORD FROM AND TO LONG ADDRESS NO OPERATION REGISTER SWAP

Figure 53 Instruction Prefetch Example, Memory Contents

The sequence we shall illustrate consists of the power-up reset, the execution of NOP, BRA, SUB, the taking of an interrupt, and the execution of the MOVE.W xxx.L to yyy.L.

The order of operations described within each microroutine is not exact, but is intended for illustrative purpose only.

Microroutine	Operation	Location	Operand
Reset	Read	0	SSP High
	Read	2	SSP Low
	Read	4	PC High
	Read	6	PC Low
	Read	(PC)	NOP
	Read	+ (PC)	BRA
	<begin nop=""></begin>		
NOP	Read	+(PC)	ADD
	 begin BRA>		
BRA	PC=PC+d		
	Read	(PC)	SUB
	Read	+(PC)	DISP
	<begin sub=""></begin>		
SUB	Read	+(PC)	CMP
	Read	DISP(A0)	<src></src>
	Read	+(PC)	SGE
	 degin CMP>	<take int=""></take>	
INTERRUPT	Write	- (SSP)	PC Low
	Read	<int ack=""></int>	Vector #
	Write	- (SSP)	SR
	Write	-(SSP)	PC High
	Read	(VR)	PC High PC Low
	Read	+(VR)	MOVE
	Read	(PC)	
	Read	+(PC)	xxx High
	 degin MOVE>	+(PC)	xxx Low
MOVE	Read Read	+(PC) +(PC)	yyy High
	Read	XXX	<src></src>
	Read	+ (PC)	vvv Low
	Write	YYY	<dest></dest>
	Read	+ (PC)	NOP
	Read	+(PC)	SWAP
	 begin NOP>	. (1 0)	
	\Degin NOF>		

Figure 54 Instruction Prefetch Example

• DATA PREFETCH

Normally the HD68000 prefetches only instructions and not data. However, when the MOVEM instruction is used to move data from memory to registers, the data stream is prefetched in

order to optimize performance. As a result, the processor reads one extra word beyond the higher end of the source area. For example, the instruction sequence in Figure 55 will operate as shown in Figure 56.

	 MOVEM.L	A, D0/D1	MOVE TWO LONGWORDS INTO REGISTERS
Α	DC.W	1	WORD 1
В	DC.W	2	WORD 2
С	DC.W	3	WORD 3
D	DC.W	4	WORD 4
Ε	DC.W	5	WORD 5
F	DC.W	6	WORD 6

Figure 55 MOVEM Example, Memory Contents

Microroutine	Operation	Location	Other Operations
MOVEM	Read	Α	
			Prepare to Fill D0
	Read	В	A → DOH
	Read	С	B → DOL
			Prepare to Fill D1
	Read	D	C → D1H
	Read	E	D → D1L
			Detect Register List Comp

Figure 56 MOVEM Example, Operation Sequence

Table 25 Instruction Set

Mnemonic	Size	Addr.	T	c	ln i		An	(,	An)	(A	1) +	- (An)	d (An)	d(A	n.Xi)	Ab	s.W	Ab	s.L	d (PC)	d (F	C, Xi)	s = 1 d = 5	nmed SR/CC			lit Pattern	Beelean	Condition Codes
Operation	3124	Mode	1	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	543	1 11 2 1098	7654 3210	Deplom	XNZVC
ABCD Add Digits ADD Add Binary	B 8 'W L	s: (An) c s:Dn c d:Dn s s:On c	d: d: s	2	6	2 · A	DDA 4 DDA	2 2 2	12 8 20	2 2 2	12 8 20	2 2 2 2	18 14 10 22	4 4	16 12 24	4 4	18 14 26	4 4 4	16 12 24	6	20 16 28	4	12	4	14	4	8	110 110 110	RRRI RRRI DDD1 DDD0 DDD0	SSEE EEEE SSee eeee 10EE EEEE	d10+s10+X→d d+On→d On+s→On d+On→d	*****
ADDA Add Address ADDI Add Immed	L B, W	d-Dn s d-An s d-An s s-Imm c	s d	2 2 4	8 8 8		8 8 8 DDA DDA	2 2 4	14 12 14 16 28	2 2 4	14 12 14 16 28	2 2 4	16 14 16 18	4 4 6	18 16 18 20 32	4 4 6	20 18 20 22 34	4 4 6	18 16 18 20 32	6 6 8	22 20 22 24 36	4	18 16 18	4 4	20 18 20	6	14 12 14	011 011	1 DDD! 1 AAA0 1 AAA1 9 0110	llee eeee	Dn + s → Dn An + s → An d + # → d	****
ADDQ	8 ₩	s lmm3 c	đ	6	16 4	2.	4	2	12	6	12	6 2	30 14	8	16	8	18	8	16	6	20							010	1 QQQ0	SSEE EEEE	d + # →d	****
Add Quick ADDX Add Multi- precision	B W	s (An) of s (An) of s (An) of s (An) of	d d	2 2	8	2	8	2	20	2	20	2	22 18 30	4	24	4	26	4	24	6	28							110	RRR RRR! RRR RRR	SS00 0rrr SS00 1rrr 1000 0rrr 1000 1rrr	d + s + X +d	****
AND Logical And	B W	s:On c d:On s s:On c	d s	2	4			2 2 2 2	12 8 20 14	2 2 2 2 2	12 8 20 14	2 2 2 2	14 10 22 16	4 4 4	16 12 24 18	4 4 4	18 14 26 20	4 4 4	16 12 24 18	6	20 16 28 22	4	12	4	14 20	4	8	110	O DDDI O DDDO O DDDI O DDDO	SSEE EEEE SSee eeee 10EE EEEE	d < and > Dn → d On < and > s → Dn d < and > Dn → d Dn < and > s → Dn	-**00
ANDI And Immed. ASL, ASR Arithmetic	B ₩ L B ₩	simm o	d d	4 6 2	8 16 6 + 2n 6 + 2n			6	16 28	6	16 28	4	18 30	8	20 32	8	22 24	6 8	20 32	8 10	24 36		10			4	20	111	0 0010 0 rrrf 0 QQQf	SSEE EEEE SS10 ODDD	d <and>#→d C→ Left</and>	-**00 ****
Shift Memory BCHG Test and Change	L ₩ B	count=Dn c count=#1~8 c count=1 c bit#=Dn c bit#=Imm c	d d d d	2	3 + 2n 3 + 2n < 8 < 12	lΙ	!	2.4	12 12 16	2.4	12 12 16	2 • 2 4	14 14 18	4 • 4 6	16 16 20	4 • 4 6	18 18 22	4 6	16 16 20	6 ° 6 8	20 20 24							111 111 000 000	0 1116 0 QQQ 0 0 000 0 0 111 0 0 1000 0 111 0	1010 0DDD 1000 0DDD 11EE EEEE 01EE EEEE 01EE EEEE	Right χ \sim (bit) # of d \rightarrow 2, \sim (bit) # of d	*
BCLR Test and Clear	B	bit#≕Dn d bit#≕Imm d bit#≕Dn d	d: d:	2	< 10 < 14			2	12 16	2	12 16	2	14 18	4 6	16 20	6	18 22	6	17 20	6 8	20 24							000 000	0 1000 0 1111 0 0 001 0 1111 0	10EE EEEE 10EE EEEE	~(bit) # of d→Z, 0→(bit) # of d	*
BSET Test and Set	B	bit#:Dn c bit#:Imm c bit#:Dn c	d:	2 4	< 8 < 12			2	12 16	2	12 16	2	14 18	6	16 20	6	18 22	6	16 20	6 8	20 24							000 000	0 1000 0 1111 0 1111 0 1111 0 000	ITEE EEEE ITEE EEEE	~(bit)#of d→Z, 1→(bit)# of d	*
BTST Bit Test	B	bit#≕Dn d bit#≕lm.m d bit#≕Dn d	d: d:	2 4	6 10			2 4	8 12	2	8 12	2	10 14	6	12 16	6	14 18	6	12 16	8	16 20	6	12 16	6	14 18			000 000	0 rrrl 0 1000 0 rrrl	00EE EEEE 00EE EEEE	~(bit)# of d→Z	*
CHK Check Reg- ister Against Bounds	*		5 -	2	< 40 10		rap→ I no→ trap	2	< 44	2	< 44 14	2	< 46 1 6	4	< 48 18	4	< 50 20	4	< 48 18	6	< 52 22	4	< 48 18	4	< 50 20	4	< 44 14		0 1000 0 DDD1		If Dn < 0, or Dn > (bound), then trap	-**************************************
CLR	B W			2	4		lrap 	2 2	12	2	12	2	14	4	16	4	18	4	16	6	20			ĺ				010	0 0010	SSEE EEEE	d →MPU 0→d	-0100
Clear Operand CMP Compare Binary	B W	d Dn : d:Dn :	s	2 2 2	6 4 6	2.	6	2 2	20 8 14	2 2	20 8 14	2 2 2	22 10 16	4	24 12 18	4	26 14 20	4	24 12 18	6	28 16 22	4	12 18	4	14 20	6	8 14		I DDD0		Dn-s	-***
CMPA Compare Address CMPI	L 8 W	d-An s	5 =	2 2	6	2	6 6 MPA	2 2	10 14	2 2	10 14	2 2	12 16	4	14 18	4 4	16 20 18	4	12 18	6	18 22 20	4	14 18	4	16 20	6	10 14	101	1 AAA1 1 AAA1 0 1100	llee eeee	An-s d-#	-***
Compare Imm. CMPM Compare	L B W		d d	6	14		MPA	6	20	6 2 2	20 12 20	6	22	8	24	8	26	8	24	10	28								I RRRI	SSOO Irrr	d – s	-***
Memory DIVS	*	d-Dn :	s	2	< 158			2	< 162	2	< 162	2	< 164	4	< 166	4	< 168	4	< 166	6	< 170	4	< 166	4	< 168	4	< 162	100	0 DDD1	Hee eeee	Dn32/s16→ Dn(r:a)	-***0
Divide Signed DIVU Divide Unsigned	*		1	į	< 140			2	< 144	2	< 144	2	< 146	4	< 148	4	< 150	4	< 148	6	< 152	4	< 148	4	< 150	4	< 144	100	0 DDD0		Dn32 's16→ Dn(r:q)	-***0
EOR Exclusive OR	B ₩ L			2	4 8			2 2	12 20	2	12 20	2 2	14 22	4 4	16 24	4	18 26	4	16 24	6	20 28							101	l rrrl	SSEE EEEE	d ◆ Dn → d	-**00
Logical EORI Exclusive OR Immediate	B ₩			4	8 16			4	16 28	4	16 28	4 6	18 30	6 8	20 32	6	22 34	6 8	20 32	8 10	24 36					4	20	000	0 1010	SSEE EEEE	d • # →d	-**00
EXG Exchange Registers	L	s-An (ď	2 2	6	2	6																					110	O DDDI O AAAI O DDDI	0100 IAAA 1000 IAAA	s ↔d	•
Sign Extend LEA Load Effect	l L	-		2	4			2	4					4	8	4	12	4	8	6	12	4	8	4	12			010	0 1000 0 1000 0 AAA1		bit 7→bit 8~15 bit 15→bit 16~31 s→An	-**00
ive Address LINK Link and Allocate		disp:lmm :	s			4	16																					010	0 1110	0101 0AAA	An→ - (SP) SP→An SP+disp→SP	

Note: Refer to "Condition Code Computations" as for condition Code.

a Word only

C Maximum value

R; Number of Program Bytes

Number of Clock Periods

A: Address Register #
C: Test Condition
D: Data Register #
e: Source Effective Address
E: Destination Effective Address

Opcode Bit Pattern Key

1: Direction: 0 - Right, 1 - Left
N. Destination & Reposter
N. Destination & Reposter
Size: 0.0 Byte
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
10- Low Word
11- Word
11- Word
11- Word
11- Word
11- Low Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Word
11- Wo

(to be continued)



		Γ	Т	Dn	T	An	7	An)	(4	n)+	 -	(An)	a	An)	414	ln, Xi)	A	s.W	T A	s.L	ď	PC)	100	PC. Xi)	s=6	nmed	Opcode I	lit Pattern		Condition
Mnements Operation	Size	Addr. Mede	#		#	,	#	~	#	~	#	~	#	~	#	~	#	~	#	-	#	~	#	~	d=:	R/CC		7654 3210	Boolean	Redes XNZVC
LSL, LSR Logical Shift	B/W L	count=Dn d count=#1~8 d count=Dn d count=#1~8 d	2 2 2	6 + 2r 6 + 2r 8 + 2r	n				-												ľ						1110 rrrf 1110 qqqf 1110 rrrf 1110 qqqf	SS10 IDDD SS00 IDDD 1010 IDDD 1000 IDDD	C + 1-6t - C	***0*
Memory Medviz Move Data	W B/W	count-1 d d s-Dn d d s-Dn s-Sn s-	2 2 2 2 2 2 4 4 4 2 2 2 2 2 2 4 4 4 4 2 2 2 2 2 2 4	4 4 8 8 10 12 14 12 16 12 14 8 4 4 4 12 12 12 14 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19		ACVEA ACVEA	2 · 2 2 2 2 4 4 4 6 6 4 4 4 6 6	12 8 8 12 12 14 16 18 16 12 12 12 12 20 20 22 24 24 28	2 · 2 2 2 2 2 4 4 4 4 4 4 4 4 4 4 4 4 4	12 8 8 12 12 14 16 18 16 20 16 18 12 12 20 20 22 24 24 28	2 * 2 2 2 2 2 4 4 4 6 4 4 4 4 4 4 6 6 4 4 4 4	14 8 8 12 12 12 14 16 18 16 20 16 18 12 12 20 20 22 24 24 26 24 28	4 4 4 4 4 4 4 4 4 4 4 4 4 6 6 6 8 8	16 12 12 16 16 18 20 22 20 24 20 22 16 16 16 24 24 25 26 28 30 28 32	4 4 4 4 4 6 6 6 6 8 6 6 6 6 4 4 4 4 4 6 6 6 6	18 14 14 18 18 20 22 24 22 26 22 24 18 18 26 26 28 30 32 30 34	4 4 4 4 4 4 4 6 6 6 6 8 6 6 6 4 4 4 4 4	16 12 12 16 16 18 20 22 20 24 20 22 21 16 16 16 24 20 22 22 20 24 20 22 22 20 24 20 26 26 26 27 28 28 28 28 28 28 28 28 28 28 28 28 28	6 6 6 6 6 6 8 8 8 10 8 8 8 6 6 6 6 6 8 8 8 10	20 16 16 20 20 22 24 26 24 28 24 26 20 20 20 20 20 32 34 32 34 32 36							1110 QQQ 1110 001f 00SS RRRM	1000 IDDD	Regin	- **O(
MOVE Move to Con-	*	s:d(PC) d s:d(PC,X) d s:lmm d d:00R s	6	16 18 12 12		HOVEA HOVEA	4 6 2	24 26 20 16	4 6 2	24 26 20 16	4 4 6 2	24 26 20 18	6 8 4	28 30 24 20	6 8 4	30 32 26 22	6 8 4	28 30 24 20	8 8 10 6	32 34 28 24	4	20	4	22	4	16	0100 0100	Hee eeec	s +00R	****
dition Codes MOVE Move to 'from	*	d: SR s s: SR d		12			2 2	16 12	2 2	16 12	2 2	18 14	4 4	20 16	4	22 18	4	20 16	6	2 4 20	4	20	4	22	4	16	0100 0110 0100 0000	llee eeee	s +SR d →MPU SR +d	****
Status Reg. MOVE Move to from	ι	s:USP d			2 2	4																					0100 1110 0100 1110	0110 1AAA 0110 0AAA	USP → An An +USP	
User .SP(A7) MOVEA Move Address MOVEM Move Multiple	W L W	d:An s d:An s s:Xn d	: 2	4	2	4 4		8 12 8 ← 4n	2	8 12		10 14 8 + 4n		12 16 12 + 4r			1	12 16 12 - 4	1	16 20 16 - 4	1	12 16	4	14 18	6	8 12	0011 AAA0 0010 AAA0 0100 1000 27-20	Olee eeee Olee eeee 10EE EEEE d7-d0+	s •An Xn •d	
Registers	L	d:Xn s s:Xn d					4	12+4n 8-8n		12 + 4 r	4	8 ÷ 8n	6	12 + 8r	6	14 + Br	6	12 + 8r	8	16 ÷ 8r	1	16 + 4 n		18+4			0100 1100 a7-a0 0100 1000 a7-a0	10ee eeee d7~d0 IIEE EEEE d7~d0+	s +Xn ** Xn +d s +Xn **	
MOVEP Move Peripheral MOVEQ	W L L	d-Xn S s-Dn d s-d(An) d s-Dn d s-d(An) d s-imm8 d	4	16 24 4			4	12+ 8 n	4	12 + 8r			4	16+84 16 24	6	18+8	5	16+8	n 8	20+8	n 6	16+8	n 6	18+8n			0100 1100 a7-a0 0000 DDD1 0000 DDD1 0000 DDD1 0000 DDD1 0111 DDD0	11ee eeee d7~d0 1000 1AAA 0000 1AAA 1100 1AAA 0100 1AAA QQQQ QQQQ	Dn +d by bytes s +Dn by bytes Dn +d by bytes s +Dn by bytes # +Dn	-**00
Move Ouick MULS Multiply	w	d:On s		< 70			2	< 74	2	< 74	2	< 76	4	< 78	4	< 80	4	< 78	6	< 82	4	< 78	4	< 80	4	< 74	IIOO DDDI	Hee eeee	On×s +On	-**00
Signed MULU Multiply	*	d Dn s	2	< 70	,		2	< 74	2	< 74	2	< 76	4	< 78	4	< 80	4	< 78	6	< 82	4	< 78	4	< 80	4	< 74	1100 DDD0	Hee eeee	Dn×s +Dn	- **00
Unsigned NBCD Vegate Digit	B B W	d d	1	6			2	12	2	12	2	14 14	4	16 16	4	18 18	4	16 16	6	20							0100 1000	OOEE EEEE	0 d10 x +d	*****
NEG Negate Binary NEGX Negate Multi-	B.M. F	d d d	2 2	6 4 6			2 2 2	20 12 20	2 2 2	20 12 20	2 2 2	22 14 22	4 4	24 16 24	4 4	26 18 26	4 4	24 16 24	6	28 20 28							0100 0000	SSEE EEEE	0-d-X +d	****
precision NGT Logical	B W	d d		4			2 2	12 20	2 2	12 20	2 2	14 22	4	16 24	4	18 26	4	16 24	6	20 28							0100 0110	SSEE EEEE	~d +d	-**00
Complement OR Inclusive OR Logical OR I OR Immediate PEA Push Effect-	B'W L BW L	s:Dn d d:Dn s s:Dn d d:Dn s s:Dm d d:Dn s s:Imm d s:Imm d	2 2 4 6	8 8			2 2 2 2 4 6 2	12 8 20 14 16 30 14	2 2 2 2 4 6	12 8 20 14 16 30	2 2 2 2 4 6	14 10 22 16 18 32	4 4 4 6 8 4	16 12 24 18 20 34 18	4 4 4 6 8 4	18 14 26 20 22 36 22	4 4 4 6 8 4	16 12 24 18 20 34 18	6 6 6 8 10 6	20 16 28 22 24 38 22	4 4	12 18 18	4	14 20 22	4 6 4	8 14 20	1000 DDD1 1000 DDD0 1000 DDD1 1000 DDD0 0000 0000	SSEE EEEE SSee eeee 10EE EEEE 10ee eeee SSEE EEEE	d < or > Dn → d Dn < or > s → Dn d < or > Dn → d Dn < or > s → Dn d < or > ± → d s → · (SP)	-**00
Push Effect- ive Address ROR, ROL. Rotate without X Memory	B/W L W	count:On d count: #1~8 d count:Dn d count: #1~8 d count: 1 d	2 2 2 2	6 + 2r 6 + 2r 8 + 2r 8 + 2r	n		2.	12	2.	12	2*	14	4.	16	4.	18	4.	16	6*	20							1110 rrrf 1110 QQQf 1110 rrf 1110 QQQf 1110 011f	SSII IDDD SSOI IDDD 1011 IDDD 1001 IDDD 11EE EEEE	Right n	-**00

A: Address Register # C: Test Condition D: Data Register # e: Source Effective Address E: Destination Effective Address

(to be continued)



Mnemonic	Size	Ac	dr.	[)n		An	(/	An)	(Ar	1) +	- ((An)	d(An)	d (/	(n, Xi	Ab:	s.W	At	s.L	d(PC)	d(F	C.Xi)	5 ≈ I d = 5	mmed R/CC	8pce	e Bit P	attern	Boolean	Conditio Codes
Operation	3123	M	de	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	5432 10	98 76	54 3210		XNZVC
OXR,ROXL tate rough X emory BCD	B W L W B	count: Dr count: # count: Dr count: # count: 1 s: Dn	l~8d: d: l~8d: d: d:	2	6 + 2r 6 + 2r 8 + 2r 8 + 2r	1		2.	12	2.	12	2.	14	4.	16	4 •	18	4 -	16	6.	20							1110 ri 1110 QC 1110 C 1110 QC 1110 O	Qf SS rf 10 Qf 11 Of 1 R1 00	511 0DDD 501 0DDD 011 0DDD 001 0DDD 1EE EEEE	Carlett n	***0
Subtract digits See	В	s (An)	d. d	2	6 4			2	12	2	12	2	18 14	4	16	4	18	4	16	6	20							1000 RI	RI 0)00 1	d10 s10 X →d d →MPU If cc true.1's →d	*****
Set Conditionally BUB Subtract Binary BUBA Subtract	B W	s-Dn d÷Dn s⇒Dn d≠Dn d≠An d÷An	d: s d: s: s	2 2 2 2 2	8 8 8	2.	SUBA 4 SUBA 8 8 8	2 2 2 2 2 2 2	12 8 20 14 12	2 2 2 2 2 2 2 2	12 8 20 14 12	2 2 2 2 2 2 2 2	14 10 22 16 14	4 4 4 4	16 12 24 18 16 18	4 4 4 4 4	18 14 26 20 18 20	4 4 4 4	16 12 24 18 16 18	6 6 6 6	20 16 28 22 20 22	4 4 4 4	12 18 16 18	4 4 4	14 20 18 20	4 6 4 6	8 14 12 14	1001 DI 1001 DI 1001 DI 1001 DI 1001 A	DO S: DI 10 DO 11 AO 1	SEE EEEE See eeee DEE EEEE Dee eeee Lee eeee	Else, O's →d d-Dn →d Dn·s →Dn d-Dn →d	****
ddress BUBI ubtract	B W	s:Imm s (mm	d	4	8 16		UBA SUBA	4	16 28	4 6	16 28	4	18 30	6	20 32	6	22 _. 34	6 8	20 32	8 10	24 36							0000 0	00 s	SEE EEEE	d # •d	****
nmediate : UBQ ubtract	B W	s lmm3 s:lmm3	d d	2 2	8	2.	8	2	12 16	2 2	12 16	2 2	14 22	4	16 24	4	18 26	4	16 24	6	20 28							0101 Q	QI S	SEE EEEE	d # •d	****
UBX Subtract Aultiprecision	B W L W	s Dn s (An) s On s (An)	d d d d	2 2	8							2	18 30															100 RI 100 RI 100 RI 100 RI 0100	RI SI RI II	000 Orrr 000 Irrr 000 Orrr 000 Irrr	d s X •d Dn(31:16)←→	****
wap Regis er Halves 'AS est and Set	В		d	2	4			2	14	2	14	2	16	4	18	4	20	4	18	6	22							0100 1		IEE EEEE	Dn (15:0)	-**0
perand 'ST est	B W		đ đ	2	4			2 2	8 12	2 2	8 12	2 2	10 14	4	12 16	4	14 18	4	12 16	6	16 20					ĺ		0100 1	10 S	SEE EEEE	1	-**0
JNEK Jnimk	Ĺ			L		2	12																					0100 1	10 0	101 IAAA	An →SP. (SP) + →An	
	Τ.			_	_	_								т .	_	т-		т 1		_		7 1									1	
Bee Branch Conditionally	B ₩		disp disp													İ				1				not bra	taken taken taken	2 4 4	10 8 10 14	0110 C	CC P	PPP PPPP	if cc true. PC+disp →PC	
IRA Fanch Iways	B W	ļ	disp disp																				bra	not	taken	2	10 10	0110 0	000 P	PPP PPPP	PC + disp →PC	
ISR Fanch Subroutine	B		disp																							2	20	0110 0	101 P	PPP PPPP	PC → (SP). PC + disp →PC	
DBcc Decrement Counter, & Granch Until Condition: True or	*	disp Imn	ounter	4	10 12 14	1	alse true alse	3	inter : 1 : 1 pired	,	es no no																	0101 C	CC I	100 IDDD	If cc false, Dn-1.⇒Dn & if Dn≤-1.PC+disp.⇒PC Else, NOP	
ount · 1 MP ump to			d					2	8					4	10	4	14	4	10	6	12	4	10	4	14			0100 1	10 1	IEE EEEE	d →PC	
SR ump to u broutine			đ					2	16					4	18	4	22	4	18	6	20	4	18	4	22			0100 1	10 1	OEE EEEE	PC + (SP), d →PC	
OP Operation ESET				2	132																							0100 1		111 0001 111 0000	none assert RESET pin	
eset Exter- al Devices TE				2	20																							0100 1		111 0011	(SP) + +SR.	****
eturn from xception t TR eturn from				2	20																							0100 1	10 0	111 0111	(SP) + +PC (SP) + +PC	****
ubroutine estore CC I TS				2	16																							0100 1	10 0	111 0101	(SP) + *PC	
eturn from ubroutine TOP																										4	4	01001	- 1	111 0010	# ->SR. Wait for	***
pad SR/Stop RAP rap				2	34																							0100 1	10 0	100 VVVV	Interrupt PC (SSP) SR (SSP) (Vector) PC	
RAPV rap if verflow Set				2	34 4	Tra ; Tra ; tak ;	l p taker p not en																					0100 1	10 0	111 0110		

Note: Refer to Condition Code Computations as for condition Code.

* Word only:

< Maximum value

*; Number of Program Bytes

~; Number of Clock Periods

A: Address Register #
C: Test Condition
D: Data Register #
e: Source Effective Address
E: Destination Effective Address

Copcode Bit Pattern Key

I: Direction; O - Right, I - Left
M: Destination Register
M: Destination Red Mode
M: Displacement
O: Divide Immediate Data
O: Duck Immediate Data
O: Duck Coper Register
O: Divide Immediate Data
O: Duck Coper Register
O: Divide Immediate Data
O: Destination
O: Divide Immediate Data
O: Destination
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data
O: Divide Immediate Data

■ INSTRUCTION FORMAT SUMMARY

This provides a summary of the first word in each instruction of the instruction set. Table 26 is an operation code (op-code) map which illustrates how bits 15 through 12 are used to specify the operations. The remaining paragraph groups the

instructions according to the op-code map.

where, Size; Byte = 00 Sz; Word = 0

Word = 01 Long Word = 1

Long Word = 10

Table 26 Operation Code Map

Bits 15 thru 12	Operation
0000	Bit Manipulation/MOVEP/Immediate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/S _{CC} /DB _{CC}
0110	B _{CC}
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned)
1011	CMP/EOR
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate
1111	(Unassigned)

(1) BIT MANIPULATION, MOVE PERIPHERAL, IMMEDIATE INSTRUCTIONS

Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0		Registe	ster	1	Ty	/pe		Е	ffective	Addre	ss	

Static Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	Ту	pe		E	ffective	Addre	ss	

Bit Type Codes: TST = 00, CHG = 01, CLR = 10, SET = 11

MOVEP

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0		Register		C	р-Мос	le	0	0	1	1	Register	

Op-Mode; Word to Reg = 100, Long to Reg = 101, Word to Mem = 110, Long to Mem = 111

OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Si	ze		E	ffective	Addre	ss	

AND Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	Si	ze	I	E	ffective	Addre	ss	

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	0	0	0	0	0	1	0	0	Si	ze		E	ffective	Addre	ss	

ADD Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Si	ze		Ef	fective	Addre	SS	

EOR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	Si	ze		E	ffective	Addre	ss	

CMP Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Si	ze		E	ffective	Addre	ss	

(2) MOVE BYTE INSTRUCTION

MOVE Byte

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1			Desti	nation					Sou	ırce		
L		Ů	<u> </u>		Register		<u> </u>	Mode			Mode			Registe	r

(3) MOVE LONG INSTRUCTION

MOVE Long

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	T	0	1	0			Destir	nation					Sou	rce		
"	ŀ	·	'	ľ		Register	r	ļ	Mode		İ	Mode		ı	Register	r

(4) MOVE WORD INSTRUCTION

MOVE Word

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1				Desti	nation					Sou	ırce		
L			<u> </u>		Register	r		Mode			Mode		L	Registe	r

(5) MISCELLANEOUS INSTRUCTIONS

NEGX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Si	ze		E	fective	Addre	ss	

MOVE from SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1		E	ffective	Addre	ss	

CLR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	,0	1	0	Si			E.	ffective	Addre		

														—н	D680	OO H
														• •		30,
NEG																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	0	1	0	0	Si	ze		E	ffective	Addr	ess	
MOVE to C	C B															
MOVE to C																
	15	14	13	12	11	10	9	8	7	1	5	4	3 ffective	2	1	0
		<u> </u>	1_0		10	<u>'</u>		L	L <u>'</u>	<u> </u>	L	E1	TTECTIVE	Adar	ess	
NOT																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	0	1	1	0	Si	ze		E	ffective	Addr	ess	
	_														·	
MOVE to S	R															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	0	1	0	0	0	1	1	0	1	1	L	Et	ffective	Addr	ess	
NBCD																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	Г <u>о</u>	0	, 0	0	T		ffective			
	L	L	1	L	L	L	L	1		1	1					
PEA																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	0	1	<u> </u>	E	ffective	Addr	ess	
SWAP																
SWAF							_	_	_	_	_			_		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 Decisions	0
		L <u>'</u>	0		L.'			1		L		1 0	1	L	Register	1
MOVEM R	gisters	to E	A													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	1	Sz		E	ffective	Addr	ess	
EXTW																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	1	0	0	0	0	l	Register	
EXTL																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	1	1	0	0	0		Register	
			+													
TST																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	1	0	Si	ze		E	ffective	Addr	ess	
TAS																
. , , , ,																

Effective Address

MOVEM	FA to	Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0	1	Sz		E	fective	Addre	SS	

TRAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	0		Vec	tor	

LINK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0	F	Register	

UNLK

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[0	1	0	0	1	1	1	0	0	1	0 -	1	1		Register	

MOVE to USP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	0		Registe	r

MOVE from USP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	1		Register	

RESET

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0

NOP

15						-	-		6	-		-	_		0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1

STOP

15						_	-		-	_	-	-	_		-
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0

RTE

15						-	•	•	6	•	•	-	-	1	0	
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1	l

RTS

						9	-		•	•		•	-	•	•	
0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1	l

TRAPV

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0

RTR 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 1 1 1 0 0 1 1 1 1 0 1 1	0
	1
ico	
JSR 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 0 0 1 1 1 0 1 0 Effective Address	
nan-	
JMP 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 0 0 1 1 1 0 1 1 Effective Address	
CHK 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 0 0 Register 1 1 0 Effective Address	٦
LEA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 Register 1 1 1 Effective Address	0
(6) ADD QUICK, SUBTRACT QUICK, SET CONDITIONALLY, DECREMENT INSTRUCTION	3
ADDQ	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 0 1 Data 0 Size Effective Address	
SUBQ	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 0 1 Data 1 Size Effective Address	
S _{CC}	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 0 1 Condition 1 1 Effective Address	
DP.	
DB _{CC} 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 0 1 Condition 1 1 0 0 1 Register	
(7) PRANCIL CONDITIONALLY PRANCIL TO CURROUTING INCORPORTION	
(7) BRANCH CONDITIONALLY, BRANCH TO SUBROUTINE INSTRUCTION	
B _{CC}	•
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 Condition 8 bit Displacement	0
BSR	_
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 0 0 0 1 8 bit Displacement	0
Sur displacement	
(8) MOVE QUICK INSTRUCTION	
MOVEQ	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 1 1 1 Register 0 Data	

(9) OR, DIVIDE, SUBTRACT DECIMAL INSTRUCTIONS OR 11 10 8 7 Op-Mode **Effective Address** Register Op-Mode w 000 001 010 100 101 110 $Dn \lor EA \rightarrow Dn$ EA ∨ Dn → EA DIVU Register Effective Address DIVS Register Effective Address **SBCD** R ĸ Destination R/M Source Register Register R/M (register/memory): register - register = 0, memory - memory = 1 (10) SUBTRACT, SUBTRACT EXTENDED INSTRUCTIONS **SUB** Register Op-Mode **Effective Address** Op-Mode w 000 001 010 Dn-EA → Dn 100 101 EA-Dn → EA SUBX Destination Size R/M Source Register Register R/M (register/memory): register - register = 0, memory - memory = 1 (11) COMPARE, EXCLUSIVE OR INSTRUCTIONS **CMP** Register Op-Mode Effective Address Op-Mode w 001 010 Dn-EA An-EA **CMPM** R Register Size Register **EOR** n Effective Address Register Size (12) AND, MULTIPLY, ADD DECIMAL, EXCHANGE INSTRUCTIONS AND Register Op-Mode Effective Address Op-Mode

 $Dn \land EA \rightarrow Dn$

EA ∧ Dn → EA

000 001 010

100 101

MULU															
020	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	0	Reg	ister	0	1	1		E1	fective	Addres	s	
MULS															
	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	0	Reg	ister	1	1	1		Et	fective	Addres	s	
ABCD															
ABCD	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	0		nation	1	0	0	0	0	R/M	Source	e Reg	ister
	R/M	registe	er/mer	mory):	register	ister — reaiste	r = 0.	memo	rv n	nemor	v = 1	L			
		, og ot	31,11101		10910101	rogioto	. 0,		.,						
EXGD															
	_15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	0	Data F	Register	1	0	1	0	0	0	Data	Regi	ster
EXGA															
LAGA	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	0	Address	Register	1	0	1	0	0	1	Addre	Address Register	
EXGM															
EXGIVI	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	0	Data F	legister	1	1	0	0	0	1	Addre	ss Reg	gister
(13) ADD	4 D.D	EVT	ENDE	=D IN	CTDLICT	TONE									
	, ADL	, [7]	END	יוו טב	311001	IONS									
ADD	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	1		ister	1	Op-Mod		Γ	E		Addres		
	_		p-Mod	e			<u> </u>			I					
			10		A → Dn										
			10 11	An + E	On → EA EA → An										
ADDX															
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
	1	1	0	1		ation	1	Sia	ze	0	0	R/M	Source	e Reg	ister
	R/M (registe	r/mer	norv):	Reg register		r = 0.	memor	rv — m	nemor	v = 1	<u> </u>			
					.				•		•				
(14) SHIF	T/RÓ1	TATE	INST	RUCT	IONS										
Data Regist															
Data Negist	15	14	13	10	11 1	0 0	•	_	•	_		•			•
	15	1	1	12	11 1 Count/	0 9 Register	8 d	7 Si:	6	5 i/r	4 Tv	g pe	2 R	1 egister	. 0
	<u> </u>	L	L			. 39.0101				L''	'	P-0			
Memory Sh	ifts														
	15	14	13	12	11 1					_		_			_
		1-4	, 13	12		0 9	8	7	6	5	4	3	2	1	0

Shift Type Codes: AS = 00, LS = 01, ROX = 10, RO = 11 d (direction): Right = 0, Left = 1 i/r (count source): Immediate Count = 0, Register Count = 1

INSTRUCTION EXECUTION TIMES

The following paragraphs contain listings of the instruction execution times in terms of external clock (CLK) periods. In this timing data, it is assumed that both memory read and write cycle times are four clock periods. Any wait states caused by a longer memory cycle must be added to the total instruction time. The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the execution periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles.

(NOTE) The number of periods includes instruction fetch and all applicable operand fetches and stores.

EFFECTIVE ADDRESS OPERAND CALCULATION TIMING

Table 27 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

MOVE INSTRUCTION CLOCK PERIODS

Table 28 and 29 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as: (r/w).

STANDARD INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 30 indicates

the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 30 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

• IMMEDIATE INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 31 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 31, the headings have the following meanings: # = immediate operand, Dn = data register operand, An = address register operand, M = memory operand, CCR = condition code register, and SR = status register.

SINGLE OPERAND INSTRUCTION CLOCK PERIODS

Table 32 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table 27 Effective Address Calculation Timing

,	Addressing Mode	0(0/0) 0(0/0) ory 4(1/0) with Postincrement 4(1/0) with Predecrement 8(2/0) with Displacement 8(2/0) with Index 10(2/0) 8(2/0) 12(3/0)			
Dn An	Register Data Register Direct Address Register Direct		O(0/0) O(0/0)		
An@ An@ +	Memory Address Register Indirect Address Register Indirect with Postincrement		8(2/0) 8(2/0)		
An@ -	Address Register Indirect with Predecrement		10(2/0)		
An@(d)	Address Register Indirect with Displacement		12(3/0)		
An@(d, ix)*	Address Register Indirect with Index		14(3/0)		
xxx.W	Absolute Short		12(3/0)		
xxx. L	Absolute Long	12(3/0)	16(4/0)		
PC@(d)	Program Counter with Displacement	8(2/0)	12(3/0)		
PC@(d, ix)*	Program Counter with Index Immediate	10(2/0)	14(3/0)		
#xxx		4(1/0)	8(2/0)		

^{*} The size of the index register (ix) does not affect execution time.



Table 28 Move Byte and Word Instruction Clock Periods

Source	Destination									
	Dn	An	An@	An@+	An@ -	An@(d)	An@(d, ix)*	xxx.W	xxx. L	
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)	
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)	
An@	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)	
An@+	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)	
An@-	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)	
An@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)	
An@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)	
xxx.W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)	
xxx.L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)	
PC@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)	
PC@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)	
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)	

^{*} The size of the index register (ix) does not affect execution time.

Table 29 Move Long Instruction Clock Periods

	Destination									
Source	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ix)*	xxx.W	xxx. L	
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)	
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)	
An@	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)	
An@+	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)	
An@-	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)	
An@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)	
An@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)	
xxx. W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)	
xxx. L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)	
PC@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)	
PC@(d,ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)	
#xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)	

^{*} The size of the index register (ix) does not affect execution time.

Table 30 Standard Instruction Clock Periods

Instruction	Size	op < ea >, An	op < ea >, Dn	op Dn, < M >
400	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
ADD	Long	6(1/0) + **	6(1/0) + **	12(1/2) +
4115	Byte, Word	_	4(1/0) +	8(1/1) +
AND	Long		6(1/0) + **	12(1/2) +
CMP	Byte, Word	6(1/0) +	4(1/0) +	_
	Long	6(1/0) +	6(1/0) +	_
DIVS	_	_	158(1/0) + *	_
DIVU	_	-	140(1/0) + *	_
500	Byte, Word	_	4(1/0) ***	8(1/1) +
EOR	Long	_	8(1/0) ***	12(1/2) +
MULS		_	70(1/0) + *	_
MULU	_	_	70(1/0) + *	_
00	Byte, Word	_	4(1/0) +	8(1/1) +
OR	Long	_	6(1/0) + **	12(1/2) +
CLID	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
SUB	Long	6(1/0) + **	6(1/0) + **	12(1/2) +

⁺ add effective address calculation time

^{**} total of 8 clock periods for instruction if the effective address is register direct * indicates maximum value

^{***} only available effective address mode is data register direct

Table 31 Immediation Instruction Clock Periods

Instruction	Size	op #, Dn	op#, An	op #, M	op #, CCR/SR
ADDI	Byte, Word	8(2/0)	_	12(2/1) +	_
ADDI	Long	16(3/0)	_	20(3/2) +	_
ADDO	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	_
ADDQ	Long	8(1/0)	8(1/0)	12(1/2) +	_
ANDI	Byte, Word	8(2/0)	_	12(2/1) +	20(3/0)
ANDI	Long	16(3/0)	_	20(3/1) +	_
CMPI	Byte, Word	8(2/0)	8(2/0)	8(2/0) +	
CIVIPI	Long	14(3/0)	14(3/0)	12(3/0) +	_
EORI	Byte, Word	8(2/0)	_	12(2/1) +	20(3/0)
EURI	Long	16(3/0)	_	20(3/2) +	
MOVEQ	Long	4(1/0)	_	_	_
ORI	Byte, Word	8(2/0)		12(2/1) +	20(3/0)
ORI	Long	16(3/0)	-	20(3/2) +	_
SUBI	Byte, Word	8(2/0)	_	12(2/1) +	_
3001	Long	16(3/0)		20(3/2) +	_
SUBQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	_
3080	Long	8(1/0)	8(1/0)	12(1/2) +	T -

⁺ add effective address calculation time

Table 32 Single Operand Instruction Clock Periods

Instruction	Size	Register	Memory
01.0	Byte, Word	4(1/0)	8(1/1) +
CLR	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1) +
NEC	Byte, Word	4(1/0)	8(1/1) +
NEG	Long	6(1/0)	12(1/2) +
NEGX	Byte, Word	4(1/0)	8(1/1) +
NEGX	Long	6(1/0)	12(1/2) +
NOT	Byte, Word	4(1/0)	8(1/1) +
NOT	Long	6(1/0)	12(1/2) +
	Byte, False	4(1/0)	8(1/1) +
S _{CC}	Byte, True	6(1/0)	8(1/1) +
TAS	Byte	4(1/0)	10(1/1) +
TCT	Byte, Word	4(1/0)	4(1/0) +
TST	Long	4(1/0)	4(1/0) +

⁺ add effective address calculation time

• SHIFT/ROTATE INSTRUCTION CLOCK PERIODS

Table 33 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

• BIT MANIPULATION INSTRUCTION CLOCK PERIODS

Table 34 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.



^{*} word only

• CONDITIONAL INSTRUCTION CLOCK PERIODS

Table 35 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS

Table 36 indicates the number of clock periods required for the jump, jump to subroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Table 33 Shift/Rotate Instruction Clock Periods

Instruction	Size	Register	Memory	
ACD ACI	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ASR, ASL	Long	8 + 2n(1/0)	_	
LSR, LSL	Byte, Word	6 + 2n(1/0)	8(1/1) +	
	Long	8 + 2n(1/0)	_	
	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ROR, ROL	Long	8 + 2n(1/0)	-	
BOYD BOYL	Byte, Word 6 + 2n(1/0)		8(1/1) +	
ROXR, ROXL	Long	8 + 2n(1/0)	_	

Table 34 Bit Manipulation Instruction Clock Periods

Instruction	Size	Dyn	amic	Static		
Instruction	Size	Register	Memory	Register	Memory	
DOUG	Byte	_	8(1/1) +	_	12(2/1) +	
BCHG	Long	8(1/0)*	_	12(2/0)*	_	
BCLR	Byte	_	8(1/1) +		12(2/1) +	
BCLR	Long	10(1/0)*		14(2/0)*	_	
BSET	Byte	_	8(1/1) +	_	12(2/1) +	
DOE I	Long	8(1/0)*		12(2/0)*	_	
BTST	Byte	_	4(1/0) +	_	8(2/0) +	
БІЗІ	Long	6(1/0)	_	10(2/0)	_	

⁺ add effective address calculation time

Table 35 Conditional Instruction Clock Periods

Instruction	Displacement	Displacement Trap or Branch Taken	
n	Byte	10(2/0)	8(1/0)
B _{cc}	Word	10(2/0)	12(2/0)
BRA	Byte	10(2/0)	_
	Word	10(2/0)	_
non	Byte	18(2/2)	_
BSR	Word	18(2/2)	_
	CC true	_	12(2/0)
DB _{CC}	CC false	10(2/0)	14(3/0)
СНК	-	40(5/3) + *	10(1/0) +
TRAP	_	34(4/3)	_
TRAPV	_	34(5/3)	4(1/0)

⁺ add effective address calculation time

^{*} indicates maximum value



^{*} indicates maximum value

Table 36 JMP, JSR, LEA, PEA, MOMEM Instruction Clock Periods

Instr	Size	An@	An@ +	An@ -	An@(d)	An@(d, ix) *	xxx.W	xxx. L	PC@(d)	PC@(d, ix) *
JMP	_	8(2/0)	_	_	10(2/0)	14(3/0)	10(2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	_	16(2/2)	_		18(2/2)	22(2/2)	18(2/2)	20(3/2)	18(2/2)	22(2/2)
LEA		4(1/0)	_	_	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	_	12(1/2)	_	_	16(2/2)	20(2/2)	16(2/2)	20(3/2)	16(2/2)	20(2/2)
MOVEM	Word	12+4n (3+n/0)	12+4n (3+n/0)	_	16+4n (4+n/0)	18+4n (4+n/0)	16+4n (4+n/0)	20+4n (5+n/0)	16+4n (4+n/0)	18+4n (4+n/0)
$M \rightarrow R$	Long	12+8n (3+2n/0)	12+8n (3+2n/0)	_	16+8n (4+2n/0)	18+8n (4+2n/0)	16+8n (4+2n/0)	20+8n (5+2n/0)	16+8n (4+2n/0)	18+8n (4+2n/0)
MOVEM	Word	8+4n (2/n)	_	8+4n (2/n)	12+4n (3/n)	14+4n (3/n)	12+4n (3/n)	16+4n (4/n)	_	_
$R \rightarrow M$	Long	8+8n (2/2n)	_	8+8n (2/2n)	12+8n (3/2n)	14+8n (3/2n)	12+8n (3/2n)	16+8n (4/2n)	_	_

n is the number of registers to move

• MULTI-PRECISION INSTRUCTION CLOCK PERIODS

Table 37 indicates the number of clock periods for the multiprecision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as: (r/w).

In Table 37, the headings have the following meanings: Dn = data register operand and M = memory operand.

Table 37 Multi-Precision Instruction Clock Periods

Instruction	Size	op Dn, Dn	ор М, М
ADDY	Byte, Word	4(1/0)	18(3/1)
ADDX	Long	8(1/0)	30(5/2)
CHENA	Byte, Word	_	12(3/0)
СМРМ	Long	_	20(5/0)
CUDY	Byte, Word	4(1/0)	18(3/1)
SUBX	Long	8(1/0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1/0)	18(3/1)

• MISCELLANEOUS INSTRUCTION CLOCK PERIODS

Table 38 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

• EXCEPTION PROCESSING CLOCK PERIODS

Table 39 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).

^{*} is the size of the index register (ix) does not affect the instruction's execution time

Table 38 Miscellaneous Instruction Clock Periods

Instruction	Size	Register	Memory	Register → Memory	Memory → Register
MOVE from SR	_	6(1/0)	8(1/1) +	_	_
MOVE to CCR	_	12(2/0)	12(2/0) +	_	_
MOVE to SR	_	12(2/0)	12(2/0) +	_	_
MOVED	Word	_	_	16(2/2)	16(4/0)
MOVEP	Long	_	_	24(2/4)	24(6/0)
EXG	_	6(1/0)	_	_	_
FVT	Word	4(1/0)	_	-	_
EXT	Long	4(1/0)	_		_
LINK	_	16(2/2)	_	_	_
MOVE from USP	_	4(1/0)	_	_	_
MOVE to USP	_	4(1/0)	_	_	_
NOP	_	4(1/0)	_	_	_
RESET	_	132(1/0)	_	_	-
RTE	_	20(5/0)	_	_	_
RTR	_	20(5/0	_	_	_
RTS	_	16(4/0)	-	-	_
STOP	_	4(0/0)	_	_	-
SWAP	_	4(1/0)	_	_	-
UNLK	_	12(3/0)	_	_	_

⁺ add effective address calculation time

Table 39 Exception Processing Clock Periods

Exception	Periods
Reset	34(6/0)
Address Error	50(4/7)
Bus Error	50(4/7)
Interrupt	44(5/3)*
Illegal Instruction	34(4/3)
Privileged Instruction	34(4/3)
Trace	34(4/3)

^{*} The interrupt acknowledge bus cycle is assumed to take four external clock periods.

APPENDIX

• THE 68000S MASK SET

We implement the specification for HD68000-10/-12 and two corrections on the 68000S mask set. One of these corrections is the bus arbitration logic, and the other is a change to correct a RTE/RTR microcode problem.

(1) Bus Arbitration Logic

The problem occurs when bus grant acknowledge (\overline{BGACK}) is asserted for only one clock cycle while bus request (\overline{BR}) is negated. IF \overline{BR} is asserted one clock cycle after \overline{BGACK} is negated, the processor asserts bus grant (\overline{BG}) and address strobe (\overline{AS}) at the same time (Refer to Figure 58). This, in

turn, may cause external DMA logic to run a bus cycle at the same time as the processor cycle, only when those paticular timings are all satisfied. If the DMAC HD68450 is used, this problem can be avoided. Because the HD68450 negates \overline{BR} by one clock after the assertion of \overline{BGACK} .

For the 68000S mask set, an internal hardware change is implemented and a timing specification (t_{BGKBR}) is added.

If \overline{BR} and \overline{BGACK} meet the asynchronous set-up time t_{ASI} #47, then t_{BGKBR} can be ignored. If \overline{BR} and \overline{BGACK} are asserted asynchronously with respect to the clock, then \overline{BGACK} has to be asserted before \overline{BR} is negated.

Table 40 t_{BGKBR} Specification

Number	ltem		Test Condition	4MHz Version HD68000-4		6MHz Version HD68000-6		8MHz Version HD68000-8		10MHz Version HD68000-10		12.5MHz Version HD68000-12		Unit
				HD68	000Y4	HD68	000Y6	HD68	000Y8	HD680	00Y10	HD680	00Y12	
				min	max	min	max	min	max	min	max	min	max	İ
<u>67</u>	BGACK "Low" to BR "High"	^t BGKBR	Fig. 57	30	-	25	_	20	_	20	_	20	_	ns




Figure 57 AC Electrical Waveforms - Bus Arbitration





Figure 58 Bus Arbitration Timing Diagram Error Sequence





R = Bus Request Internal

A = Bus Grant Acknowledge Internal

G = Bus Grant

T = Three State Control to Bus Control Logic

X = Don't Care

* State machine will not change state if bus is in SO. Refer to BUS ARBITRATION CONTROL for additional information.

R = Bus Request Internal

A = Bus Grant Acknowledge Internal

G = Bus Grant

T = Three State Control to Bus Control Logic

X = Don't Care

* State machine will not change state if bus is in SO. Refer to BUS ARBITRATION CONTROL for additional information.

Figure 59 State Diagram of HD68000 Bus Arbitration Unit

To Avoid this problem on 68000R mask set, users are recommended to choose one of the followings.

- 1) Negate \overline{BR} more than one clock after the assertion of \overline{BGACK} .
- 2) Avoid the assertion of BGACK for one clock cycle.
- Reassert BR more than two clocks later than the negation of BGACK.
- 4) Use HD68450 as DMA controllers.

(2) RTE/RTR Microcode Problem

The error in the microcode only affects the RTR and the

RTE instructions. These two instructions execute correctly provided there is no bus error.

If there is a bus error on the 2nd, 3rd, or 4th bus cycle of RTR or RTE, the program counter is lost. The program counter loads the stack pointer +2 which is the same address as the access. The results is the program counter containing the stack pointer. This problem can occur on all HD68000 mask sets previous to 68000S.

The fix inhibits the loading of the program counter during this instruction until the 4th bus cycle.




Figure 60 RTE Instruction Bus Cycle



HD68450-4, HD68450-6, HD68450-8 DMAC (Direct Memory Access Controller)


Microprocessor implemented systems are becoming increasingly complex, particularly with the advent of high-performance 16-bit MPU devices with large memory addressing capability. In order to maintain high throughput, large blocks of data must be moved within these systems in a quick, efficient manner with minimum intervention by the MPU itself.

The HD68450 Direct Memory Access Controller (DMAC) is designed specifically to complement the performance and architectural capabilities of the HD68000 MPU by providing the following features:


- HMCS68000 Bus Compatible
- 4 independent DMA Channels
- Memory-to-Memory, Memory-to-Device, Device-to-Memory Transfers
- MMU Compatible
- Array-Chained and Linked-Array-Chained Operations
- On-Chip Registers that allow Complete Software Control by the System MPU
- Interface Lines that Provide for Requesting, Acknowledging, and Incidental Control of the Peripheral Devices
- Transfers to/from HMCS68000 or HMCS6800 Peripherals
- Variable System Bus Bandwidth Utilization
- Programmable Channel Prioritization
- 2 Vectored interrupts for each Channel
- Auto-Request and External-Request Transfer Modes
- Up to 4 Megabytes/Second Transfer Rates
- +5 Volt Operation

The DMAC functions by transferring a series of operands (data) between memory and device; operand sizes can be byte, word, or long word. A block is a sequence of operations; the number of operands in a block is determined by a transfer count. A single-channel operation may involve the transfer of several blocks of data between memory and device.


■ DMAC ACCESSIBLE REGISTERS



-PRELIMINARY-



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	٧
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature Range	Topr	0~+70	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS


Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Input Voltage	V _{IH} *	2.0		V _{cc}	٧
	V _{IL} *	-0.3	_	0.8	٧
Operating Temperature	Topr	0	25	70	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V ±5%, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

	ltem	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage		V _{IH}		2.0	_	Vcc	V
Input "Low" Voltage		V _{IL}		V _{SS} -0.3	_	0.8	V
Input Leakage Current	CS, IACK, BG, CLK, $BEC_0 \sim BEC_2$ $REQ_0 \sim REQ_3$	l _{in}	·	_	_	10	μΑ
Three-State (Off State) Input Current	$A_1 \sim A_7$, $D_0 \sim D_{15}/A_8 \sim A_{23}$, AS, UDS, LDS, R/W, UAS, DTACK, BGACK, OWN, DTC, HIBYTE, DDIR, DBEN, FC ₀ \sim FC ₂	I _{TSI}		_	_	10	μΑ
Open Drain (Off State) Input Current	ĪREQ, DONE	I _{ODI}		_	ı	20	μΑ
Output "High" Voltage	$\begin{array}{l} A_1 \sim A_7, D_0 \sim D_{15}/A_8 \sim A_{23}, \\ AS, UDS, LDS, R/W, UAS, \\ DTACK, BGACK, BR, OWN, \\ DTC, HIBYTE, DDIR, DBEN, \\ ACK_0 \sim ACK_3, PCL_0 \sim PCL_3, \\ FC_0 \sim FC_2 \end{array}$	V _{OH}	Ι _{ΟΗ} = -400 μΑ	2.4	-	-	v
	$A_1 \sim A_7$, $FC_0 \sim FC_2$	VoL	I _{OL} = 3.2 mA	_	_	0.5	
Output "Low" Voltage	$\begin{array}{c} D_0 \sim D_{15}/A_8 \sim A_{23}, \overline{AS}, \overline{UDS}, \\ LDS, R/W, DTACK, BR, \\ \overline{OWN}, \overline{DTC}, \overline{HBYTE}, \overline{DDIR}, \\ \overline{DBEN}, \overline{ACK_0} \sim \overline{ACK_3}, \overline{UAS}, \\ \overline{PCL_0} \sim \overline{PCL_3}, \overline{BGACK} \end{array}$	V _{OL}	I _{OL} = 5.3 mA	_ `	- 0.5		v
	ĪRQ, DONE	VoL	I _{OL} = 8.9 mA	-		0.5	
Power Dissipation		PD	f = 8 MHz,V _{CC} =5.0 V Ta = 25°C	_	1.4	2.0	w
Capacitance		C _{in}	V _{in} = 0V, Ta = 25°C, f = 1 MHz	-	_	15	pF



• AC ELECTRICAL SPECIFICATION (V_{CC} = 5.0V ±5%, V_{SS} = 0V, T_a = 0 ~ +70°C)

No.	Item	Symbol	Test	4 M HD68		6 MHz HD68450-6		8 M HD68		Unit
, NO.	118111		Condition	min	max	min	max	min	max	
	Frequency of Operation	f		2	4	2	6	2	8	MHz
1	Clock Period	t _{cvc}		250	500	167	500	125	500	ns
2	Clock Width Low	tCL		115	250	75	250	55	250	ns
3	Clock Width High	tCH		115	250	75	250	55	250	ns
4	Clock Fall Time	tCf		-	10		10	-	10	ns
5	Clock Rise Time	t _{Cr}		_	10	-	10	- 1	10	ns
6	Asynchronous Input Setup Time	tASI		30	- 1	25		20	-	ns
7	Data In to DS In Low	tDIDSL		0	_	0	_	0		ns
8	Address/Data In to Clock Low (Setup time)	†DICL	İ	30		25		15	_	ns
9	DTACK Low to Data Invalid	†DTLDI		0	-	0		0	_	ns
10	Address In to AS In Low	tAIASL		0	-	0	_	0	-	ns
11	AS, DS In High to Address In Invalid	tSIHAIV		0	_	0	1	0	-	ns
12	Clock High to DDIR Low	tCHDRL	1	_	90	_	80	_	70	ns
13	Clock High to DDIR High	tCHDRH		_	90	-	80	_	70	ns
14	DS In High to DDIR High Impedance	†DSHDRZ		_	160	_	140	-	120	ns
15	Clock Low to DBEN Low	tCLDBL]	_	90	_	80	_	70	ns
16	Clock Low to DBEN High	tCLDBH		-	90	_	80	_	70	ns
17	DS In High to DBEN High Impedance	tDSHDBZ		_	160	_	140	_	120	ns
18	Clock High to Data Out Valid (MPU read)	†CHDVM	Fig. 1	-	290	-	230	-	180	ns
19	DS In High to Data Out Invalid	[†] DSHDZn	~ Fig. 6	0	-	0	_	0	1	ns
20	DS In High to Data High Impedance	†DSHDZ]	-	160	_	140	_	120	ns
21	Clock Low to DTACK Low	tCLDTL		_	90	-	80	_	70	ns
22	DS In High to DTACK High	†DSHDTH		_	160	_	130	_	110	ns
23	DTACK Width High	†DTH]	10	-	10	-	10	_	ns
24	DS In High to DTACK High Impedance	TDSHDTZ		-	220	-	200	-	180	ns
25	DTACK Low to DS In High	†DTLDSH		0	-	0	-	0	_	ns
26	REQ Width Low	tREQL		2.0	_	2.0	_	2.0	_	clk.per.
27	Clock High to BR Low	tCHBRL		_	90	_	80		70	ns
28	Clock High to BR High	tCHBRH]	_	90	_	80	_	70	ns
29	BR Low to BG Low	tBRLBGL	1	0	_	0	-	0	_	ns
30	BR Low to MPU Cycle End (AS In High)	†BRLASH	I	0	_	0	_	0	_	ns
31	MPU Cycle End (AS In High) to BGACK Low	tASHBL	1	4.5	5.5	4.5	5.5	4.5	5.5	cik.per.
32	REQ Low to BGACK Low	†REQLBL		12.0	_	12.0		12.0	-	clk.per.
33	Clock High to BGACK Low	tCHBL]	_	90	_	80	_	70	ns
34	Clock High to BGACK High	tCHBH			90	_	80	_	70	ns
35	Clock Low to BGACK High Impedance	tCLBZ			120	-	100	-	80	ns
36	Clock High to FC Valid	tCHFCV]	_	140		120	-	100	ns
37	Clock High to Address Valid	tCHAV		_	160	_	140	_	120	ns
38	Clock High to Address/FC/Data High Impedance	tCHAZx		_	140	-	120	_	100	ns

(to be continued)

No.	Item	Symbol	Test	4M HD68	Hz 3450-4		IHz 450-6	8 N HD68		Unit
140.	rtein	Symbol	Condition	min	max	min	max	min	max	J Chill
39	Clock High to Address/FC/Data Invalid	tCHAZn		0	_	0		0		ns
40	Clock Low to Address High Impedance	tCLAZ		_	140	_	120	-	100	ns
41	Clock High to UAS Low	tCHUL		_	90	-	80	-	70	ns
42	Clock High to UAS High	tCHUH		_	90	_	80	-	70	ns
43	Clock Low to UAS High Impedance	tCLUZ			120	_	100	_	80	ns
44	UAS High to Address Invalid	tUHAI		50	_	40	_	30	-	ns
45	Clock High to AS, DS Low	tCHSL			80	_	70	_	60	ns
46	Clock Low to DS Low (write)	tCLDSL		_	80	_	70	_	60	ns
47	Clock Low to AS, DS High	tCLSH		_	90	_	80	-	70	ns
48	Clock Low to AS, DS High Impedance	tCLSZ			120	-	100	_	80	ns
49	AS Width Low	tASL		545		350	_	255		ns
50	DS Width Low	tDSL		420		265	_	190		ns
51	AS, DS Width High	tsH		285		180		150		ns
52	Address/FC Valid to AS, DS Low (read)	tAVSL		50	_	40		30	_	ns
53	AS, DS High to Address/FC/Data Invalid	tSHAZ		50	_	40		30		ns
54	Clock High to R/W Low	tCHRL		<u> </u>	90	_	80		70	ns
55	Clock High to R/W High	tCHRH		_	90	-	80	-	70	ns
56	Clock Low to R/W High Impedance	tCLRZ		_	120		100		80	ns
57	Address/FC Valid to R/W Low	tAVRL		100		40		20		ns
58	R/W Low to DS Low (write)	tRLSL		285		170		120		ns
59	DS High to R/W High	tSHRH		60	_	50		40		ns
60	Clock Low to OWN Low	tCLOL			90	_	80	_	70	ns
61	Clock Low to OWN High	tCLOH			90		80	-	70	ns
62	Clock High to OWN High Impedance	tCHOZ		 	120		100	_	80	ns
63	OWN Low to UAS Low	tOLUL	Fig. 1	50	-	40		30	_	ns
64	Clock High to ACK Low		~ Fig. 6	_	90	_	80	-	70	ns
65	Clock Low to ACK Low	to ACL	~1 lg. 0		90		80	· _	70	ns
66	Clock High to ACK High	tourcu		├- <u>-</u>	90	 	80	-	70	ns
67	Clock High to HIBYTE Low	tchach		-	90		80	<u> </u>	70	ns
68	Clock Low to HIBYTE Low	tCHHIL			90	_	80	 	70	ns
69	Clock High to HIBYTE High	tCLHIL		<u> </u>	90	_	80		70	ns
70	Clock Low to HIBYTE High Impedance	tCHHIH			120		100		80	ns
70	Clock High to DTC Low	tCLHIZ			90	_	80		70	ns
	Clock High to DTC High	tCHDTL			90		80		70	
72		tCHDTH								ns
73	Clock Low to DTC High Impedance	tCLDTZ		-	120	-	100	-	80	ns
74	DTC Width Low	tDTCL		160		85		55		ns
75	DTC Low to DS High	†DTLDH_		95		50	-	30		ns
. 76	Clock High to DONE Low	tCHDOL			90	-	80	_	70	ns
	Clock Low to DONE Low	tCLDOL			90	-	80	-	70	ns
78	Clock High to DONE High	tCHDOH			150		140		130	ns
79	Clock Low to DDIR High Impedance	tCHDRZ			120		100	ļ -	80	ns
80	Clock Low to DBEN High Impedance	tCLDBZ			120	_	100	-	80	ns
81	DDIR Low to DBEN Low	†DRLDBL		50	_	40	_	30	_	ns
82	DBEN High to DDIR High	†DBHDRH		50		40		30	_	ns
83	Clock Low to PCL Low (1/8 clock)	tCLPL			90		80		70	ns
84	Clock Low to PCL High (1/8 clock)	tCLPH			90		80	<u> </u>	70	ns
85	PCL Width Low (1/8 clock)	†PCLL		4.0		4.0		4.0	_	clk. per.
86	DTACK Low to Data In (setup time)	[‡] DALDI			180		120		90	ns
87	DS High to Data Invalid (hold time)	tSHD1		0		0		0		ns
88	DS High to DTACK High	tSHDAH			240	_	160		120	ns
89	Data Out Valid to DS Low	tDOSL		0		0	=	0		ns
90	BEC Low to DTACK Low	†BECDAL		50		50	-	50		ns
91	BEC Width Low	†BECL		2.0		2.0	_	2.0		clk. per.
92	Clock High to IRQ Low	tCHIRL			90	_	80		70	ns
93	Clock High to IRQ High	tCHIRH	İ	_	150	_	140	_	130	ns




Figure 2 Input Clock Waveform






Figure 3 AC Electrical Waveforms - MPU Read/Write



* $\overline{\text{REQ}}$ is picked up at the rising edge of CLK in cycle steal and Burst modes.


Figure 4 AC Electrical Waveforms - Bus Arbitration



^{*} DTACK is picked up at the rising edge of CLK. This is different from HD68000.

Figure 5 AC Electrical Waveforms — DMA Read/Write (Single Cycle)

^{**} This timing is not related to DMA Read/Write (Single Cycle) sequence.



- * Data are latched at the end of clock 7. This timing is the same as HD68000.
- ** This timing is not related to DMA Read/Write (Dual Cycle) sequence. This timing is only applicable when 1/8 clock pulse mode is selected.
- *** This timing is applicable when a bus exception occures.

Figure 6 AC Electrical Waveforms - DMA Read/Write (Dual Cycle)

(NOTES for Figures 3, 4, 5 and 6)

- 1) Setup time for the asynchronous inputs BG, BGACK, CS, IACK, AS, UDS, LDS, and R/W guarantees their recognition at the next falling edge of the clock. Setup time for BEC₂ ~ BEC₂, REO₃ ~ REO₃ ~ PCL₅ ~ PCL₃, DTACK, and DONE guarantees their recognition at the next rising edge of the clock.
- Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts.
 These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not
- 3) These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.

■ GENERAL DESCRIPTION

This document defines the HD68450, a four channel DMA Controller. The operation of each channel is independent of the other channels. The controller supports single-address or dual-address transfers. The controller supports unchained, array chained, or link chained operations. The device interface includes lines for requesting, acknowledging, and providing incidental control for the device.

The DMAC functions by transferring a series of operands between memory and device; operand sizes can be byte, word, or long word. A block is a sequence of operands; the number of operands in a block is determined by the transfer count. A single channel operation may involve the transfer of several blocks of data between memory and device.

NOTE:

Throughout the specification, signals are discussed using the terms active and inactive or asserted or negated independent of whether the signal is active in the logic one state or the logic zero state.

SIGNAL DESCRIPTION

The following section identifies the signals used in connecting to the HMCS68000 bus and peripherals using the DMA




Figure 7 Input and Output Signals

controller. Each signal has a basic definition of its use, a detailed description of the operation of each signal is contained in subsequent sections. Specific timing information is also contained in subsequent sections.

In the following definitions, "MPU mode" refers to the state when the DMAC is chip selected. The term "DMA mode" refers to the state when the DMAC assumes ownership of the bus. The DMAC is in the "IDLE mode" at all other times.

ADDRESS DATA BUS (A₈/D₀ ,through A₂₃/D₁₅)

Input/Output Active high Three-statable

These lines are time multiplexed for data and address leads. The lines \overline{DDIR} , \overline{DBEN} , \overline{UAS} and \overline{OWN} are used to control the demultiplexing of the data/address lines with external gating. This is explained in a later section.

The bi-directional data lines ($D_0 \sim D_{15}$) are used to transfer data between the MPU, DMAC, memory and peripheral devices. Address lines are outputs to address memory and peripheral devices.

• ADDRESS BUS (A₁ through A₇)

Input/Output Active high Three-statable

In the MPU mode, the low order seven address lines specify which of the internal registers is accessed. The address map for these registers is shown in Table 1. During a DMA bus cycle, $A_1 \sim A_7$ are outputs containing the low order address bits of the location being accessed.

• FUNCTION CODES (FC0 through FC2)

Output Active high Three-statable

These output signals provide the function codes during DMA bus cycles. They are three-stated while in MPU mode or IDLE mode.

CLOCK (CLK)

Input

It is not necessary that this input is the same clock as the HMCS68000 system one. Transferring to or from the DMAC registers, sampling of channel request lines, and gating of all control lines are done internally in conjunction with the CLK input.

CHIP SELECT (CS)

Input Active low

This input signal is used to select the DMAC for programmed transfers to and from the DMAC. The DMAC is deselected when the CS input is inactive. If the CS input is asserted during a bus cycle which is generated by the DMAC, the DMAC internally terminates the bus cycle, signals an address error, but does not perform an operation. This protects DMAC registers during bus cycles which are generated by itself. However, bus cycles



generated by any other bus masters, including other DMACs, may address and change the DMAC's internal registers and, consequently, the operation of the DMAC.

ADDRESS STROBE (AS)

Input/Output Active low

Three-statable

In the MPU or IDLE modes, this signal is monitored by the DMAC if it is requesting, and has been granted, permission to become bus master. In the DMA mode, this signal is an output indicating that the DMAC has placed a valid address on the bus.

UPPER ADDRESS STROBE (UAS)

Output

Three-statable

Active low

This line is an output to latch the upper address bits on the multiplexed data/address lines. Further explanation is given in later sections and diagrams. It is three-stated during the MPU mode and the IDLE mode.

OWN (OWN)

Output Active low Three-statable

This line is asserted by the DMAC during DMA mode. It is used to control the output of the transparent latch used to

latch the address lines. This line may also be used to control the direction of bi-directional buffers when the loads on AS, LDS, UDS, R/W and other signals exceed the drive of the DMAC pins. It is three-stated during the MPU mode and the IDLE mode.

DATA DIRECTION (DDIR)

Output

Three-statable

This line controls the direction of data through a bidirectional buffer on the data bus. It is three-stated during the IDLE mode.

DATA BUS ENABLE (DBEN)

Output

Three-statable

Active low

This line controls the output of bidirectional buffers on the multiplexed data/address bus. It is three-stated during the IDLE

HIGH BYTE (HIBYTE)

Output Active low Three-statable

This line is used when the operand size is byte in the implicit addressing operation. It is asserted when data is present on the upper eight bits of the data bus. It is three-stated during the MPU mode and the IDLE mode.

■ READ/WRITE (R/W)

Input/Output Active low

Three-statable

Read/Write (R/\overline{W}) is an input in the MPU mode and an output during the DMA mode. In the MPU mode, it is used to control the direction of data flow through the DMAC's input/ output data bus interface. In the DMA mode, R/\overline{W} is an output to memory and I/O controllers. It is held three-stated during IDLE mode.

UPPER DATA STROBE (UDS)

Input/Output Active low

Three-statable

LOWER DATA STROBE (LDS)

Input/Output Active low

Three-statable

These lines are extensions of the address lines indicating which byte or bytes of data (LSB, MSB) of the addressed word

DATA TRANSFER ACKNOWLEDGE (DTACK)

Input/Output

Three-statable

Active low

are being addressed.

In the MPU mode DTACK is an output indicating that the DMAC has completed the requested data transfer (read or write).

In the DMA mode, the DMAC monitors DTACK to determine when a data transfer has completed. In the event that a preemptory bus exception occurs prior to or concurrent with DTACK, the DTACK response is ignored and the bus exception honored. In the IDLE mode, this signal is held in three-state.

● BUS EXCEPTION CONTROLS (BEC, through BEC,)

Input Active low

These lines provide an encoded signal indicating some exceptional bus condition. See Page 35 for details on bus exceptions.

BUS REQUEST (BR)

Output Active low

The Bus Request (BR) output is generated by the DMAC to request ownership of the bus.

BUS GRANT (BG)

Input Active low

The Bus Grant (BG) input indicates to the DMAC that it is to be the next bus master. This signal is originated by the MPU and propagated via a daisy chain or other arbitration mechanism. The DMAC cannot assume ownership until both



AS and BGACK become inactive. Once the DMAC acquires the bus, it does not continue to monitor the BG input.

BUS GRANT ACKNOWLEDGE (BGACK)

Input/Output Active low

Three-statable

Bus Grant Acknowledge (BGACK) is a bidirectional control line. As an output, it is generated by the DMAC to indicate that it is the bus master.

As an input, BGACK is monitored by the DMAC in order to determine whether or not the current bus master is a DMA device or not. BGACK must be inactive before the DMAC may assume ownership of the bus.

INTERRUPT REQUEST (IRQ)

Output Active low Open drain

Interrupt Request (\overline{IRQ}) is used to interrupt the MPU.

INTERRUPT ACKNOWLEDGE (IACK)

Input Active low

Interrupt acknowledge (IACK) is an input to the DMAC indicating that the current bus cycle is an interrupt acknowledge cycle. By the MPU, the DMAC responds with the contents of the normal or exception interrupt vector register of the highest priority channel requesting an interrupt. IACK is not serviced if the DMAC has not generated IRO.

CHANNEL REQUEST (REQ₀ through REQ₃)

Input Falling edge or active low

The four \overline{REQx} inputs $(\overline{REQ_0} \sim \overline{REQ_3})$ are falling edge sensitive inputs when the request mode is cycle steal. The REQx inputs are low level sensitive when the request mode is burst.

CHANNEL ACKNOWLEDGE (ACK₀ through ACK₃)

Output Active low Non-three-statable

The four \overline{ACKx} lines $(\overline{ACK_0} \sim \overline{ACK_3})$ indicate to a requesting peripheral device that the bus has been acquired and that the requested bus cycle is beginning. The ACKx line may be used as part of the enable circuit for bus interface to the peripheral.

PERIPHERAL CONTROL (PCL₀ through PCL₃)

Input/Output Active low

Three-statable

The four \overline{PCLx} lines $(\overline{PCL_0} \sim \overline{PCL_3})$ are multi-purpose lines which may be individually programmed to be a START output, an Enable Clock, READY, ABORT, STATUS, or INTERRUPT input.

DONE (DONE)

Input/Output

Open drain

Active low

The one DONE output is normally high and goes low concurrent with ACKx if that channel's operation is completed as a result of that transfer. As an input, it allows the device to indicate a normal termination of the operation.

DEVICE TRANSFER COMPLETE (DTC)

Output Active low Three-statable

The single device transfer complete output is normally high and goes low to signal to the device that the data transfer is complete. On a write to memory operation, it indicates that the data has been successfully stored. On a read from memory operation, it indicates that the data is present at the device and should be latched.

■ INTERNAL ORGANIZATION

The DMAC has four largely independent DMA channels. Each channel has its own set of channel registers. These registers define and control the activity of the DMAC in processing a channel operation.




Figure 8 Internal Registers

REGISTER ORGANIZATION

The internal accessible register organization is represented in Table 1. Address space not used within the address map is reserved for future expansion. A read from a reserved location in the map results in a read from the "null register". The null register returns all ones for data and results in a normal bus cycle. A write to one of these locations results in a normal bus cycle but no write occurs. Unused bits of a defined register read as zeros.

Table 1 DMAC Register Addressing Assignments

			Ad	dre	ss E	its			
Register	7	6	5	4	3	2	1	0	Mode
Channel Status Register	С	С	0	0	0	0	0	0	R/W*
Channel Error Register	c	C	0	0	0	0	0	1	R
Device Control Register	С	C	0	0	0	1	0	0	R/W
Operation Control Register	С	C	0	0	0	1	0	1	R/W
Sequence Control Register	С	C	0	0	0	1	1	0	R/W
Channel Control Register	C	C	0	0	0	1	1	1	R/W
Memory Transfer Counter	С	C	0	0	1	0	1	b	R/W
Memory Address Register	С	C	0	0	1	1	s	s	R/W
Device Address Register	c	c	0	1	0	1	s	S	R/₩
Base Transfer Counter	С	c	0	1	1	0	1	b	R/W
Base Address Register	c	С	0	1	1	1	s	s	R/W
Normal Interrupt Vector	С	С	1	0	0	1	0	1	R/W
Error Interrupt Vector	С	С	1	0	0	1	1	1	R/W
Channel Priority Register	С	C	1	0	1	1	0	1	R/W
Memory Function Codes	С	С	1	0	1	0	0	1	R/W
Device Function Codes	c	c	1	1	0	0	0	1	R/W
Base Function Codes	C	c	1	1	1	0	0	1	R/W
General Control Register	1	1	1	1	1	1	1	1	R/W

cc: 00 - Channel #0, 01 - Channel #1

10 - Channel #2, 11 - Channel #3

ss: 00 - High-order, 01 - Upper middle, 10 - Lower middle, 11 - Low-order

b: 0 - High-order, 1 - Low-order

* See Channel Status Register on Page 31.

DEVICE CONTROL REGISTER (DCR)

The DCR is a device oriented control register. The XRM bits specifies whether the channel is in burst or cycle steal request mode. The DTYP bits define what type of device is on the channel. If the DTYP bits are programmed to be a HMCS6800 device the PCL definition is ignored and the \overline{PCL} line is an Enable clock input. If the DTYP bits are programmed to be a device with \overline{READY} , the PCL definition is ignored and the \overline{PCL} line is a ready input (active low). The DPS bit defines what port size the device has. The PCL bits define the function of the \overline{PCL} line. When the content of the DTYP bits implies HMCS6800 compatible device, or Device with \overline{ACK} and \overline{READY} , the content of the PCL bits is disregarded. The XRM bits are ignored if an auto request mode in the OCR is selected.

7 6	5	4	3	2	_ 1 _	_0_
XRM	DT	ΥP	DPS	0	PC	CL

XRM External Request Mode

- 00 Burst Transfer Mode
- 01 (undefined, reserved)
- 10 Cycle Steal Mode without Hold
- 11 Cycle Steal Mode with Hold

DTYP Device Type

- 00 HMCS68000 compatible device, explicitly addressed
- 01 HMCS6800 compatible device, explicitly addressed
- 10 Device with ACK, implicitly addressed
- 11 Device with ACK and READY, implicitly address

DPS Device Port Size

- 0 8 Bit Port
- 16 Bit Port

PCL Peripheral Control Line

00 Status Input (can be read by reading CSR)

- 01 Status Input with Interrupt
- 10 Start Pulse, Negative 1/8 CLK
- 11 Abort Input
- 0 Bit 2 Not Used

OPERATION CONTROL REGISTER (OCR)

The OCR is an operation oriented register. The DIR bit defines the direction of the transfer, to or from memory. The SIZE bits define the size of the operand and how the transfer count and address registers are to be handled. The CHAIN bits tells the DMAC if any or what type of chaining is to be performed. The REQG bits define how requests for transfers are generated. Chaining and requests are discussed in a later section.

7	6	5	4	3	2	1	0
DIR	0	SIZ	ZE	СН	AIN	RE	QG

DIR Direction

- 0 Transfer from memory to device
- 1 Transfer from device to memory

0 Bit 6 Unused

SIZE Operation Size

- 00 Byte
- 01 Word
- 10 Long word
- 11 (undefined, reserved)

CHAIN Chaining Operation

- 00 Chain operation is disabled
- 01 (undefined, reserved)
- 10 Array chaining
- 11 Linked chaining

REQG DMA Request Generation Method

- 00 Auto-request at rate limited by General Control Register (GCR)
- 01 Auto-request at maximum rate
- 10 REQ line initiates an operand transfer
- 11 Auto-request the first operand, external request for subsequent operands

SEQUENCE CONTROL REGISTER (SCR)

The SCR is used to define the sequencing of memory device addresses.

7	6	5	4	3	2	1	0
0	0	0	0	M	AC	D,	4C

0 Bits 7, 6, 5, 4 Not Used

MAC Memory Address Count

- 00 Memory address register does not count
- 01 Memory address register counts up
- 10 Memory address register counts down
- 11 (undefined, reserved)

DAC Device Address Register Count

- 00 Device address register does not count
- 01 Device address register counts up
- 10 Device address register counts down
- 11 (undefined, reserved)

CHANNEL CONTROL REGISTER (CCR)

The CCR is used to start or terminate the operation of a channel. The register also determines if an interrupt is to be generated at the termination of an operation (normal or error termination). Setting the STR bit causes immediate activation of the channel; the channel will be ready to accept requests immediately. The STR and CNT bits of the register may not be reset by a write to the register. The software abort bit (SAB) may be used to terminate the operation. Setting the SAB bit will reset STR and CNT. Setting the HLT bit will halt the channel, and resetting the HLT bit will resume the operation.

7	6	5	4	3	2	1	0
STR	CNT	HLT	SAB	INT	0	0	0

STR Start Operation

0 No operation is pending

1 Start operation

CNT Continue Operation

No continuation is pending

1 Continue operation

HLT Halt Operation

Operation not halted

Operation halted

SAB Software Abort

0 Channel operation not aborted

Abort channel operation

INT Interrupt Enable

0

No interrupts enabled

1 Interrupts enabled

Bits 2, 1, 0 Not Used

• CHANNEL STATUS REGISTER (CSR)

The CSR is a register containing the status of the channel.

	7	6	5_	4	3	2	1	0
i	сос	BiC	NDT	ERR	ACT	0	PCT	PCS

COC Channel Operation Complete

O Channel operation incomplete

1 Channel operation complete

BTC Block Transfer Complete

Block transfer incomplete

Block transfer complete

NDT Normal Device Termination

0 No normal device termination

1 Device terminated operation normally

ERR Error Bit

No errors

Error as coded in CER

ACT Channel Active

Channel not active

Channel active

PCT PCL Transition

0 No PCL transition occurred

PCL transition occurred

PCS The State of the PCL Input Line

0 PCL low

1 PCL high

0 Bit 2 Not Used

• CHANNEL ERROR REGISTER (CER)

The CER is an error condition status register. The ERR bit of CSR indicates if there is an error or not. Bits 0-4 indicate what type of error occurred.

7	6_	5	4	3	2	1	0
0	0	0		ERR	OR CO	DDE	

0 Bits 7, 6, 5 Not Used

ERROR CODE

00000 No error

00001 Configuration error

00010 Operation timing error

00011 (undefined, reserved)

001r Address error

Oom Address e

010rr Bus error

011rr Count error

10000 External abort

10001 Software abort

rr register or counter code

01 Memory address or memory counter

10 Device address

11 Base address or base counter

• CHANNEL PRIORITY REGISTER (CPR)

The CPR is used to define the priority level for each channel.

7	,	6	5	4	3	2	1 0
	,	0	0	0	0	0	СР

CP Channel Priority

These two bits determine the priority (0-3) of the channel.

0 Bits 7, 6, 5, 4, 3, 2 Not Used

• GENERAL CONTROL REGISTER (GCR)

The GCR is used to define what portion of the bus cycles is available to the DMAC for limited rate auto-request generation.

7	6	5	4	3	2	1	0
0	0	0	0	В	T	В	R

BT Burst Time

The number of DMA clock cycles per burst that the DMAC allows in the auto-request at a limited rate of transfer is controlled by these two bits. The number is 2** (BT+4) (two to the BT+4 power).

BR Bandwidth Ratio

The amount of the bus bandwidth utilized by the autorequest at a limited rate transfer is controlled by these two bits. The ratio is 2** (BR+1) (two to the BR+1 power).

0 Bits 7, 6, 5, 4 Not Used

ADDRESS REGISTERS

Three 32-bit registers are utilized to implement the Memory Address Register, Device Address Register, and the Base Address Register. Due to packaging limitations, only the least significant twenty-four bits are connected to the address output pins.

FUNCTION CODE REGISTERS

Each address register has a function code register associated with it. The function code registers are three bits wide and are loaded via the lowest three bits of the data bus.

TRANSFER COUNT REGISTERS

Two sixteen bit counters per channel are provided to implement the Memory Transfer Counter and the Base Transfer Counter.

• INTERRUPT VECTOR REGISTERS

Each channel has an interrupt vector register and an error interrupt vector register, each consisting of eight bits.

OPERATION DESCRIPTION

GENERAL DESCRIPTION

A DMAC channel operation proceeds in three principal phases. During the initialization phase, the MPU configures the




Figure 9 MPU Read from DMAC - Word

- The CS equation includes data strobe.
- 2) Do ~Dis represent the multiplexed address/data pins which are used for data only during MPU mode.
- $XD_0 \sim XD_{15}$ is the external or 68000 system data bus, i.e. on the system side of the data buffers.
- Cycle lengths reflect the response of the current HD68000 MPU. the MPU read from DMAC mode, the DMAC will not give DTACK until the data is guaranteed valid on the system data bus for
- one half clock During the MPU read, the DMAC must remove signals within one clock after AS is negated.
- 7) The DMAC will negate DTACK within one clock after AS is ne-
- During the MPU write to DMAC, the DDIR line will be driven low to direct the data buffers toward to DMAC before the buffers are
- The DMAC will latch the data (MPU write to DMAC) before ass ing DTACK. Once the data is latched the DMAC will negate DBEN and DDIR in the proper order.
- CS will be removed within one clock after AS is negated.

 Note that DDIR and DBEN must drive out of tristate when CS is
- detected and then must be re-tristated at the end of the cycle.
- The clock reference shown in this diagram is the CPU clock.

channel control registers, sets initial addresses, and starts the channel. During the transfer phase, the DMAC accepts requests for data operand transfers, and provides addressing and bus controls for the transfers. The termination phase occurs after the operation is completed when the DMAC reports the status of the operation. Refer to Figure 9 through Figure 11 for MPU/ DMAC communication timings.

This section describes DMAC operation. A brief description of the device/DMAC communication is given first. Next, the transfer phase is covered, including how the DMAC recognizes requests and how the DMAC arranges for data transfer. Following this, the initialization phase is described. The termination phase is covered, introducing chaining, error signaling, and bus exceptions. A description of the channel priority scheme rounds out the section.

The MPU reads and writes the DMAC internal registers to control the operations. Figure 9 indicates the timing diagram when the MPU reads the contents of the DMAC internal register. the MPU outputs $A_1 \sim A_{23}$, \overline{AS} , R/\overline{W} , \overline{UDS} , and \overline{LDS} and accesses the internal register. The DMAC outputs data on the bus, the buffer control signals (DDIR and DBEN), and DTACK. Read cycle consists of sixteen clocks. Figure 10 shows the timing of the MPU writes to the DMAC. Write cycle consists of thirteen clocks.





Figure 11 indicates the DMAC bus arbitration timing. The DMAC asserts BR to request the bus mastership. The MPU issues BG to grant the ownership in the next bus cycle. After the end of the current cycle, the DMAC starts its own bus cycle accompanied with the dead cycles.



- (NOTES) 1) Note the timing of the OWN signal. It will drive active one half clock prior to the start of the first DMAC cycle. It will drive inactive one half clock after the end of the last DMAC cycle. At this same time, all other control signals will tristate. One half clock after this, the OWN signal will tristate.
 - 2) CONTROL BUS refers to the control pins such as DBEN, AS, ACK, etc. on the DMAC.

 3) BR signal will be negated one clock after BGACK signal is asserted.

Figure 11 DMAC Bus Arbitration Timing

DEVICE/DMAC COMMUNICATION

Communication between peripheral devices and the DMAC is accommodated by five signal lines. Each channel has a request (\overline{REQ}) , an acknowledge (\overline{ACK}) , and a peripheral control line (PCL). The last two lines, the DONE and DTC lines, are shared among the four channels.

(1) REQUEST (REQ)

A channel can make a request for service by asserting the individual channel request line.

(2) ACKNOWLEDGE (ACK)

Each channel has an acknowledge line which is activated during transfers to or from the device. This line is used to implicitly address the device which is transferring the data. It may also be used to control the buffering circuits between the device and the HMCS68000 bus.

(3) PERIPHERAL CONTROL LINE (PCL)

Each channel has a peripheral control line. The function of this line is quite flexible, and is determined by the programmed state of DCR.

The DTYP bits of the DCR define what type of device is on the channel. If the DTYP bits are programmed to be a HMCS6800 device, the PCL definition is ignored and the PCL line is an Enable clock input. If the DTYP bits are programmed to be a device with READY, the PCL definition is ignored and the PCL line is a ready input.

The PCL line is active at all times when the PCL line is programmed as a Status input, Interrupt input, a Ready input, or an Enable input. When programmed to be an Abort input it is only active after the channel has been started.

PCL AS A STATUS INPUT

The PCL line may be programmed as a status input. The status level can be determined by reading the PCS bit in the CSR. If a negative transition occurs and remains stable for two DMAC clock cycles on the PCL line, the PCT bit of the CSR is set. This bit is cleared by resetting the DMAC or writing to the PCT bit of the Channel Status Register.

PCL AS AN INTERRUPT

The PCL line may also be programmed to generate an interrupt on a negative transition. This enables an interrupt which is requested if the PCT bit of the CSR is set.

PCL AS A STARTING CLOCK PULSE

The PCL line may be programmed to output a single pulse. The duration of the active low pulse is eight clock cycles, and starts when the channel is activated.

PCL AS AN ABORT INPUT

The PCL line may be programmed to be an negative transition abort input which terminates an operation by signaling the abort error. The negative transition must remain stable in a low level for a minimum of two DMAC clock cycles.

PCL AS AN ENABLE INPUT

If the DTYP bits are programmed to be a HMCS6800 device, the PCL definition is ignored and the PCL line is an Enable clock input. The Enable clock downtime must be as long as five clock cycles, and must be high for a minimum of three DMAC clock cycles, but need not be synchronous with the clock.

PCL AS A READY INPUT

If the DTYP bits are programmed to be a device with READY, the PCL definition is ignored and the PCL line is a READY input. The READY is an active low input.

(4) DONE

DONE is an active low signal which is asserted when the memory transfer count is exhausted, and there are no more links to pick up in a chaining operation or the continue bit is not set. It is asserted and negated coincident with the acknowledge signal of the last operand part.

The DMAC also monitors the state of the DONE line while acknowledging a device. If the device asserts DONE, the DMAC will terminate the operation after the transfer of the current operand. The DMAC terminates the operation by clearning the ACT bit of the CSR, and setting the COC and NDT bits of the CSR. If both the DMAC and the device asserts DONE, the device termination is not recognized, but the channel operation does terminate.

(5) DATA TRANSFER COMPLETE

DTC is an active low signal which is asserted when the actual data transfer is accomplished. If data is being transferred from the device, DTC is asserted to indicate that the data is valid at the device, and should be latched. If a preemptory bus exception terminates the bus cycle, DTC is not asserted. DTC is an active signal whenever the DMAC is a bus master. It is asserted for both memory and peripheral DMAC initiated transfers.

REQUESTS

Requests activate the DMAC to transfer an operand. The REQG bits of the OCR determine the manner in which requests are generated. Requests may be externally generated by circuitry in the device, or internally generated by the auto-request mechanism. Usually a single operation uses only one method of request generation, but an operation can auto-request the first transfer and then wait for the device to request further transfers.

(1) AUTO-REQUEST TRANSFERS

The auto-request mechanism provides generation of requests within the DMAC. These requests can be generated at either of two rates: maximum-rate, so that the channel always has a request pending, or limited-rate. The limited rate auto-request feature functions by monitoring the bus utilization.

AUTO-REQUEST BUS UTILIZATION

The DMAC monitors bus utilization to control the limitedrate auto-request (LRAR) feature. This monitoring is also used to determine when an external request device has paused.

The DMAC divides time into equal length sample intervals by counting clock cycles. The end of one sample interval marks the beginning of the next. During a sample interval, the DMAC notes bus and channel activity. At the end of the interval, decisions are made which affect channel operations during the next sample interval, as shown in Figure 12.

TIME →

Previous Sample Interval	Current Sample Interval	Next Sample Interval	
	LRAR Interval		_

Figure 12 DMAC Sample Intervals

Based on the DMA activity during a sample interval, the DMAC allows limited-rate auto-requests for some initial portion of the next sample interval. The length of the sample interval, and the portion of the sample interval during which limited rate auto-requests can be made are controlled by the BT and BR parameters in the GCR. The length in clock cycles of the subinterval during which the DMAC allows limited-rate auto-requests is controlled by the BT. The number is 2** (BT+4). For example, if BT equals TWO and the DMA utilization of the bus was low during the previous sample interval, then the

DMAC generates as many auto-request transfers as is possible during the first 64 clock cycles of the current sample interval.

The ratio of the length of the sample interval to the length of the limited-rate auto-request interval is controlled by the BR bits. This same parameter is used to determine the level of DMA bus utilization during the sample interval. If the fraction of DMA clock cycles during a sample interval exceeds the programmed utilization level, the DMAC will not allow limited-rate auto-requests during the next sample interval. Either ratio is 2** (BR+1) (2 raised to the BR+1 power). For example, if BR equals THREE, then at most one out of 16 clock cycles during a sample interval can be a DMA cycle, and still the DMAC would allow limited-rate auto-requests during the next sample interval. The DMAC monitors BGACK during each clock cycle to determine whether or not that clock cycle is used by a DMA device. If the BGACK input is active, the DMAC assumes that that clock cycle is for a DMA device. If it is inactive, the DMAC assumes that it is not a DMA cycle.

The sample interval length is not a direct parameter, but is equal to 2** (BT+BR+5) clock cycles. Thus the sample interval can vary from 32 to 2048 clock cycles.

AUTO-REQUEST

If the REQG bits in the OCR indicate auto-request at the maximum rate, the DMAC acquires the bus after the operation is started and transfers data until channel termination. The DMAC does not relinquish the bus until termination. If a request is made by another channel of equal or higher priority, the DMAC services that channel and then resumes the auto-request sequence.

If the REQG bits indicate auto-request at a limited rate, the channel generates requests only during the limited rate auto-request interval and then only when the bus utilization was below the required threshould during the previous sample interval. As a consequence, if an auto-request at maximum rate transfer is started, no limited rate auto-requests are generated before the termination of the maximum rate auto-request operation.

The ACK, PCL and DTC lines are held inactive during an auto-request operation if the device type is HMCS68000 compatible. Consequently, any channel may be used for the auto-request function in addition to its normal application without disturbing any peripheral devices connected to that channel.

Refer to Figure 13 for more specific timing diagrams.

(2) EXTERNAL REQUESTS

If the REQG bits of the OCR indicate that the REQ line generates requests, the transfer requests are generated externally. The request line associated with each channel allows the device to externally generate requests for DMA transfers. When the device wants an operand transferred, it makes a request by asserting the request line. The external request mode is determined by the XRM bits of the DCR, which allows both burst and cycle steal request modes. The burst request mode allows a channel to request the transfer of multiple operands using consecutive bus cycles. The cycle steal request mode allows a channel to request the transfer of a single operand.

BURST REQUEST RECOGNITION

In the burst request mode, the REQ line is an active low input. The device requests an operand transfer by asserting REQ. The DMAC services the request by arbitrating for the HMCS68000 bus, obtaining the bus, and notifying the peripheral by asserting the acknowledge line. If the request line is active

when the DMAC asserts acknowledge, and remains active at least until the DMAC asserts device transfer complete, the DMAC recognizes a valid request for another operand, which will be transferred during the next bus cycle if the channel has priority. If the request line is negated before the DMAC asserts device complete, the DMAC determines there is no valid request for an operand transfer, and no transfers are generated for that channel. Channels of the same or higher priority within the same DMA Controller may have DMA operand transfer requests serviced during this mode.

If the request is negated before the first transfer cycle has started, the cycle will terminate with the DMAC returning the bus.

Refer to Figure 14 for more specific timing diagrams.

CYCLE STEAL REQUEST RECOGNITION

In the cycle steal request mode, the device requests an operand transfer by generating a falling edge on the REQ line. The DMAC services a request by arbitrating for the bus, obtaining the bus and notifying the peripheral by asserting the acknowledge line.

After an request edge has been asserted it must remain at the assertion level at least two clock cycles. The request line must be inactive at least one clock cycle before a request is made. If another request from the channel is received before the first operand part of a former request is acknowledged, the second request is not recognized.

After the DMAC completes the transfer, it may service another channel, relinquish the bus, or hold the bus and wait for another request. If there are pending requests from other channels, one of the requesting channels is serviced. If there are no requests, the XRM bits determine whether the DMAC

will relinquish the bus, or retain ownership.

If the XRM bits specify cycle steal with hold, the DMAC will retain ownership. The bus is not given up for arbitration until the channel operation terminates or until the device pauses. The device is determined to have paused if it does not make any requests during the next full sample interval. The sample interval counter is free running and is not reset or modified by this mode of operation. The sample interval counter is the same counter that is used for Limited Rate Auto Request and is programmed via the GCR.

If the XRM bits specify cycle steal without hold, the DMAC will relinquish the bus. If the device generates a request before DMAC asserts DTC for the last operand part, the DMAC will retain ownership of the bus, and that request will be serviced before the DMAC relinquishes the bus.


Refer to Figure 15 and Figure 16 for more specific timing diagrams.

REQUEST RECOGNITION IN DUAL-ADDRESS TRANS-FERS

In a following section dual-address transfers are defined. Dual address transfer is an exception to the request recognition rules in the previous paragraphs. Refer to the Explicitly Addressed Device section for information.

(3) MIXED REQUEST GENERATION


A single channel can mix the two request generation methods. By appropriately programming the REQG bits of the OCR, when the channel is started, the DMAC auto-requests the first transfer. Subsequent requests are then generated externally by the device. The \overline{ACK} and \overline{PCL} lines perform their normal functions in this operation.



(NOTE) 1) Note that ACK, DONE, DTC, and HIBYTE are always inactive in this mode. For comments on the other signals, see notes on the dual addressing mode with 8 bit device as source.

Figure 13 DMAC Auto Request Read — Write — Read Cycles






(NOTE) 1) Note that in the diagrams showing request timing it is assumed that only one channel is active.

2) If REQ isn't negated by the rising edge of clock 13, another DMA transfer is done continuously.

Figure 14 DMAC Burst Mode Request Timing



- (NOTES) 1) In this mode the device must re-assert \overline{REQ} by the rising edge of clock 5 or lose the bus. The \overline{REQ} signal is picked up at the rising edge of CLK.
 - 2) The time labeled "micro cleanup" is the time it takes for the internal sequencer to start another bus cycle if no other channel has requests pending.




Figure 15 DMAC Cycle Steal Mode Request Timing

Figure 16 DMAC Cycle Steal-Hold Mode Request Timing



• DATA TRANSFERS

(1) DEVICE PROTOCOLS

All DMAC data transfers are assumed to be between memory and another device. The word "memory" means a 16-bit HMCS68000 bus compatible device. By programming the DCR, the characteristics of the device may be assigned. Each channel can communicate using any of the following protocols.

DTYP Device Type

- 00 HMČS68000 compatible device 01 HMCS6800 compatible device Dual Addressing
- 10 Device with ACK 11 Device with ACK and READY Single Addressing

DUAL ADDRESSING

HMCS68000 and HMCS6800 compatible devices may be explicitly addressed. This means that before the peripheral transfers data, a data register within the device must be addressed. Because the address bus is used to address the peripheral, the data cannot be directly transferred to/from the memory because the memory also requires addressing. Instead, the data is transferred from the source to the DMAC and held in an internal DMAC holding register. A second bus transfer between the DMAC and the destination is then required to complete the operation. Because both the source and destination of the transfer are explicitly addressed, this protocol is also called dual-addressed.

Request Recognition in Dual-Address Transfers

The request recognition protocols defined in a previous section apply to dual-address operations. Requests are recognized during the transfer to/from the DMAC holding register and the

peripheral as described in the request protocol section. This protocol requires the request to be asserted before the signal DTC is asserted, to have request recognition for the next cycle.

During the portion of the operation when the operand or operand part is transferred between the DMAC holding register and memory, requests are also recognized. During the transfer between memory and the holding register, \overline{DTC} is not asserted, so it may not be used as reference point for request recognition during this portion of the operation. However, requests will be recognized if they are asserted prior to the portion of the cycle where \overline{DTC} would have been asserted. This point is one half clock cycle before the upper and lower data strobes are negated.

HMCS68000 Compatible Device Transfers

In this operation, when a request is received, the bus is obtained and the transfer completed using the HMCS68000 bus protocol as shown in Figures 17 and 18. Refer to Figures 19 through 22 for timing information.

HMCS6800 Compatible Device Transfers

When a channel is programmed to perform HMCS6800 compatible transfers, the PCL line for that channel is defined as an Enable clock input. The DMAC performs data transfers between itself and the device using the HMCS6800 bus protocol, with the ACK output providing the valid memory address signal. This operation is necessary since the HMCS6800 bus is synchronous and the HMCS68000 bus is asynchronous. Figure 23 illustrates this protocol. This operation provides DMAC compatibility with existing HMCS6800 and other synchronous devices. Refer to Figures 24 and 25 for timing information. Figure 44 illustrates a sample circuit diagram of a two-6800 device system.




Figure 17 Word Read Cycle Flowchart HMCS68000 Type Device








Figure 18 Word Write Cycle Flowchart HMCS68000 Type Device



(NOTE) 1) This mode is identical to the dual address with 8 bit device as destination except that the device has a 16 bit port; i.e. both data strobes are asserted and data is on both halves of the bus. See the notes on the dual addressing mode with 8 bit device as source.


Figure 19 Dual Addressing Mode with 16 Bit Device as Destination (Read-Write Cycles)





1) This mode is identical to the dual address with 8 bit device as source except that the device has a 16 bit port; i.e. both data strobes are asserted and data is on both halves of the bus. See the notes on the dual addressing mode (NOTE) with 8 bit device as source.

Figure 20 Dual Addressing Mode with 16 Bit Device as Source (Read-Write Cycles)




(NOTES)

- In this mode the device is the source and memory is the destination.
 In the dual addressing mode HIBYTE is not used since the DMAC will put the data on the correct half of the data bus.
 The ACK timing is similar to the single addressing mode ACK. The Read from Device ACK is asserted one clock into the cycle, and negated during the first CLK after the cycle has terminated. The Write to Device ACK is asserted one and one half clocks into
- the cycle (to avoid buffer conflicts) and removed the first CLK after the cycle has terminated. (See Figure 22)
 4) Note that where Data Out is shown (clock 22) the data must be valid on the external data bus by the end of clock 23.
- General Notes on Dual Addressing Mode
- 1) DBEN and DDIR are used in this mode with DBEN always changing on falling edge of CLK and DDIR always changing on rising edge of CLK.
- Note that for consecutive reads from device or memory, DDIR need not be returned to the inactive (high) state between cycles.
- 3) Data In should be latched on the last CLK in the cycle (17 above).

Figure 21 Dual Addressing Mode with 8 Bit Device as Source (Read-Write Cycles)





(NOTES) 1) These cycles are similar to the dual addressing mode 8 bit device as source with the exception that the device is now the destination. See the comments that refer to the dual mode 8 bit source.

2) Shown above in the Write to Device, the data strobes are not asserted until clock 15 (and 25) to allow data setup and travel time.

Figure 22 Dual Addressing Mode with 8 Bit Device as Destination (Read-Write Cycles)





Figure 23 HMCS6800 Cycle Flowchart



(NOTES)

- 1) The DMAC should latch the data during clock 19.
- The logic should allow back to back operations on successive E pulses is possible. The ACK low to E high time should be at least 250 ns worst case.
- 2) 3)
- The clock reference shown above is the DMAC clock.
- The E clock duty cycle shown above is an example. A 40% duty cycle is acceptable (4 up, 6 down like HD68000). The E clock must be low for a minimum of 5 clock cycles.

Figure 24 6800 Compatible Dual Addressing Mode (Read Cycle)




Figure 25 6800 Compatible Dual Addressing Mode (Write Cycle)

An Example of a Dual Address Transfer

This section contains an example of a dual address transfer using Table 7 of Dual-Address Sequencing. The table is reproduced here as Table 2. The transfer mode of this example is the following:

- 1. Device Port size = 8 bits
- 2. Operand size = Long Word (32 bits)
- 3. Memory to Device Transfer
- 4. Source (Memory) Counts up, Destination (Device) Counts Down
- 5. Memory Transfer Counter = 2

In this mode, a data transfer from the source (memory) is done according to the 6th row of Table 2, since the port size of the memory is always 16 bits. A data transfer to the destination (device) is done according to the 3rd row of Table 2. Table 3 shows the data transfer sequence.

The memory map of this example is shown in Table 4. The operand consists of BYTE A through BYTE D in memory of Table 4. Prior to the transfer, MAR and DAR are set to 0000012 and 00000108 respectively. The operand is transferred to the 8 bit port device according to the order of transfer number in Table 3.

Table 2 Dual-Address Sequencing (Table 7)

Row No.	Port Size	Operand Size	Part Size	Operand Part Addresses	Address Increment			
NOW NO.	Port Size	Operand Size	rart Size	Operand Part Addresses	+	=	-	
1	8	BYTE	BYTE	Α	+2	0	-2	
2	8	WORD	BYTE	A, A+2	+4	0	-4	
3	8	LONG	BYTE *4	A, A+2, A+4, A+6 *3 *5 *7 *8	+8	0	-8 *10	
4	16	BYTE	PACK	A	+P	0	-Р	
5	16	WORD	WORD	A	+2	0	-2	
6	16	LONG	WORD	A, A+2 *1 *6	+4 *9	0	-4	

Table 3 An Example of a Data Transfer for One Operand

SRC: Source (Memory), DST Destination (Device), HR: Holding Register (DMAC Internal Reg.)

Transfer		Address	Data Size	DMAC Registe	rs after Transfer	C
No.	Data Transfer	Output	on Bus	MAR	DAR	Comment
0	-	_	_	00000012	00000108	Initial Register Setting
1	SRC → HR	00000012 *1	WORD *2	0000014	00000108	Higher order 16 bits of operand is fetched.
2	HR → DST	00000108 *3	BYTE *4	0000014	0000010A	Higher order 16 bits of operand is
3	HR → DST	0000010A *5	BYTE *4	0000014	0000010C *10	transferred.
4	SRC → HR	00000014 *6	WORD *2	00000016 *9	0000010C	Lower order 16 bits of operand is fetched
5	HR → DST	0000010C *7	BYTE *4	00000016	0000010E	Lower order 16 bits of operand is
6	HR → DST	0000010E *8	BYTE *4	0000016	00000110 *10	transferred.
6′		_		00000016	00000110	MAR, DAR are pointing the next operand addresses when the transfer is complete.

Mode: Port size = 8, Operand size = Long Word, Memory to Device, Source (Memory) Counts Up, Destination (Device) Counts Down







Table 4 Memory Map for the Example of the Data Transfer



SINGLE ADDRESSING MODE

Implicitly addressed devices do not require addressing of data register before data may be transferred. Transfers between memory and these devices are controlled by the request/acknowledge protocol. Such peripherals require only one bus cycle to transfer data between themselves and memory, and the DMAC internal holding register is not used. Because only the memory is addressed during a data transfer, this protocol is also called single-address.

Device with ACK Transfers

Under this protocol, the device is not explicitly addressed and communication is performed with a two signal request/acknowledge handshake. When a request is generated using the request

method programmed in the control registers, the DMAC obtains the bus and responds with acknowledge. The DMAC asserts all HMCS68000 bus control signals needed for the transfer.

When the transfer is from memory to a device, data is valid when \overline{DTACK} is asserted and remains valid until the data strobes are negated. The assertion of \overline{DTC} from the DMAC may be used to latch the data, as the data strobes are not removed until 1/2 clock after the assertion of \overline{DTC} .

When the transfer is from device to memory, data must be valid on the HMCS68000 bus before the DMAC asserts the data strobes. The data strobes are asserted one clock period after ACK is asserted. Further definition of this protocol is explained in Figures 26, 27 and timing diagrams in Figures 28 and 29.




Figure 26 Word from Memory to Device with ACK








Figure 27 Word from Device with ACK to Memory



(NOTES) 1) These cycles are identical to the 8 bit transfers with the exception that all transfers are 16 bits (word) so that both data strobes are always asserted and HIBYTE is always inactive. See the comments on single addressing mode with 8 bit devices.

2) The A and B on the ACK signals are there to distinguish two different channels. The actual channel numbers could be any of 0 to 3.

Figure 28 Single Addressing Mode with 16 Bit Devices as Sources and Destinations (Read-Write Cycles)



1) Any signal change shown before clock 4 is due to the previous master (MPU or other DMAC)

- 2) All signals except OWN tristate during the clock 2 after the end of the last DMAC cycle. OWN tristates one half clock later.
 3) DDIR and DBEN remain in the inactive state during single address mode cycles.
- A four (4) cycle transfer is the minimum cycle length for a Memory to Device transfer.
- A five (5) cycle transfer is the minimum cycle length for a Device to Memory transfer.

 HIBYTE (when used as fold signal) is used to gate the high bus data to the low bus during a Memory to Device transfer, and low bus data to the high bus during a Device to Memory transfer.
- Note that if the transfer is 8 bits wide, only one data strobe (and possibly HIBYTE) is asserted.
- Address bits 8 through 23 are shown in tristate beginning clock 8 (and 16). In this mode only they can be driven similar to A1 through A7 if need be.

The followings are notes on the Memory to Device transfer.

- 9) ACK is not asserted until one clock into the cycle (clock 7) due to the fact that it may have just been negated (clock 5).
- It must remain negated for at least one clock.

 DTC is asserted one clock before the end of the cycle to signal the peripheral that the data is valid and should be latched at this time. It also indicates that a successful transfer is being completed (no Berr, Retry, etc.).

The followings are notes on the Device to Memory transfer.

11) ACK cannot be asserted until one and one half clocks into the cycle (clock 16) to allow the R/W signal to settle in the write mode (clock 15). R/W cannot be asserted until one clock into the cycle (clock 15) because of buffer collisions.

The data strobes cannot be asserted until clock 18 to allow the data to become valid at the memory (data setup).

13) The A and B on the ACK signals are there to distinguish two different channels. The actual channel numbers could be any of 0 to 3.

Figure 29 Single Addressing Mode with 8 Bit Devices as Sources and Destinations

Device with ACK and READY Transfers

Under this protocol, the device is not explicitly addressed and communication is performed using a three signal request/acknowledge/ready handshake. The ready input to the DMAC is provided by the PCL line, the use of this protocol forces it to be an active low input. When a request is generated using the request method programmed in the control registers, the DMAC obtains the bus and asserts acknowledge to notify the device that the transfer is to take place. The DMAC asserts al HMCS68000 bus control signals needed for the transfer and holds them until the device responds with READY. After

READY is received the bus cycle terminates normally.

When the transfer is from memory to a device, data is valid when DTACK is asserted and is valid until the data strobes are negated. The assertion of DTC from the DMAC may be used to latch the data, as the data strobes are not removed until 1/2 clock after the assertion of DTC.

When the transfer is device to memory, data must be valid on the HMCS68000 bus before the DMAC asserts the data strobes. The data strobes are held asserted until the device asserts READY. Further definition of this protocol is explained in Figures 30, 31 and the timing diagrams in Figure 32.





Figure 30 Word from Memory to Device with ACK and READY



(NOTES) 1) With the exception of the notes below, these cycles are identical to the normal single addressing mode cycles. See the comments on the 8 bit single addressing mode transfer.

2) In the Memory to Device transfer only, the READY (PCL) line is used as a "second DTACK" i.e. both READY and DTACK are required to terminate the cycle.

3) In the Device to Memory transfer, the READY input is used to delay the assertion of the data strobes. Once READY is detected, the data strobes are asserted and DTACK is sampled to terminate the cycle. AS is asserted at the beginning of the cycle as usual.

Figure 32 Single Addressing Mode with 8 Bit Devices as Sources and Destinations with PCL Used as a READY Input (Read-Write Cycles)



(2) OPERANDS AND ADDRESSING

Three factors enter into how the actual data is handled: port size, operand size and address sequencing.

PORT SIZE

The DCR is used to program the device port size

DPS Device Port Size

- 0 8 bit port
- 1 6 bit port

The port size is the number of bits of data which the device can transfer in a single bus cycle. During a DMAC bus cycle, a 16-bit port transfers 16 bits of data on $D_0 \sim D_{15}$, while an 8-bit port transfers 8 bits of data, either on $D_0 \sim D_7$ or on $D_8 \sim D_{15}$. The memory is always assumed to have a port size of 16.

OPERAND SIZE

OCR is used to program the operand size.

SIZE Operand Size

- 00 Byte
- 01 Word
- 10 Long word
- 11 (undefined, reserved)


The operand size is the number of bits of data to be transferred to honor a single request. Multiple bus cycles may be required to transfer the operand through the device port. A byte operand consists of 8 bits of data, a word operand consists of 16 bits of data, a long word operand consists of 32 bits of data. The transfer counter counts the number of operands transferred.


For single-address operations, the port size and the operand size must be the same. 68000 and 6800 type devices may not use byte operands when the port size is 16 bits and the request generation method is the request pin. (REQG = 10 or 11)

Table 5 Operation Combinations

Addressing	Device Type	Port	Operand			
			Byte	Word	LW	REQG*
Dual	68000, 6800	8	Yes	Yes	Yes	00, 01, 10, 11
Dual	68000, 6800	16	Yes	Yes	Yes	00, 01
Dual	68000, 6800	16	No	Yes	Yes	10, 11
Single	with ACK or	8	Yes	No	No	00, 01, 10, 11
-	ACK & READY	16	No	Yes	No	00, 01, 10, 11

*Refer to Page 11.





- (NOTES) 1) The above cycles reflect both dual and single addressing mode.
 - In the dual addressing case, the memory references are not shown above, only the device references. Therefore all cycles have ACK asserted.
 - Note that when the operand size exceeds the port size, the DMAC should sample the request pins (new priority check) until the DTC of the last bus cycle has occurred.

Figure 33 Request and Acknowledge Generation vs. Operand Size



ADDRESS SEQUENCING

The sequence of addresses generated depends upon the port size, operand size, whether the addresses are to count up, down, or not change and whether the transfer is explicitly or implicitly addressed. The Sequence Control Register is used to program the memory address count method and the device address count method.

MAC Memory address count

- 00 Memory address register does not count
- 01 Memory address register counts up
- 10 Memory address register counts down
- 11 (undefined, reserved)

DAC Device address register count

- 00 Device address register does not count
- 01 Device address register counts up
- 10 Device address register counts down
- 11 (undefined, reserved)

Single-Address Transfers

Single-address transfers require the device port size and the operand size to be equal. Address sequencing is determined by the port size and the sequence control register as shown in Table 6. If the operand size is byte, the memory address increment is one (1). If the operand size is word, the memory address increment is two (2). If the memory address register does not count, the memory address is unchanged after the transfer. If the memory address counts up, the increment is added to the memory address; if the memory address counts down, the increment is subtracted from the memory address. The memory address is changed after the operand is transferred.

Table 6 Single Address Sequencing

Bort Sizo	Operand Size	Memory Address Increment			
FOIL SIZE	Operano Size	+	=	-	
8	Byte	+1	0	-1	
16	Word	+2	0	-2	

Dual-Address Transfers

In dual-address operations, the operand size need no match the port size: Thus the transfer of an operand may require several transfers between device and memory. Each pair of transfers, between memory and DMAC and between DMAC and device, transfers a portion of the operand, called the operand part.

The addresses of the operand parts are in a linear increasing sequence. The step between the addresses of parts is two (2). The size of the parts is the minimum of the port size and operand size. The number of parts is the operand size divided by the port size. The address increment is added or subtracted after the operand is transferred.

If the port size is 16 bits, the operand size is byte, and the request generation method is auto request or auto request at a limited rate, the DMAC packs consecutive transfers. This means that word transfers are made from the associated address with an address increment of two (2). If the initial source address location contains a single byte, the first transfer is a byte transfer to the internal DMAC holding register, and subsequent transfers from the source are word transfers. If the initial destination location contains a single byte, the first transfer is a byte transfer from the internal DMAC holding register, and any remaining byte remains in the holding register. Likewise, if either the final source or destination location contains a single byte, only a byte transfer is done. Packing is not performed if the address does not count; each byte is transferred by a separate access to the same location.

(3) ADDRESS REGISTER OPERATION

The DMAC has three 32-bit address registers per channel: the memory address register (MAR), the device address register (DAR), and the base address register (BAR).

The MAR is used in all operations because of the assumption that all operations are between memory and a device. The MAR is sequenced as previously described. This register is either initialized before the channel operation is started, or is loaded

Table 7 Dual-Address Sequencing

Port Size (Operand Size	e Part Size	Operand Part Address	Address Increment		
Port Size	Operand Size			+	=	_
8	Byte	Byte	Α	+2	0	-2
8	Word	Byte	A, A+2	+4	0	-4
8	Long	Byte	A, A+2, A+4, A+6	+8	0	-8
16	Byte	Pack	Α	+P	0	_P
16	Word	Word	Α	+2	0	-2
16	Long	Word	A, A+2	+4	0	-4

P = 1 if packing is not done

during chaining or continue operations which are defined in a later section.

The DAR is used to address devices or memory in dualaddress operations. It is initiated before starting the channel operation, and is sequenced as previously described.

The BAR register is used only in chaining or continue operations. It is sequenced only in regard to chaining operations.

(4) FUNCTION CODE REGISTER OPERATIONS

There are three function code registers per channel: the

memory function code register, the device function code register, and the base function code register. The function code registers correspond to the address registers and are output on $FC_0 \sim FC_2$ when the corresponding address register provides the address for a DMA bus cycle.

(5) TRANSFER COUNT REGISTER OPERATION

The DMAC has two 16-bit transfer counter registers per channel: the memory transfer counter, and the base transfer counter.

The memory transfer counter is used in all operations to count the number of operands transferred in a block. The mem-



^{= 2} if packing is done

ory transfer counter is decremented by one as each operand is transferred. This register is either initialized before the channel operation is started, or is loaded during chaining or continue operations.

Both the memory transfer counter and the base transfer counter have a terminal count of zero (0). If either register is initialized or loaded with a terminal count when the channel is configured to use that register, a count error is signaled.

• INITIATION AND CONTROL OF CHANNEL OPERATION

The Channel Control Register provides mechanisms for starting, continuing, halting, or aborting an operation. It also controls the enabling of interrupts from a channel.

(1) OPERATION INITIATION

To initiate the operation of a channel the STR bit of the CCR is set to start the operation. Setting the STR bit causes the immediate activation of the channel, the channel will be ready to accept requests immediately. The channel initiates the operation by cleaning the STR bit and setting the channel active bit in the CSR. Any pending requests are cleared, and the channel is then ready to receive requests for the new operation. If the channel is configured for an illegal operation, the configuration error is signaled, and no channel operation is run. The illegal operations include the selection of any of the options marked "(undefined, reserved)". If the operation is dual-address, the device address register should have been previously initialized. The channel cannot be started if any of the ACT, COC, BTC, NDT or ERR bits is set in the CSR. In this case, the channel signals the operation timing error.

If the operation is unchained, the memory address register and the memory transfer counter should have been previously initialized.

If the operation is chained, the base address register, and the base transfer counter should have been previously initialized.

(2) OPERATION CONTINUATION

The continue bit (CNT) allows multiple blocks to be transferred in unchained operations. The CNT bit is set in order to continue the current channel operation. If an attempt is made to continue a chained operation, a configuration error is signaled. The base address register and base transfer counter should have been previously initialized.

The continue bit may be set as the channel is started or while the channel is still active. The operation timing error bit is signaled if a continuation is otherwise attempted.

(3) HALT

The CCR has a halt bit which allows suspension of the operation of the channel. If this bit is set, a request may still be generated and recognized, but the DMAC does not attempt to acquire the bus or to make transfers for the halted channel. When this bit is reset, the channel resumes operation and services any request that may have been received while the channel was halted.

(4) SOFTWARE ABORT

The CCR has a software abort bit (SAB) which allows the current operation of the channel to be aborted. The writing of a one (1) into the SAB bit causes a channel abort error to be signaled. When the CCR is read, the SAB always reads as zero (0).

(5) INTERRUPT ENABLE

The CCR has an interrupt enable bit (INT) which allows the

channel to request interrupts on the completion of block transfers or on the termination of channel operations. If INT is set, the channel can request interrupts. If it is clear, the channel may not request interrupts.

BLOCK TERMINATION

As part of the transfer of an operand, the DMAC decrements the memory transfer counter. If this counter is decremented to the terminal count, the transfer counter is exhausted and the operand is the last operand of the block. The channel operation is complete if the operation is unchained and there is no continuation, or if the operation is chained and the chain is exhaused. The DMAC notifies the device of channel completion via the DONE output. When the transfer has been completed, the ACT bit of the CSR is cleared, and the COC bit is set.

The occurrence of a bus exception during a bus cycle being run for a channel, or the occurrence of some error in the channel terminates the block transfer and the channel operation. The bit of the CER corresponding to the error being signal is set. The ACT of the CSR is cleared and the COC and ERR bits are set.

(1) CHANNEL STATUS REGISTER

The channel status register contains the status of the channel. The register is cleared by writing a one (1) into each bit of the register to be cleared. Those bits positions which contain a zero (0) in the write data remain unaffected.

COC

The channel operation complete bit is set if the DMA transfer has completed. The COC bit is set following the termination, whether successful or not, of any DMA operation. This bit must be cleared in order to start another channel operation. This bit is cleared only by writing the channel status register or resetting the DMAC.

PCS

The peripheral status bit reflects the state of the \overline{PCL} I/O line regardless of its programmed function. This bit is unaffected by write operations.

PCT

The peripheral control transition bit is set if an falling edge transition has occurred on the PCL line. This bit is cleard only by writing the channel status register or resetting the DMAC.

RTC

Block transfer complete is set when the memory transfer count is exhausted, the operation is unchained, and the continue bit is set. This bit must be cleared before another continuation is attempted, otherwise an operation timing error is signaled. This bit is cleared only by writing the channel status register or resetting the DMAC.

NDT

Normal device termination is set when the device terminates the channel operation by asserting the DONE line while the device was being acknowledged. This bit is cleared only by writing the channel status register or resetting the DMAC.

ERR

This bit is used to report the occurrence of error conditions. It is set if any errors have been signaled. This bit is cleared only by writing the channel status register or resetting the DMAC.

ACT

This is the channel active bit. It is asserted after the channel has been started. The bit remains set until the channel operation terminates. This bit is unaffected by write operations.




(2) INTERRUPTS

The INT bit of the CCR determines if an interrupt can be generated. The interrupt request is generated if INT is set and the bits COC or BTC are set in the CSR or the PCT bit is set and the PCL line is programmed to be an interrupt input.

If a channel has an interrupt request, the DMAC makes an interrupt request by asserting the IRQ output. If the DMAC has an interrupt request pending, and receives an IACK from the MPU, the DMAC provides an interrupt vector. If multiple channels have interrupt requests pending, the determination of which channel presents its interrupt vector is made using the same priority scheme defined for channel operations.

The interrupt vector returned to the MPU comes from either the normal or the error interrupt vector register. The normal interrupt register is used unless the ERR bit of CSR is set, in which case the error interrupt vector register is used. The content of the interrupt vector register is placed on $D_0 \sim$ D_7 , and \overline{DTACK} is asserted to indicate that the vector is on the data bus. If a reset bus exception occurs, all interrupt vector registers are set to \$0F (binary 00001111), the value of the uninitialized interrupt vector.



*Interrupt Vector Number is output from MPX A₈/D₀ ~ A₁₅/D₇ pins.

This cycle is similar to the chip select cycle except it is triggered by \overline{IACK} . See the notes on the chip select cycle. \overline{IACK} will be negated within one clock after \overline{AS} is negated. (NOTES)

The clock referenced above is the CPU clock. Data on $A_{16}/D_8 \sim A_{23}/D_{15}$ are undefined.

Figure 34 MPU IACK Cycle to DMAC

(3) MULTIPLE BLOCK OPERATION

When the memory transfer counter is exhausted, there are further blocks to be transferred if the channel is chained and the chain is not exhausted. The DMAC provides the reinitialization of the memory address register and the memory transfer counter in these cases.

CONTINUED OPERATIONS

When the memory transfer counter is exhausted and the continue bit of the CCR is set, the DMAC performs a continuation of the channel operation. The base address, base function code, and base transfer count registers are copied into the memory address, memory function code, and memory transfer count registers. The block transfer complete (BTC) bit of the CSR is set, the continue bit is reset, and the channel begins a new block transfer. If the memory transfer counter is loaded with a terminal count, the count error is signaled.

ARRAY CHAINING

This type of chaining uses an array in memory consisting of memory addresses and transfer counts. Each entry in the array is six bytes long and, consists of four bytes of address followed by two bytes of transfer count. The beginning address of this array is in the base address register, and the number of entries in the array is in the base transfer counter. Before starting any block transfers, the DMAC fetches the entry currently pointed to by the base address register. The address information is placed in the memory address register, and the count information is placed in the memory transfer counter. As each chaining entry is fetched, the base transfer counter is decremented by one. After the chaining entry is fetched, the base address register is incremented to point the next entry. When the base transfer counter reaches a terminal count, the chain is exhausted, and the entry just fetched determines the last block of the channel operation.

The memory format for supporting the Array Chaining is shown in Figure 35. The array must start at an even address, or the entry fetch results is an address error. If a terminal count is loaded into the memory transfer counter, the count error is signaled. Since the base registers may be read by the MPU, appropriate error recovery information is available should the DMAC encounter an error anywhere in the chain.

LINKED CHAINING

This type of chaining uses a list in memory consisting of memory address, transfer counts, and link addresses. Each entry in the chain list is ten bytes long, and consists of four bytes of memory address, two bytes of transfer count and four bytes of link address. The address of the first entry in the list is in the base address register, and the base transfer counter is unused. Before starting any block transfers, the DMAC fetches the entry currently pointed to by the base address register. The address information is placed in the memory address register, the count information is placed in the memory transfer counter, and the link address replaces the current contents of the base address register. The channel then begins a new block transfer. As each chaining entry is fetched, the update base address register is examined for the terminal link which has all 32 bits equal to zero. When the new base address is the terminal address, the chain is exhausted, and the entry just fetched determines the last block of the channel operation.

The memory format for this type of chaining is shown in Figure 36. This type of chaining allows entries to be easily removed or inserted without having to reorganize data within the chain. Since the end of the chain is indicated by a terminal link, the number of entries in the array need not be specified to the DMAC. All entries in the array must start at even address, or the entry fetch results in an address error. If a terminal count is loaded into the memory transfer counter, the count error is signaled. Becaused the MPU can read all of the DMAC registers, all necessary error recovery information is available to the operating system.

Table 8 Chaining Mode Address/Count Information

Chaining Mode	Base Addr. Register	Base TC	Completed When	
Array Chaining	BA of Array	No. of Entries In Array	Base Transfer Counter – 0	
Linked Chaining	BA of Array	_	Pointer = 0	

Table 9 Continued or Chain Operation Overhead

Multiple Transfer Mode	Overhead (clock cycles)		
Continued Operation	24		
Array Chaining	38*		
Linked Chaining	48*		

^{*} It is estimated that memory read cycles are done for 4 clocks






Figure 35 Array Chain Transfer




Figure 36 Linked Array Chain Transfer



(4) BUS EXCEPTION CONDITIONS

The DMAC has three lines for bus exception conditions. A priority encoder can be used to generate these signals. In order to guarantee reliable decoding, the DMAC verifies that the incoming code has been stable for two DMAC clock cycles before acting on it. The lines are encoded in the following manner (0 = active).

BEC 2 1 0

1 1 1 - No exception condition

1 1 0 - Halt

1 0 1 - Bus error

1 0 0 - Retry

0 1 1 - Relinquish bus and retry

0 1 0 - (undefined, reserved)

0 0 1 - (undefined, reserved)

0 0 0 - Reset

These signals indicate the presence of bus exceptions. All bus exceptions except halt are preemptory. The occurrence of a preemptory bus exception during a DMAC bus cycle forces the DMAC to terminate the bus cycle in an orderly manner. The preemptory bus exception must arrive prior to or in coincidence with DTACK in order to be recognized as an abnormal bus termination. Here coincident means meeting the same set up requirements for the same sampling edge of the clock. The DMAC does not generate any bus cycles if a bus exception

condition exists, and thus will not honor any requests until it is removed. However, the DMAC still recognizes requests. The reserved bus exceptions are not used by the DMAC, they should not be asserted during DMAC operations, as the result may be unpredictable.

HALT

The halt exception causes the DMAC to complete the operation in progress and three-state the bus. It does not rearbitrate for the bus until this exception is removed. When halt is negated, the DMAC resumes normal operation.

Refer to Figure 38 for more specific timing diagram.


BUS ERROR

The bus error exception is generated by external circuitry to indicate the current transfer cannot be successfully completed and is to be aborted. The recognition of this exception during a DMAC bus cycle signals the internal bus error condition for the channel for which the current bus cycle is being run.

Refer to Figure 39 for more specific timing diagram.

RETRY

The retry exception causes the DMAC to terminate the present operation and retry that operation when retry is re-



(NOTE) When the DMAC is in "IDLE MODE WAITING FOR BEC CLEAR", (BER or RTY is asserted in this state) the MPU cannot access the DMAC registers. BER or RTY must be negated before the MPU accesses the DMAC. The MPU can access the DMAC registers while HLT or RRT is asserted.

Figure 37 Bus Exception Flow Diagram



moved. The bus is not relinquished for rearbitration and the operation is reinitiated when retry is removed.


Refer to Figure 40 for more specific timing diagram.

RELINQUISH AND RETRY

The relinquish and retry exception causes the DMAC to three-state all bus master controls and when the exception is removed, rearbitrate for the bus to retry the previous operation. Refer to Figure 41 for more specific timing diagram.

RESET

The reset exception provides a means of resetting and initializing the DMAC from an external source. If the DMAC is bus master when the reset is received, the DMAC relinquishes the bus. Reset clears GCR, DCR, OCR, SCR, CCR, CSR, CPR, and CER for all channels. This resets STR, CNT, ACT and the interrupt generation bits and clears the status and error registers. The interrupt vector registers are set to \$0F, the HD68000 uninitialized interrupt vector number.



* BECo ~ BEC2 = Halt Code

(NOTES) The following notes refer to all bus exceptions.


- The Bus Exception will be acted upon if it is detected INTERNALLY before or at the same time as DTACK.
 The Bus Exception pins must be stable for two clocks before the DMAC will take any action. In addition, if the BEC pins are moving but are not stable, and a DTACK is also received, the DMAC will wait for the BEC pins to resolve (remain stable for two clocks) before terminating the cycle. If the BEC pins resolve to an exception code, the DMAC will act accordingly. If they resolve to the normal mode, the DMAC will terminate if a DTACK is received and will continue normal operation. NOTE: As long as the BEC pins are moving the DMAC will not start another cycle.
- 3) If possible, the DMAC should allow exceptions to be honored if they are asserted after DTACK is asserted but before the cycle has finished terminating.
- If a cycle is not running, the Retry and Berr exceptions will be ignored except that no bus cycles are started as long as anything is detected on the BEC pins.

The following refer to the Halt exception only.

- 5) If halt is received during a cycle, it does not terminate the operation. DTACK is still required.
- If halt is received when no bus cycle is running, the DMAC will simply give up the bus if it owns it.
- The DMAC will not attempt to re-acquire the bus until HALT has been negated.

Figure 38 Halt Operation





* BEC₀ ~ BEC₂ = Bus Error Code


** Single and Dual Cycle Source Address Error — 24 clocks
Dual Cycle Destination Address Error — 28 clocks

(NOTES) 1) In the case of preemptory bus exception, the bus cycle will always terminate immediately, but normally; i.e. it will sequence off as if a DTACK had been received. DTC will not be asserted.

2) In the case of a Berr, the DMAC will not terminate the cycle until the BEC pins have been stable in the Berr code for at least two clocks, even if a DTACK is also received.

3) See the bus exception comments below the Halt diagram.

Figure 39 Berr Operation




(NOTES) 1) In the case of a preemptory bus exception, the bus cycle should always terminate immediately, but normally; i.e. it should sequence off as if a DTACK had been received.

on as it a DTACK had been received.

2) In the case of a Retry, the DMAC should not terminate the cycle until the BEC pins have been stable in the Retry code for at least one clock, even if a DTACK is also received.

3) See the bus exception comments below the Halt diagram.

Figure 40 Retry Operation



* BEC, ~ BEC, = Relinquish and Retry Code

(NOTES) 1) In the case of a preemptory bus exception, the bus cycle should always terminate immediately, but normally; i.e. it should sequence off as if a DTACK had been received.

2) In the case of a Relinquish and Retry, the DMAC should not terminate the cycle until the BEC pins have been stable in the Relinquish and Retry code for at least two clocks, even if a DTACK is also received.

3) See the bus exception comments below the Halt diagram.

Figure 41 Relinquish and Retry Operation

BEC CONTROLS

If the BEC controls are asserted to a state that is undefined/ reserved, this version of the DMAC will enter a wait state and resume operation when the exception is removed.

(3) ERROR CONDITIONS

When an error is signaled on a channel, all activity on that channel is stopped. The ACT bit of the CSR is cleared, and the COC bit is set. The ERR bit of the CSR is set, and the error code is indicated in the CER. All pending operations are cleared, so that both the STR and CNT bits of CCR are cleared.



SOURCES OF ERRORS

Enumerated below are the error signals and their sources. Configuration Error

A configuration error is signaled if chaining is programmed and the continue bit is also set. Configuration error is signaled if DTYP specifies a single-address transfer, and the device port size is not the same as the operand size. Configuration error is signaled if DTYP is 68000 or 6800, DPS is 16 bits, SIZE is 8 bits, and REQG is 10 or 11 (request pin). Setting an undefined configuration will signal a configuration error. The undefined configurations are: XPM = 01, MAC = 11, DAC = 11, CHAIN = 01, SIZE = 11.

Operation Timing Error

An operation timing error is signaled if an attempt is made to continue an operation without STR being simultaneously set or if the channel is not active. Operation timing error is signaled if an attempt to set STR is made with ACT, COC, BTC, NPT, or ERR asserted. Operation timing error is signaled if an attempt to write to the DCR, OCR, SCR, GCR, MAR, DAR or MTC is made with STR or ACT asserted. Operation timing error is signaled if an attempt to assert CNT is made when CHAIN is 10 or 11 (chaining modes). Operation timing error is signaled if an attempt to assert CNT is made when BTC and ACT are asserted.

Address Error

Address error is signaled if an odd address operation is attempted with word or long word operands or if \overline{CS} or \overline{IACK} is asserted while the DMAC is bus master. The address error is asserted after the odd address is encountered, this is consistent with the processor operation.

Bus Error

A Bus error occurred during the last bus cycle generated by the channel.

Count Error

A count error is signaled if the memory or base transfer count registers are initialized with terminal count. A count error is signaled if a terminal count is encountered during continue or chain processing.

Abor

Note:

An abort error is signaled if the PCL line was configured as an abort input and made an active transition, or if the channel operation was aborted by the SAB bit of the CCR.

When the PCL line is used as an abort input, the PCT bit should be cleared prior to starting the channel. If the PCT bit is set prior to the channel being started, the DMAC will recognize this as an external abort when the channel is started.

When the transfer mode is set to dual addressing mode, the transfer direction is set to I/O device to memory, and \overline{PCL} signal is set to external about input mode, the external abort for that channel will be ignored after a \overline{DONE} input from the I/O device is received during the channel's I/O device-to-memory data transfer cycle. After the \overline{DONE} input, the channel will accept external abort when the channel is properly reinitialized and is restarted. In order to detect an external abort of the above kind, the user is advised to examine the PCT bit of the channel status register (CSR) along with the ERR bit. If the PCT bit is set and ERR bit is reset, then he can conclude that an external abort has occurred in the DONE cycle and take an appropreate action.

ERROR RECOVERY PROCEDURES

If an error occurs during a DMA transfer, appropriate information is available to the operating system to allow a "soft failure" operation. The operating system must be able to determine how much data was transferred, where the data was transferred to, and what type of error occurred.

The information available to the operating system consists of the present values of the Memory Address, Device Address and Base Address Registers, the Memory Transfer and Base Transfer Counters, and control, status, and error registers. After the successful completion of any transfer, the memory and device address registers points to the location of the next operand to be transferred and the memory transfer counter contains the number of operands yet to be transferred. If an error occurs during a transfer, that transfer has not completed and the registers contain the values they had before the transfer was attempted. If the channel operation uses chaining, the Base Address Register points to the next chain entry to be serviced, unless the termination occurred while attempting to fetch an entry in the chain. In that case, the Base Address Register points to the entry being fetched.

MULTIPLE ERRORS

The DMAC detects and services multiple errors, however the content of CER (channel error register) retains the first error that the channel has encountered regardless of what type of errors occur after the first one.

CHANNEL PRIORITIES

Each channel has a priority level, determined by the contents of the Channel Priority Register (CPR). The priority of a channel is a number from 0 to 3, with 0 being the highest priority level. When multiple requests are pending at the DMAC, the channel with the highest priority receives first service. The priority of a channel is independent of the device protocol or the request mechanism for that channel. If there are several requesting channels at the highest priority level, a round-robin resolution is used, that is, as long as these channels continue to have requests, the DMAC does operand transfers in rotation.

APPLICATIONS INFORMATION

This section contains examples of how to interface various I/O devices to a HMCS68000/DMAC based system.

Figure 42 shows an example of how to demultiplex the address/data bus.

Figure 43 indicates the example of how to latch the data, when the DMAC has two channels which operate in 6800 mode.

Figure 44 indicates the example of inter-device connection in the HMCS68000 system.

APPLICATION NOTE

The use of thick wiring is recommended between the ground pins of HD68450 and the ground of the print circuited board, as transitional current of 500mA is expected. When the user uses a socket to install the chip on the board, please be sure that the contact of the ground pins (pin 16 and pin 49) are made well.






Figure 42 Required Multiplexed Data/Address Hardware for the Bus Control Logic




Figure 43 An Example of Connection with Peripheral Devices in 6800 Mode






Figure 44 An Example of Inter-device Connection in the HMCS68000 System



HD68450-10 DMAC (Direct Memory Access Controller) -ADVANCE INFORMATION-


Microprocessor implemented systems are becoming increasingly complex, particularly with the advent of high-performance 16-bit MPU devices with large memory addressing capability. In order to maintain high throughput, large blocks of data must be moved within these systems in a quick, efficient manner with minimum intervention by the MPU itself.


The HD68450 Direct Memory Access Controller (DMAC) is designed specifically to complement the performance and architectural capabilities of the HD68000 MPU by providing the following features:

- HMCS68000 Bus Compatible
- 4 independent DMA Channels
- Memory-to-Memory, Memory-to-Device, Device-to-Memory Transfers
- MMU Compatible
- Array-Chained and Linked-Array-Chained Operations
- On-Chip Registers that allow Complete Software Control by the System MPU
- Interface Lines that Provide for Requesting, Acknowledging, and Incidental Control of the Peripheral Devices
- Transfers to/from HMCS68000 or HMCS6800 Peripherals
- Variable System Bus Bandwidth Utilization
- Programmable Channel Prioritization
- 2 Vectored interrupts for each Channel
- Auto-Request and External-Request Transfer Modes
- Up to 5 Megabytes/Second Transfer Rates
- ▶ +5 Volt Operation
- Max 10 MHz Frequency of Operation


The DMAC functions by transferring a series of operands (data) between memory and device; operand sizes can be byte, word, or long word. A block is a sequence of operations; the number of operands in a block is determined by a transfer count. A single-channel operation may involve the transfer of several blocks of data between memory and device.

DMAC ACCESSIBLE REGISTERS





PIN ARRANGEMENT



(Top View)

INTRODUCTION OF THE RELATED DEVICES

- 4-bit Single-chip Microcomputer HMCS40 Series
- MOS Memories
- Bipolar Memories
- Gate Arrays
- TTL HD74/HD74S/HD74LS Series
- Advanced Low Power Schottky TTL HD74ALS Series
- CMOS Logic HD14000B/UB Series
- Linear ICs
- Interface Circuits
- LSI for Speech Synthesizer System
- LCD Driver Series
- CODEC/Filter Combo LSI

4-BIT SINGLE-CHIP MICROCOMPUTER HMCS40 SERIES

■ HMCS40 SERIES PRODUCT CHARACTERISTICS

	F	amily Name		НМ	/ICS42	НМ	CS42C	ни	1CS43	НМ	CS43C	НМ	CS44A	НМ	CS44C
	Process			P	MOS	С	MOS	Р	MOS	С	MOS	P	MOS	CI	MOS
3	Supply Vol	tage	(V)		-10		5		-10		5		-10		5
risi	Power Dissi	pation	(mW)		100		1.5		100		2		150		2
Characteristics	Max. I/O Te	erminal Voltage	(V)		-50	10	****		-50	10	****		-50	10	****
ja j	Output Cha	rantarietiae		1.8\	//10mA	2.4V	/-1mA	1.8V	/10mA	2.4V	/-1mA	1.8V	/10mA	2.4V	/-1mA
	·				//3mA		/1.6mA		/3mA	0.8V	/1.6mA		/3mA		/1.6mA
IS1	Operating T	emperature Range	(°C)	-20	~ +75**	-20 ^	~ +75**	-20 [^]	~ +75**	-201	~ +75**	-20	~ +75 **	-20 ^	~ +75 **
	Package			C	P-28	D	P-28	D	P-42	D	P-42	D	P-42	D	P-42
		ROM	(bits)		2 x 10		2 x 10	1,02	24 x 10	1,02	24 x 10	2,04	8 x 10	2,04	8 x 10
	Memory				× 10***		x 10***		< 10***		10***		x 10***		x 10***
		RAM	(bits)	3	2 x 4	3	2 x 4	8	0 x 4	8	0 x 4	16	0 x 4	16	0 x 4
	Registers				4		4		6		6		8		8
	Stack Regis	ters			2		2		3		3		4		4
		Data Input			4 x 1		4 x 1		4 x 1		4 x 1		_		_
		Discrete Input		1	_	1								1	
	I/O Ports	Data Output		22	4 x 2	22	4 x 2	32	4 x 2	32	4 x 2	32	_	32	_
Functions	1/O Forts	Discrete Output		22	1 x 6	22	1 x 6	32	1 x 12	32	1 x 12	32	_	32	
헃		Data Input/Outp	ut	1	_		_		4 x 1		4 x 1	ĺ	4 x 4	1	4 x 4
Ē	(Discrete Input/O	utput	1	1 x 4		1 x 4		1 x 4		1 x 4		1 x 16	1	1 x 16
		External			_		_		2		2		2		2
	Interrupts	Timer			_				Yes		Yes		Yes	,	Yes
	ļ	Event Counter		<u> </u>	_		_		Yes		Yes		Yes	,	Yes
	Instruc-	Number of Instri	uctions		51		51		71		71		71		71
	tions	Cycle Time	(µs)		10		10		10		10		10		10
	Clock Pulse	Generator												J	
	Power on R	eset		1					Yes (Ex	terna	1)				
	Battery Bac	k-up			_	ŀ	Halt			RA	M Hold			H	lalt
Ev	aluation Chip)		HC	38750E 044850E 044857E		044850E 044857E	HE	038750E 044850E 044857E		044850E 044857E		44850E 44857E		44850E 44857E


* Preliminary.

** -40 ~ +85° C is available. Please contact Hitachi Agents.

*** Pattern Memory.

**** Applied to NMOS open drain outputs. Supply Voltage +0.3(V) is applied to other pins.

■ OUTLINE OF HMCS40 SERIES



	F	amily Name		НМ	CS45A	НМ	CS45C	НМ	CS46C	НМС	CS47A*	НМ	CS47C
	Process			Р	MOS	CI	MOS	С	MOS	Р	MOS	С	MOS
ន្ទ	Supply Vol	tage	(V)	Τ.	-10		5		5		-10		5
eris	Power Dissi	pation	(mW)		150		2		4		250		4
acte	Max. I/O Te	rminal Voltage	(V)		-50	10	****	10	****		-50	10)***
1 Characteristics	Output Cha	racteristics			//10mA //3mA		/-1mA /1.6mA		//-1mA //1.6mA		//10mA //3mA		//-1mA //1.6mA
LS!	Operating T	emperature Rang	e (°C)	-20	~ +75**	-20 ^	- +75**	-20 [^]	~ +75**	-20	~ +75**		~ +75**
	Package			FP-54	1/DP-64S	FP-54	/DP-64S	D	P-42	FP-5	4/DP-64S	FP-5	4/DP-64S
	Memory	ROM	(bits)	2,04 128	18 x 10 x 10***	2,04 128	8 x 10 x10***	4,09	96 x 10	4,09	96 x 10	4,0	96 x 10
		RAM	(bits)		0 x 4		0 x 4	25	66 x 4	25	56 x 4	25	66 x 4
	Registers			1	6		6		8		6		6
	Stack Regis	ters			4		4		4		4		4
		Data Input			-				_		_		_
	Į	Discrete Input		1	_	1	_		_	1	_	1	-
	I/O Ports	Data Output		٦.,	4 x 1	١	4 x 1		_	1	4 x 1	1	4 x 1
SIC	I/O Ports	Discrete Outpu	t	44		44		32		44	_	44	
Functions		Data Input/Out	put	1	4 x 6	1	4 x 6		4 x 4	1	4 x 6	†	4 x 6
₹	1	Discrete Input/	Output	1	1 x 16	1	1 x 16		1 x 16	1	1 x 16	1	1 x 16
		External			2		2		2		2		2
	Interrupts	Timer		\top	Yes		Yes		Yes		Yes		Yes
	}	Event Counter			Yes		Yes		Yes		Yes		Yes
	Instruc-	Number of Inst	ructions		71		71		71		71		71
	tions	Cycle Time	(μs)	1	10		10		10		10	1	5
	Clock Pulse	Generator							F				
	Power on R	eset		1				res (External)				
	Battery Bac	:k-up		RA	M Hold	H	falt	ī	Halt	RA	M Hold		Halt
Ev	aluation Chip)		<u> </u>	HD44				·	HD.	44857E		

Preliminary.

^{*} Preliminary. ** $-40 \sim +85^{\circ}$ C is available. Please contact Hitachi Agents.

^{***} Pattern Memory.

^{****} Applied to NMOS open drain outputs. Supply Voltage +0.3(V) is applied to other pins.

■ LCDII/III CHARACTERISTICS

	-	Гуре	Number	LCD-II	LCD-III
LSI Characteristics	Туре	Nun	nber	HD44780	H D44795/ HD44790
eris	Proc	ess		CMOS	CMOS
act	Supp	ly Vo	oltage (V)	5V*	3/5V*
har	Oper	ating	Temperature	-20~+75°C**	-20~+75° C**
SIC	Pack	age		FP-80	FP-80
ت	Powe	r Dis	sipation (mW)	1.75	0.36/2.4
			ROM bits	_	2,048 x 10 bit
	Mem	ory	Pattern ROM	-	128 × 10 bit
	Ì		RAM	80 × 8	160 × 4
	Stacl	< Reg	ister	_	4
		Un	iversal	_	32
	1/0	Int	erface with CPU	11	_
			erface with ver IC	4	(4)
us	Inter		External	_	2
iệ.	inter	rupt	Timer/Counter	_	Yes
Functions	Instr	uc-	Number of Inst.	(11)	(71)
u.	tions		Cycle Time	_	20/10 μs
			Common	16	4
	ĺ		Segment	40	32
	LCD Drive		Duty	1/8, 1/11, 1/16	static, 1/2, 1/3, 1/4
			Bias	1/4, 1/5	static, 1/2, 1/3
	Displ	ay Ca	pability	16 Digits (5 x 7 Dot Matrix 1/16 Duty)	4 x 32 Matrix (1/4 Duty)
	Comi	ment		Expandable to 80 Digits using external driver HD44100H	Expandable to 4 x 128 Matrix using external driver HD44100H

^{*} Except for Power Supply for LCD.

^{** -40~+85°} C is available. Please contact Hitachi Agents.

MOS MEMORIES

■ MOS RAM

	Total		_	Organiza-	Access Time	Cycle Time	Supply	Power Dissipa-			Packa	ge†				Replace-
Mode	Bit	Type No.	Process	tion (word x bit)	(ns) max	(ns) min	Voltage (V)	tion (W)	Pin No.	СС	CG	G	Р	FP	SP	ment
		HM4334-3			300	460		10μ/20m				•	•			HM-6514-9
		HM4334-4			450	640		10μ/20111				•	•		l	
		HM4334-3L			300	460		10μ/20m]				•			
		HM4334-4L		1	450	640		10,072,0111					•			
		HM6148			70	70		0.1m/0.2				•	•			2148
		HM6148-6		İ	85	85		0.1111/0.2]			•	•			2148-6
		HM6148L			70	70		5μ/0.2	Ì				•			
		HM6148L-6		1024 × 4	85	85							•			
		HM6148H-35**			35	35						•	•			
		HM6148H-45**	Į		45	45	j i	0.1m/0.2				•	•			2148-45
		HM6148H-55**			55	55			_		ļ	•	•		<u> </u>	2148-55
	4k- bit	HM6148HL-35**			35	35			18		L		•			
	Dit	HM6148HL-45**			45	45		$5\mu/0.3$			L		•			
		HM6148HL-55**			55	55			1	L			•			
		HM6147			70	70		0.1m/75m				•	•			2147
		HM6147-3		1	55	55]			•	•			
		HM6147L			70	70		5µ/75m					•			
		HM6147L-3			55	55							•	ļ		
		HM6147H-35		4096 x 1	35	35						•	•			2147H-1
		HM6147H-45			45	45		0.1m/0.15				•	•			2147H-2
		HM6147H-55		1	55	55]			•	•			
		HM6147HL-35			35	35							•	<u> </u>		
		HM6147HL-45			45	45		$5\mu/0.15$					•			
	L	HM6147HL-55			55	55	+5						•			
Static		HM6116-2	CMOS		120	120	'				•	•	•	•		
		HM6116-3			150	150		0.1m/0.18			•	•	•	•		
		HM6116-4		1	200	200			1		•	•	•	•		ļ
		HM6116L-2			120	120		Δ				•	•	•		
		HM6116L-3			150	150		20μ/0.16				•	•	•		
		HM6116L-4			200	200			4			•	•	•		
		HM6116A-10			100	100							•		•	
		HM6116A-12			120	120		0.1m/15m		ļ			•		•	
		HM6116A-15		2048 x 8	150	150			24				•		•	
		HM6116A-20			200	200			-	<u> </u>	ļ		•		•	
		HM6116AL-10			100	100					L		•		•	
		HM6116AL-12			120	120		$5\mu/10m$					•	_	•	
		HM6116AL-15			150	150	ļ		ŀ				•		•	
		HM6116AL-20			200	200			ł				•	-	•	ļ
	16k- bit	HM6117-3		1	150	150		0.1m/0.2	ŀ				•	•		
	511	HM6117-4			200	200			-				•	•		
		HM6117L-3		1	150	150		$10\mu/0.18$					•	•	-	
		HM6117L-4			200	200			ļ				•	•		
		HM6168H-45*		1	45	45						•	•			2168
		HM6168H-55*		1	55	55		0.1m/0.25				•	•			
		HM6168H-70*		4096 × 4	70	70				<u> </u>		•	•			
		HM6168HL-45*			45	45		= (0.0F					•			
		HM6168HL-55*			55	55		$5\mu/0.25$					•			
		HM6168HL-70*			70	70			20				•	_		0107
		HM6167			70	70		0.1/0.15		ļ		•	•			2167
		HM6167-6			85	85 100		0.1m/0.15		<u> </u>		•	•			2167-6 2167-8
		HM6167-8 HM6167L		16384 x 1	100 70	70	(1		\vdash	•	•	-		∠10/-5
		HM6167L-6			85	85		5μ/0.15		\vdash			·	<u> </u>		ļ
		HM6167L-8			100	100		5μ/0.15		<u> </u>						
		□IVI0 10 / L-0			100	100	1		<u> </u>	L	L		•			L



	Total			Organiza-	Access	Cycle Time	Supply	Power Dissipa-			Pac	ckage	†			Replace-
Mode	Bit	Type No.	Process	tion (word x bit)	(ns) max	(ns) min	Voltage (V)	tion (W)	Pin No.	СС	CG	G	Р	FP	SP	ment
		HM6167H-45			45	45		0.1m/0.2			•	•	•			IMS1400
	16k-	HM6167H-55	1		55	55	1	0.1111/0.2	20		•	•	•			-
	bit	HM6167HL-45	1	16384 x 1	45	45		5μ/0.2	20				•			
Static	ĺ	HM6167HL-55	смоѕ		55	55]	<i>3μ/0.2</i>					•			
Otatio		HM6264-10	CIVIUS		100	100	+5						•			
	ļ	HM6264-12]	J	120	120] "	0.1m/0.2					•			
	64k-	HM6264-15	1	8192 x 8	150	150			28				•			
	bit	HM6264L-10]	0192 10	100	100			20				•			
		HM6264L-12]		120	120	}	10μ/0.2					•			
		HM6264L-15			150	150							•			
		HM4716A-1			120	320						•	•			
		HM4716A-2	ĺ		150	320	+12, +5,	350m				•	•			MK4116-2
		HM4716A-3]	i	200	375	-5	550111				•	•			MK4116-3
	16k-	HM4716A-4]	16384 x 1	250	410]					•	•			MK4116-4
	bit	HM4816A-3]	1000+ 2 1	100	235						•	•			2118-3
	<u> </u>	HM4816A-3E			105	200		11m/0.15				•	•			
		HM4816A-4			120	270		71111/0.10				•	•			2118-4
		HM4816A-7	NMOS		150	320]		16			•	•			2118-7
		HM4864-2]]	150	270		20m/0.33		•		•	•			
Dynamic		HM4864-3]		200	335	+5	2011/0.00		•		•	•			
		HM4864A-12			120	230	.				•**	•	•			
	64k	HM4864A-15		65536 x 1	150	260		20m/0.275			•**	•	•			
	bit	HM4864A-20]		200	330					•**	•	•			
		HM4865A-12**			120	230							•			
		HM4865A-15**	1	1	150	260		20m/0.275					•			
		HM4865A-20**	l		200	330							•			

^{*} Under development

** Preliminary

\$\triangle \text{ HM6116LP Series: } \(10\text{\text{\text{\$\mu}}}\) \

† The package codes of CC, CG, G, P, FP and SP are applied to the package materials as follows.

CC: Side-brazed Ceramic Leadless Chip Carrier, CG: Glass-sealed Ceramic Leadless Chip Carrier, G: Cerdip, P: Plastic DIP, FP: Small Sized Plastic Flat Package (SOP), SP: Skinny Type Plastic DIP.

■ MOS ROM

_			_	Organization	Access Time	Supply	Power Dis-		Pa	ckage	†		Replace-
Program	Total Bit	Type No.	Process	(word x bit)	(ns) max	Voltage (V)	sipation (W)	Pin No.	С	G	Р	FP	ment
		HN61364			250			28			•	•	
	64k-bit	HN61365		8192 x 8	250	1 1	$5\mu/0.05$	24			•		
		HN61366			250			24			•		
Mask	128k-bit	HN43128	CMOS	16384 × 8 32768 × 4	6500	+5	3m	28			•		
IVIASK	1208-011	HN613128	CIVIOS	16384 x 8	250	75	5μ/0.05	28			•	•	
	256k-bit	HN61256		32768 × 8 65536 × 4	3500		7.5m	28			•	•	
		HN613256		32768 x 8	250] [5μ/75m				•	•	
	1M-bit	HN62301*		131072 x 8	350	1	5m/60m	28			•		
	16k-bit	HN462716		2048 × 8	450		0.555	24	•	•			2716
		HN462532	1		450	1	0.858		•	•			TMS2532
		HN462732			450		0.788		•	•			2732
	32k-bit	HN482732A-20		4096 x 8	200	1 1		24		•			2732A-2
		HN482732A-25	NMOS		250	1	0.788			•			2732A
		HN482732A-30			300	+5				•			2732A-3
U.V. Erasa- ble & Elec-		HN482764			250] "5			•	•			2764
trically	64k-bit	HN482764-3		8192 x 8	300]	0.555	28	•	•			2764-3
		HN482764-4			450	1			•	•			
		HN4827128-25**			250]				•			
	128k-bit	HN4827128-30**	NMOS	16384 x 8	300	1	0.788	28		•			
		HN4827128-45**			450					•			
Electrically Erasable	16k-bit	HN48016	NMOS	2048 x 8	350	+5	0.16	24			•		

^{*} Under development.

■ MOS MEMORIES OF WIDE OPERATING TEMPERATURE RANGE

Mode	Total Bit	Type No.	Organization	Operating Temperature	Acess Time (ns)	Power Dissi-	Pack	age†	
inode	Total Bit	1 7 00 140.	(word x bit)	Range (°C)	max	pation (W)	Pin No.	P	G
		HM6116I-2			120			•	•
		HM6116I-3	1		150	0.1m/0.18		•	•
		HM61161-4	1	-40 to +85	200			•	•
Static RAM	16k-bit	HM6116LI-2	2048 x 8	-40 (0 +65	120		24	•	•
Static NAIVI	IOK-DIT	HM6116LI-3	2046 X 6		150	$2\mu/0.16$	24	•	•
		HM6116LI-4	1		200			•	•
		HM6116K-3		-55 to +125	150	0.1m/0.18	1		•
		HM6116K-4		-55 (0 +125	200	0.1111/0.16			•
		HM48641-2		-40 to +85	150				•
Dynamic RAM	64k-bit	HM48641-3	65536 x 1	-40 10 703	200	15m/0.3	16		•
Dynamic RAM	04K-51t	HM4864K-2	05550 X 1	-55 to +85	150	1911/0.3	'0		•
		HM4864K-3	1	-55 10 765	200				•
EPROM	32k-bit	HN4627321	4096 x 8	-40 to +85	450	0.1/0.32	24		•



^{**} Preliminary

† The package codes of C, G, P and FP are applied to the package materials as follows.

C: Side-brazed Ceramic DIP, G: Cerdip, P: Plastic DIP, FP: Plastic Flat Package.

BIPOLAR MEMORIES

■ BIPOLAR RAM

Level	Total Bit	Type No.	Organization	Output	Access Time	Supply Voltage	Power Dissipation	Р	ackaç	e†		Replace-
Level	TOTAL BIT	Type No.	(word x bit)	Output	(ns) max	(V)	(mW/bit)	Pin No.	F	G	СС	ment
	256-bit	HM10414	256 x 1		10		2.8			•		F10414
	25 0 -Dit	HM10414-1	250 X I	1	8		2.0	j		•		
		HM2110		1	35		0.5	16		•		F10415
		HM2110-1	1024 x 1		25		0.5	16		•		F10415A
	1k-bit	HM2112	1024 X 1		10		0.8	1		•		
	IK-DIT	HM2112-1		1	8		0.8	1		•		
		HM10422	256 x 4	1	10		0.8	24		•		F10422
ECL 10K		HM10422-7	256 X 4	İ	7	-5.2	1.0	24		•		
		HM10470		1	25				•	•		F10470
		HM10470-1	4096 x 1		15		0.2	18		•		
		HM10470-15	4096 X I	Open	15			18		•		
	4k-bit	HM2142		Emitter	10		0.3			•		
		HM10474	1024 x 4	1	25		0.2	24		•		F10474
		HM10474-15	1024 x 4		15		0.2	24		•		***************************************
	16k-bit	HM10480	16384 x 1		25		0.03	20	•	•		F10480
	1k-bit	HM100415	1024 x 1	1	10		0.6	16		•	•	F100415
	IK-DIT	HM100422	256 x 4	1	10		0.8	24	•	•	•	F100422
		HM100470	4096 x 1	1	25		0.2	10		•		F100470
ECL100K	4k-bit	HM100470-15	4096 X 1	1	15	-4.5	0.2	18		•	\vdash	
	4K-DIT	HM100474	1024 x 4	1	25			24	•	•		F100474
		HM100474-15	1024 X 4		15		0.2	24	•	•		
	16k-bit	HM100480*	16384 x 1	1	25		0.05	20	•	•		F100480
	250	HM2504	250 4		55					•		93411
	256-bit	HM2504-1	256 x 1		45		1.8			•		93411A
		HM2510		Open Collector	70			1		•		
TTL		HM2510-1		Conector	45	+5	0.5	16		•		93415
	1k-bit	HM2510-2	1024 x 1		35					•	<u> </u>	93415A
		HM2511			70			1		•	<u> </u>	
		HM2511-1	j	3-state	45		0.5	1		•	 	93425

■ BIPOLAR PROM

Level	Total Bit	Type No.	Organization	Output	Access Time (ns)	Supply Voltage	Power Dissipation	Pa	ckag	e†		Replacement
	10141 511	Type No.	(word x bit)	Output	max	(V)	(mW)	Pin No.	F	G	P	riepiacement
	4k-bit	HN25044	1024 × 4	O/C	50	***************************************	500	18		•		82S136
	48-011	HN25045	1024 X 4	3-S	50		500	10		•		82S137
		HN25084		O/C	60					•		825184
		HN25085	2048 × 4	3-S	00		550	18		•		82\$185
		HN25084S	2046 X 4	O/C			550	18		•		
		HN25085S		3-\$	50					•		
TTL	8k-bit	HN25088		O/C	20	+5				•		82S180
'''	OK-DIL	HN25089		3-S	60	75	600			•		825181
ĺ	ļ	HN25088S	1024 x 8	O/C	50		800	24		•		
		HN25089S	1024 X 6	3-S	50		Ì	24		•		
		HN25088L		O/C	100		250]		•		
		HN25089L		3-5	100		350	1		•		
	16k-bit	HN25168S	2048 × 8	O/C	60		500	24		•		82S190
	10K-DIT	HN25169S	2048 X 8	3-S	60		600	24		•		82S191

[†] The package code of G is applied to the material as follows. G: Cerdip

^{*} Preliminary.

† The package codes of F, G and CC are applied to the package material as follows.

F: Flat Package, G: Cerdip, CC: Side-brazed Ceramic Leadless Chip Carrier.

GATE ARRAYS

• Logic blocks 56 kinds

CMOS Gate Array HD61J/HD61K/HD61L Series

■ Features

Outputs selectable for CMOS/OPEN DRAIN/3-STATE

- Reliable package
- Short development time and low development cost
- Suitable for production of proliferated types in a small quantity

■ Family

	HD61J Series	HD61K Series	HD61L Series
Gate Numbers (2-NAND Equivalent Gate)	504	1080	1584
Max. I/O Numbers	50	68	68
Package	DP-28, DP-40, DP-42, DP-64S, FP-60, DC-28, DC-40, AQC-72	DP-28, DP-40, DP- FP-80, DC-28, DC-	

■ Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply Voltage	Vcc	-0.3~+6.7	V
Terminal Voltage	V_T	$-0.3 \sim V_{cc} + 0.3$	V
Operating Temperature	Topr	-20~+75	°c
Storage Temperature	T _{stg}	-55~+150	°c

■ Electrical Characteristics ($V_{cc} = 5V\pm5\%$, $T_a = -20$ to +75°C unless otherwise specified)

Item		Symbol	Test Conditions	min.	typ.	max.	Unit
Input Voltage		VIH		2.0	_	Vcc+0.3	V
		VIL		-0.3		0.8	V
CIUTOUT VOITAGE		Voh	IOH=-2mA	2.4		_	V
		VOL	IOL =2mA	_	_	0.4	V
Input Leakage Current		ILI		_	_	1.0	μΑ
Output Leak	age Current	ILO	Vcc=5.25V, at high impedance output	_		1.0	μΑ
	Internal		Average/gate (reference only)		5		ns
Delay Time	Input	tpd	F.O.=16		15		
	Output		C _L =130pF	_	40	_	}
Power Dissipation	Operating	/cc	Vcc=5V, internal gate	_	20	T	μA/gate
	Standby	1 _{CCS}	Vcc=5V, internal gate	_	10	_	μΑ

Bipolar Gate Array 400 Gates LS TTL HD25L Series

■ Features

- LSTTL 400 Gates
 378 3-input NAND Gates
 54 Output Buffers
 High speed with low power dissipations
 Internal gate: 3.4ns @2.4 mW
 Output buffer: 4.6ns @3.4 mW
- Reduced number of gate stages

- Internal gates can be wired-OR.....

 Expanded logic functions
- A variety of DA system support facilities Only logic diagrams and test patterns needed as an interface with the user
- High-reliability package

■ Electrical Characteristics

• DC Characteristics (T_a=0 to +70°C)

Item	Symbol	Test Conditions	min.	typ.	max.	Unit
1 N-14	VIH		2	_	_	V
Input Voltage	VIL		_	_	0,8	V
Input Clamp Voltage	Vi	Vcc=4.75V, /IN=-18mA	_	_	-1.5	V
Outros Valence	Voh	Vcc=4.75V, IOH=-400μA	2.7	_	_	V
Output Voltage	Vol	Vcc=4.75V, IOL=8mA			0.5	V
	11	Vcc=5.25V, V1=5.5V	_	_	1	mA
Input Current	ІІН	Vcc=5.25V, V1=2.7V	_	_	20×a*	μΑ
	IIL	Vcc=5.25V, V1=0.4V			-400×b*	μΑ
Output Current	Іон	Vcc=5.25V, VOH=5.5V	_	_	100	μΑ
Short-circuit Output Current	los	Vcc=5.25V	-40	_	-100	mA
Off-state Output Current	lozh	Vcc=5.25V, Vo=2.7V		T -	20	μΑ
On-state Output Current	IOZL	Vcc=5.25V, Vo=0.4V		-	-20	μΑ
Supply Current	Icc	Vcc=5.25V	_	**	typ. value × 1.4	mA

^{* :} a=m+f, b=m+2f

where, m: number of inputs to internal gates.

• AC Characteristics (3-input NAND, Vcc=5V, Ta=25°C)

ltem		Symbol	Test Conditions	min.	typ.	max.	Unit	
Propagation Delay Time of Internal Gates		tpd	C _L =1.5pF, F.O.=3		3.4	5.3		
Totem-pole		tpd	C_L =15pF, R_L =2k Ω		4.6	7.2	1	
Propagation		General Input	tpd		_	4.6	7.2	
Delay Time of	3-state	'L', 'H' → Z	tPLZ, tPHZ		_	7.2	11.3	ns
Output Buffers		Z → 'L', 'H'	tPZL, tPZH	7		7.6	11.9	
	Open-Co	llector	tpd	C_L =15pF, R_L =2k Ω		10.6	16.5	

f: number of inputs to output buffers.

^{**:} Differs depending on the number of gates used.

TTL HD74/HD74S/HD74LS SERIES

PERFORMANCE (per gate)

Performance	HD74 Series	HD74S Series	HD74LS Series
Propagation Delay Time	10ns	3ns	10ns
Power Dissipation	10mW	20mW	2mW
Speed-Power Product	100pJ	50pJ	20pJ

■ MAIN CHARACTERISTICS (Ta=-20~+75°C)

Series	HD7	Series HD749		S Series	HD74LS Serie	
Parameter	min.	max.	min.	max.	min.	max.
Vol (lol max)	_	0.4V	_	0.5V	T -	0.5V
Von (Ion=-400μA)	2.4V		2.7V	_	2.7V	
VIL	_	0.8V	_	0.8V		0.8V
VIH	2V	_	2V	_	2V	_
liL	-	-1.6mA	_	-2mA	_	-0.4mA
TIH (VIH min)		40µA	_	50μΑ	_	20μΑ

SELECTION GUIDE

• NAND/NOR/AND/OR GATES

Function	HD74 Series	HD74S Series	HD74LS Series
Quad. 2-input Positive NAND Gates	00	00	00
Quad. 2-input Positive NAND Gates (with Open Collector Outputs)	01	-	01
Quad. 2-input Positive NOR Gates	02	02	02
Quad. 2-input Positive NAND Gates (with Open Collector Outputs)	03	03	03
Hex Inverters	04	04	04
Hex Inverters (with Open Collector Outputs)	05	05	05
Hex Inverter Buffers/Drivers (with Open Collector High-voltage Outputs)	06	_	_
Hex Buffers/Drivers (with Open Collector High-voltage Outputs)	07	-	
Quad. 2-input Positive AND Gates	08	-	08
Quad. 2-input Positive AND Gates (with Open Collector Outputs)	09	-	09
Triple 3-input Positive NAND Gates	10	10	10
Triple 3-input Positive AND Gates	_	11	11
Triple 3-input Positive NAND Gates (with Open Collector Outputs)	12	12	12
Dual 4-input Schmitt NAND Gates	13	_	13
Hex Schmitt-trigger Inverters	14	_	14
Triple 3-input Positive AND Gates (with Open Collector Outputs)	_	15	15
Hex Inverter Buffers/Drivers (with Open Collector High-voltage Outputs)	16	_	_
Hex Buffers/Drivers (with Open Collector High-voltage Outputs)	17	_	_
Dual 4-input Positive NAND Gates	20	20	20
Dual 4-input Positive AND Gates	_	_	21
Dual 4-input Positive NAND Gates (with Open Collector Outputs)	22	22	22
Expandable Dual 4-input Positive NOR Gates (with Strobe)	23	_	_
Dual 4-input Positive NOR Gates	25	_	_
Quad. 2-input High-voltage Interface NAND Gates	26	_	26
Triple 3-input Positive NOR Gates	. 27	-	27
8-input Positive NAND Gate	30	_	30
Quad. 2-input Positive OR Gates	32	_	32
Quad. 2-input Positive NAND Buffers	37	_	37
Quad. 2-input Positive NAND Buffers (with Open Collector Outputs)	38	_	38
Dual 4-input Positive NAND Buffers	40	40	40
Quad. Bus Buffer Gates with 3-state Output (Inverting)	125	_	125A
Quad. Bus Buffer Gates with 3-state Output (Noninverting)	126	_	126A
Quad. 2-input Positive NAND Schmitt Triggers	132	_	132
13-input Positive NAND Gate	_	1:33	_
12-input Positive NAND Gate (with 3-state Out.)	_	134	_
Dual 4-input Positive NAND Line Drivers	_	140	_
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	365A
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	366A
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	367A
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	368A



• AND-OR-INVERT GATES

Function	HD74 Series	HD74S Series	HD74LS Series
Expandable Dual 2-wide 2-input AND-OR-INVERT Gates	50	_	_
Dual 2-wide 2-input AND-OR-INVERT Gates	51	_	51
Expandable 4-wide 2-input AND-OR-INVERT Gate	53	_	_
4-wide 2-input AND-OR-INVERT Gate	54	_	54
2-wide 4-input AND-OR-INVERT Gate	_	_	55
4-2-3-2-input AND-OR-INVERT Gate	_	64	_
4-2-3-2-input AND-OR-INVERT Gate (with Open Collector Outputs)		65	_

• EXPANDER

Function	HD74 Series	HD74S Series	HD74LS Series
Dual 4-input Expanders	60	_	_

• FLIP FLOPS

Function	HD74 Series	HD74S Series	HD74LS Series
J-K Master-Slave Flip Flop (AND Inputs)	72	-	_
Dual J-K Flip Flops	73	_	73
Dual D-type Edge-triggered Flip Flops	74	74	74A
Dual J-K Flip Flops (with PR and CLR)	76	_	76
Dual J-K Flip Flops (with PR, Common CLR, and Common CK)	_	_	78
Dual J-K Flip Flops	107	_	107
Dual J-K Positive Edge-triggered Flip Flops (with PR and CLR)	_	_	109A
Dual J-K Negative-edge-triggered Flip Flops (with PR and CLR)	_	112	112
Dual J-K Negative-edge-triggered Flip Flops (with PR)	_	113	113
Dual J-K Negative-edge-triggered Flip Flops (with PR, Common CLR, and Common CK)		114	114
Monostable Multivibrator	121	_	_
Retriggerable Monostable Multivibrator	_	_	122
Dual Retriggerable Monostable Multivibrators	123	_	123
Hex D-type Flip Flops (with CLR)	174	174	174
Quad. D-type Flip Flops (with CLR)	175	175	175
Dual Monostable Multivibrators (with Schmitt Trigger)	221	-	221
Octal D-type Flip-Flops (with Common CK, and Single-Rail Outputs)	_	-	273

• COUNTERS

Function	HD74 Series	HD74S Series	HD74LS Series
Decade Counter	90A	_	90
Divide-by-Twelve Counter	92A	_	92
4-bit Binary Counter	93A	-	93
Presettable Decade Counter/Latch	176	-	_
4-bit Binary Counter/Latch	177	_	_
Synchronous Decade Counter	160	_	160
Synchronous 4-bit Binary Counter	161	_	161
Fully Synchronous Decade Counter	162	_	162
Fully Synchronous 4-bit Binary Counter	163	-	163
Synchronous Decade Decimal Rate Multiplier	167	_	
Synchronous Decade Up/Down Counter	190	_	190



Function	HD74 Series	HD74S Series	HD74LS Series
Synchronous 4-bit Binary Up/Down Counter	191	_	191
Synchronous Decade Up/Down Counter	192	_	192
Synchronous 4-bit Binary Up/Down Counter	193	_	193
Decade Counter	290	_	290
4-bit Binary Counter	293	_	293
Dual 4-bit Decade Counters	_	_	390
Dual 4-bit Binary Counters	_	_	393
Dual 4-bit Decade Counters	_	_	490
Synchronous Decade Up/Down Counter	_	_	668
Synchronous 4-bit Binary Up/Down Counter		-	669

• 4-BIT, 5-BIT SHIFT/STORAGE REGISTERS

Function	HD74 Series	HD74S Series	HD74LS Series
4-bit Right-shift, Left-shift Register	95A	_	95B
5-bit Shift Register (Dual Parallel-in, Parallel-out)	96	_	_
4-bit D-type Register (with 3-state Outputs)	173	_	_
4-bit Parallel-in, Parallel-out Bidirectional Shift Register	194		194A
4-bit Parallel-in, Parallel-out Shift Register (J-K Inputs for First Stage)	195	_	195A

• 8-BIT SHIFT REGISTERS

Function	HD74 Series	HD74S Series	HD74LS Series
8-bit Shift Register	91A	_	91
8-bit Parallel-out Shift Register	164	_	164
Parallel-load 8-bit Shift Register	166	_	166
8-bit Parallel-in, Parallel-out Bidirectional Shift Register	198	_	_
8-bit Parallel-in, Parallel-out Shift Register (J-K Inputs for First Stage)	199	_	_
8-bit Universal Shift/Storage Register	_	_	299

• **ENCODERS**

Function	HD74 Series	HD74S Series	HD74LS Series
10-line-to-4-line Priority Encoder	147	_	_
8-line-to-3-line Priority Encoder	148	_	148

• DECODERS/DEMULTIPLEXERS

Function	HD74 Series	HD74S Series	HD74LS Series
BCD-to-Decimal Decoder	42A	-	42
Excess 3-to-Decimal Decoder	43A	_	–
Excess 3-Gray-to-Decimal Decoder	44A	_	_
3-to-8-line Decoder	_	_	138
Dual 2-to-4-line Decoders/Demultiplexers	_	_	139
4-line-to-16-line Decoder/Demultiplexer	154	_	154
Dual 2-line-to-4-line Decoders/Demultiplexers	155	_	155
Dual 2-line-to-4-line Decoders/Demultiplexers (with Open Collector Outputs)	156	_	156
4-line-to-16-line Decoder/Demultiplexer (with Open Collector Outputs)	159	_	_



• DECODERS/LAMP DRIVERS/BUFFERS

Function	HD74 Series	HD74S Series	HD74LS Series
BCD-to-Decimal Decoder/Driver (with 30V Outputs)	45	_	_
BCD-to-Decimal Decoder/Driver (with 15V Outputs)	145	_	145
BCD-to-Seven Segment Decoder/Driver (with 30V Outputs)	46A	_	_
BCD-to-Seven Segment Decoder/Driver (with 15V Outputs)	47A	_	47
BCD-to-Seven Segment Decoder	_	_	48
BCD-to-Seven Segment Decoder	_	_	49
BCD-to-Decimal Decoder/Driver (with 60V Outputs)	141		_
BCD-to-Seven Segment Decoder/Driver (with 15V Outputs)	_	_	247
BCD-to-Seven Segment Decoder/Driver	-		248
BCD-to-Seven Segment Decoder/Driver	_	_	249

• LATCHES

Function	HD74 Series	HD74S Series	HD74LS Series
Quad. Bistable Latches	75	_	75
4-bit Bistable Latch	<u> </u>	_	77
Quad. S-R Latches	279	_	279
8-bit Addressable Latch	-	_	259
Octal D-type Latches (with 3-state Out., Common Enable)	_	_	373
Octal D-type Latches (with 3-state Out., Common Clock)	_	_	374
4-bit Bistable Latch	_	_	375

• RANDOM ACCESS MEMORIES (less than 256-bit)

Function	HD74 Series	HD74S Series	HD74LS Series
64-bit Random Access Memory (16W by 4b)	89	_	_
4-by-4 Register Files (with Open Collector Outputs)	_	1 -	170
4-by-4 Register Files (with 3-state Outputs)	_	, –	670

• ARITHMETIC ELEMENTS

Function	HD74 Series	HD74S Series	HD74LS Series
4-bit Binary Full Adder	83A	_	83A
4-bit Magnitude Comparator	85	_	85
Quad. 2-input Exclusive-OR Gates	86	86	86
Quad. Exclusive-OR/NOR Gates	_	135	_
Quad. 2-input Exclusive-OR Gates (with Open Collector Outputs)	136	_	136
8-bit Odd/Even Parity Generator/Checker	180	_	_
4-bit Arithmetic Logic Unit/Function Generator	_	181	181
Look-Ahead Carry Generator (for ALU)	182	182	_
Dual Carry Save Full Adders	H183	-	_
Quad. 2-input Exclusive-NOR Gates (with Open Collector Outputs)	_	_	266
9-bit Odd/Even Parity Generator/Checker	_	280	280
4-bit Binary Full Adder (with Fast Carry)	283	_	283
Quad. 2-input Exclusive-OR Gates		_	386



• DATA SELECTORS/MULTIPLEXERS

Function	HD74 Series	HD74S Series	HD74LS Series
16-bit Data Selector/Multiplexer	150	_	_
8-bit Data Selector/Multiplexer (with Strobe)	151 A	151	151
8-bit Data Selector/Multiplexer	-	_	152
Dual 4-line-to-1-line Data Selectors/Multiplexers	153	_	153
Quad. 2-line-to-1-line Data Selectors/Multiplexers	157	157	157
Quad. 2-line-to-1-line Data Selectors/Multiplexers	_	158	158
8-bit Data Selector/Multiplexer (with Strobe and 3-state Outputs)	251	251	251
Dual 4-line-to-1-line Data Selectors/Multiplexers (with 3-state Outputs)	_	_	253
Quad. 2-line-to-1-line Data Selectors/Multiplexers (with 3-state Outputs)	_	257	257
Quad. 2-line-to-1-line Data Selectors/Multiplexers (with 3-state Outputs)	_	258	258
Quad. 2-input Multiplexers (with Storage)	_	_	298

• MICROPROCESSOR SUPPORT FUNCTIONS

Function	HD74 Series	HD74S Series	HD74LS Series
Octal Buffers/Line Drivers/Line Receivers (Inverted 3-state Outputs)	_	_	240
Octal Buffers/Line Drivers/Line Receivers (Noninverted 3-state Outputs)	_	_	241
Quad. Bus Transceivers (Inverted 3-state Outputs)	_	-	242
Quad. Bus Transceivers (Noninverted 3-state Outputs)	_	_	243
Octal Buffers/Line Drivers/Line Receivers (Inverted 3-state Outputs)	-	_	244
Octal Bus Transceivers (Noninverted 3-state Outputs)	_	-	245
Octal Bus Transceivers (Inverted 3-state Outputs)	_	-	640
Octal Bus Transceivers (Noninverted Open Collector Outputs)	_	_	641
Octal Bus Transceivers (Inverted Open Collector Outputs)	_	_	642
Octal Bus Transceivers (Noninverted 3-state Outputs)	_	_	645



ADVANCED LOW POWER SCHOTTKY TTL HD74ALS SERIES

ALS Series attracting the users' attention as the standard logic have also added to our logic family. At present, only the following types are being introduced, but our company is making every effort to develop not only SSI but also MSI, to meet your needs.

■ PERFORMANCE (per gate)

Performance	LS Series	ALS Series
Propagation delay	10ns	4ns
Power dissipation	2mW	1mW
Speed-power product	20pJ	4pJ

■ MAIN CHARACTERISTICS (Ta = -20 ~ +75°C)

Parameter	min.	max.
V _{OL} (I _{OL} = 8mA)		0.5V
$V_{OH} (I_{OH} = -400 \mu A)$	2.7V	_
V _{IL}	_	0.8V
V _{IH}	2.0V	_
1/1_		-0.4mA
I _{IH} (V _{IH} min.)	_	20µA

■ LINE-UP

Туре	Function
HD74ALS00	Quadruple 2-input NAND Gates
HD74ALS01	Quadruple 2-input NAND Gates with Open Collector Outputs
HD74ALS03	Quadruple 2-input NAND Gates with Open Collector Outputs
HD74ALS04	Hex Inverters
HD74ALS05	Hex Inverters with Open Collector Outputs
HD74ALS08	Quadruple 2-input AND Gates
HD74ALS09	Quadruple 2-input AND Gates with Open Collector Outputs
HD74ALS20	Dual 4-input NAND Gates
HD74ALS21	Dual 4-input AND Gates
HD74ALS22	Dual 4-input NAND Gates with Open Collector Outputs
HD74ALS74	Dual D-type Edge-triggered Flip-Flops
HD74ALS109	Dual J-K Positive Edge-triggered Flip-Flops (with Preset and Clear)
HD74ALS112	Dual J-K Negative Edge-triggered Flip-Flops (with Preset and Clear)
HD74ALS113	Dual J-K Negative Edge-triggered Flip-Flops (with Preset)
HD74ALS114	Dual J-K Negative Edge-triggered Flip-Flops (with Preset, Common Clear, and Common Clock)
HD74ALS175	Quadruple D-type Flip-Flops (with Clear)

CMOS LOGIC HD14000B/UB SERIES

FEATURES

- Low Current Drain 0.5nA typ./Package (V_{DD}=5V)
- High Noise Margin 45% typ. of V_{DD}, 30% min. of V_{DD}
- Wide Supply Voltage Range V_{DD}=3~18V
- Wide Operating Temperature Range -40∼+85°C
- Capable of driving two low-power TTL loads, one low-power Schottky TTL load, or two HTL loads over the rated temperature range
- Industry-standardized (EIA/JEDEC) family specification
- Parameters specified at 5, 10, and 15V supply

■ SELECTION GUIDE

NAND Gates

Quad. 2-input NAND Gate	HD14011B
Quad. 2-input NAND Schmitt Trigger	HD14093B
Triple 3-input NAND Gate	HD14023B
Dual 4-input NAND Gate	HD14012B
8-input NAND Gate	HD14068B

NOR Gates

Quad. 2-input NOR Gate	HD14001B
Triple 3-input NOR Gate	HD14025B
Dual 3-input NOR Gate plus Inverter	HD14000UB
Dual 4-input NOR Gate	HD14002B
8-input NOR Gate	HD14078B

AND Gates

HD14081B
HD14073B
HD14082B

OR Gates

Quad. 2-input OR Gate	HD14071B
Triple 3-input OR Gate	HD14075B
Dual 4-input OR Gate	HD14072B

Complex Gates

Quad. Exclusive-OR Gate	HD14070B
Quad. Exclusive-NOR Gate	HD14077B
Triple Gate (Dual 4-input NAND and 2-input NOR/OR or 8-input AND/NAND)	HD14501UB
Dual Expandable AND-OR-INVERT Gate	HD14506B
4-bit AND/OR Selector (Quad. 2 channel Data Selector or Quad. Exclusive-NOR Gate)	HD14519B
Dual 5-input Majority Logic Gate	HD14530B
Hex Gate (Quad. Inverter plus 2-input NOR plus 2-input NAND)	HD14572UB

• inverters/Buffers/Level Translators

Dual Complementary Pair plus Inverter	HD14007UB
Hex Inverter/Buffer	HD14049UB
Hex Buffer	HD14050B
Hex Inverter	HD14069UB
Strobed Hex Inverter/Buffer	HD14502B
Hex 3-state Buffer	HD14503B
Hex Schmitt Trigger	HD14584B

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
DC Supply Voltage	VDD	-0.5~+18	V
Input Voltage (All inputs)	Vin	-0.5~V _{DD} +0.5	V
Output Voltage	Vout	-0.5~V _{DD} +0.5	٧
Input Current (per Pin)	lin	±10	mA
Operating Temperature	TA	-40~+85	°C
Storage Temperature	T _{stg}	-65~+150	°c
Power Dissipation	PD	300	mW

Decoders/Encoders

BCD-to-Decimal/Binary-to-Octal Decoder	HD14028B
4-bit Latch/4-to-16-line Decoder (high)	HD14514B
4-bit Latch/4-to-16-line Decoder (low)	HD14515B
8-bit Priority Encoder	HD14532B
Dual Binary-to-1-of-4 Decoder/Demultiplexer	HD14555B
Dual Binary-to-1-of-4 Decoder/Demultiplexer (Inverting)	HD14556B
BCD-to-Seven Segment Decoder	HD14558B

Display Decoders

BCD-to-Seven	Segment Latch/Decoder/Driver	HD14511B
BCD-to-Seven	Segment Latch/Decoder/Driver	HD14543B

• Multiplexers/Demultiplexers/Bilateral Switches

Quad. Analog Switch/Quad. Multiplexer	HD14016B
Quad. Analog Switch/Quad. Multiplexer	HD14066B
Triple 2-channel Analog Multiplexer/ Demultiplexer	HD14053B
Dual 4-channel Analog Multiplexer/ Demultiplexer	HD14052B
Dual 4-channel Analog Data Selector	HD14529B
Dual 4-channel Data Selector/Multiplexer	HD14539B
8-channel Analog Multiplexer/Demultiplexer	HD14051B
8-channel Data Selector	HD14512B
4-bit AND/OR Selector .	HD14519B

Schmitt Triggers

Quad. 2-input NAND Schmitt Trigger	HD14093B
Dual Schmitt Trigger	HD14583B
Hex Schmitt Trigger	HD14584B

Flip-Flops/Latches

Dual Type D Flip-Flop	HD14013B
Dual J-K Flip-Flop	HD14027B
Quad. Latch	HD14042B
Quad. NOR R-S Latch	HD14043B
Quad. NAND R-S Latch	HD14044B
Quad. D-Type Register	HD14076B
Quad. Type-D Flip-Flop	HD14175B
Dual 4-bit Latch	HD14508B
Hex Type-D Flip-Flop	HD14174B



Shift Registers

HD14035B
HD14194B
HD14015B
HD14014B
HD14021B
HD14034B
HD14006B
HD14557B
HD14517B
HD14562B

Counters

HD14024B
HD14017B
HD14018B
HD14160B
HD14162B
HD14510B
HD14522B
HD14040B
HD14020B
HD14022B
HD14161B
HD14163B
HD14516B
HD14526B
HD14518B
HD14520B
HD14569B
HD14553B
HD14534B
HD14566B

Oscillators/Timers

25-Stage Frequency Divider	HD14521B
Programmable Timer	HD14536B
Programmable Oscillator/Timer	HD14541B

Phase-Locked Loops

- I hase Locked Loops	
Phase-Locked Loop	HD14046B
Phase Comparator and Programmable Counter	HD14568B
Multivibrators	
Dual Precision Retriggerable/Resettable Monostable Multivibrator	HD14538B
Adders/Comparators	
4-bit Full Adder	HD14008B
Triple Serial Adder (Positive Logic)	HD14032B
Triple Serial Adder (Negative Logic)	HD14038B
NBCD Adder	HD14560B
9's Complementer	HD14561B
Look-Ahead Carry Block	HD14582B
4-bit Magnitude Comparator	HD14585B
ALU Rate Multipliers	
BCD Rate Multiplier	HD14527B
2x2-bit Parallel Binary Multiplier	HD14554B
4-bit Arithmetic Logic Unit	HD14581B
Parity Checkers	
12-bit Parity Tree	HD14531B
• Memories	
4x4 Multiport Register	HD14580B
64-bit Static Random Access Memory	HD14505B
256-bit Static Random Access Memory	HD14537B
256-bit Static Random Access Memory	HD14552B
1024-bit Read Only Memory	HD14524B
A/D Converter/Logic Functions	
Microprocessor Based A/D Converter	HD14443B
Microprocessor Based A/D Converter	HD14447B
Successive Approximation Register	HD14549B
Successive Approximation Register	HD14559B
Successive Approximation negister	110140000

LINEAR ICS

■ Line Up

	Func	ions	Type No.		Packa	Cross-reference		
	FullC	ions	Type No.	Р	PS	G	GS	Cross-reference
	General P	urpose	HA17741		DP-8	DG-14	DG-8	Fairchild µA741C
Operational Amplifiers	High Spee	d	HA17715			DG-14		Fairchild µA715C
			HA17458		DP-8		DG-8	NS LM1458
Amplifiers UFET Operational Amplifiers	Dual		HA17747	DP-14		DG-14		Fairchild µA747C
Amplifiers			HA17904		DP-8		DG-8	NS LM2904
	04		HA17301	DP-14		DG-14		Motorola MC3301
	Quad.		HA17902	DP-14		DG-14		NS LM2902
JFET Operational Amplifiers Voltage	Single		HA17080/A		DP-8		DG-8	Texas TL080/A
	Dual		HA17082/A		DP-8		DG-8	Texas TL082/A
	Duai		HA17083/A	DP-14		DG-14		Texas TL083/A
	Quad.		HA17084/A	DP-14				Texas TL084/A
Voltage	Single		HA1813		DP-8			
	Universal		HA1812		DP-8		DG-8	
•	D 1		HA17903		DP-8		DG-8	NS LM2903
Comparators	Dual		HA1807			DG-14		
	Quad.		HA17901	DP-14		DG-14		NS LM2901
	Variable	2 ~ 37V, 150mA	HA17723			DG-14		Fairchild µA723C
		5V, 1A	HA17805	T-220AB				Fairchild µA7805C
		6V, 1A	HA17806	T-220AB				Fairchild µA7806C
		7V, 1A	HA17807	T-220AB				
		8V, 1A	HA17808	T-220AB				Fairchild µA7808C
		12V, 1A	HA17812	T-220AB				Fairchild µA7812C
		15V, 1A	HA17815	T-220AB				Fairchild µA7815C
Voltage	Fixed	18V, 1A	HA17818	T-220AB				Fairchild µA7818C
Regulators	Fixed	24V, 1A	HA17824	T-220AB				Fairchild µA7824C
		5V, 0.5A	HA178M05	T-220AB				Fairchild µA78M05C
		6V, 0.5A	HA178M06	T-220AB				Fairchild µA78M06C
		7V, 0.5A	HA178M07	T-220AB			-	
		8V, 0.5A	HA178M08	T-220AB				Fairchild µA78M08C
		12V, 0.5A	HA178M12	T-220AB				Fairchild µA78M12C
		15V, 0.5A	HA178M15	T-220AB			·	Fairchild µA78M15C
		18V, 0.5A	HA178M18	T-220AB				Fairchild µA78M18C
		20V, 0.5A	HA178M20	T-220AB				Fairchild µA78M20C
		24V, 0.5A	HA178M24	T-220AB				Fairchild µA78M24C
	Switching Regulator Controller		HA17524	DP-16				Silicon General SG3524
	8-bit Dou	ble Integral Type A/D	HA16613A	DP-28				
	0 hi+ D/4		HA17008	DP-16				Analog Device DAC0
A/D, D/A	8-bit D/A	:	HA17408	DP-16				AMD AM1408
Converters	12-bit D//	4	HA17012			DG-20		AMD AM6012
	16-bit D/	4	HA16633	DP-42				



	Functions				Packa			
	Functions		Type No.	Р	PS	G	GS	Cross-reference
	Differential Vic	deo Amp.	HA17733			DG-14		Fairchild µA733C
	5 Transistor Ar	rays	HA1127			DG-14		RCA CA3045
	Precision Time	rs .	HA17555		DP-8		DG-8	Signetics NE555
Other	Coin Sensor		HA16603	DP-16		 		
Function	Electric Leakag	e Breaker	HA16636*	SP-8				
	Burner Control	ler	HA16605W	DP-20				
	8-channel	Positive Supply	HA16617	DP-18		1		
	Fluorescent Display Driver	Negative Supply	HA16619	DP-18				

^{*} Preliminary.

INTERFACE CIRCUITS

		unctions	Tumo	Packag	ge Code	Cross-Reference	
	Г	unctions	Туре	Р	G		
		Dual	HD75109	DP-14	DG-14	Texas SN75109	
Line Driver/ Receiver	Driver	Duai	HD75110	DP-14	DG-14	Texas SN75110	
	Driver	Triple	HD2904		DG-16		
		Quad.	HD75188	DP-14	DG-14	Texas SN75188	
		Dual	HD75107A	DP-14	DG-14	Texas SN75107A	
		Duai	HD75108A	DP-14	DG-14	Texas SN75108A	
	Receiver	Triple	HD2905		DG-16		
	Neceivei	Triple	HD2915		DG-16		
		Quad.	HD75154	DP-16	DG-16	Texas SN75154	
		Quad.	HD75189	DP-14	DG-14	Texas SN75189	
	Dual NAND	+ NPN Transistor	HD75450A	DP-14	DG-14	Texas SN75450A	
Peripheral	Dual AND		HD75451A	DP-8	DG-8	Texas SN75451A	
Peripheral Driver	Dual NAND		HD75452	DP-8	DG-8	Texas SN75452	
Di IVCI	Dual OR		HD75453	DP-8	DG-8	Texas SN75453	
	Dual NOR		HD75454	DP-8	DG-8	Texas SN75454	
		Quad, TTL-MOS Clock Driver	HD2912		DG-16		
Memory	IC Memory	Quad, TTL-MOS Clock Driver	HD2916		DG-16A		
Suport	10 Wellioty	Quad. ECL-MOS Clock Driver	HD2922		DG-16		
		Quad. ECL-TTL Driver	HD2923		DG-16A		
Other	Printer Drive	r	HD2919	DP-16			

LSI FOR SPEECH SYNTHESIZER SYSTEM

PMOS 3-chip System

OUTLINE OF BASIC DEVICE

Type name	Function	Explanation of function	Outline
HD38880B	Speech synthesizer	Synthesizes the speech by reading out a prescribed characteristic parameter from the ROM chip according to the command from the microcomputer.	DC-28 DP-28
HD38881P	128k-bit ROM	Analyzes the speech which should be synthesized in advance and stores the extracted characteristic parameter.	DP-28
HD38882P	EPROM interface	Capable of 1M-bit connection when using EPROM.	DP-42
HMCS40* Series	Controller	Performs overall control so as to synthesize special speech under suitable conditions.	*

^{*}See 4-bit microcomputer item.

System Features

High tone quality

Since a PARCOR system is employed and the bit rate can also be taken up to $2400 \sim 9600$ bits/sec, high tone quality is made possible.

• Synthesizing of women's voice is also possible.

Synthesizing of women's voice besides men's voice is also possible with the adoption of the voice canal loss effect.

Variation of speaking speed

The same speech can be spoken slowly or fast by microcomputer control.

• Vocalization with accurate scale

By producing the pitch through external synchronization, singing of a song with accurate scale is possible.


Long-period voice capacity

A maximum 16 ROMs can be connected without an interface circuit and vocal sound of $50\sim100$ seconds (2400 bit/sec) can be synthesized with 1 ROM.

Speaker direct drive

The speaker is directly driven by the built-in D/A converter and the speaker driving circuit. In addition, speech of higher tone quality and high power is possible by providing an externally attached D/A converter and speaker driving circuit utilizing the digital output.

■ BASIC SYSTEM COMPOSITION EXAMPLES



SYSTEM SPECIFICATIONS

1tem .		Content						
System		PARCOR system						
Voice channel model		ter						
Voice source model	Voice sound Rectangular wave/triangle wave Selectable Voiceless sound White noise							
Sampling frequency								
Bit rate (b/s)	2400	4800	9600					
Frame period (ms)	20	20	10					
Variable speaking speed	Variation of frame period is possible from -30% to $+60\%$ by 10% steps. Integral times of $125 \mu\text{s}/\text{External}$ synchronization Selectable							
Pitch								
Speaking time	50~100 sec/ROM (2400	b/s)	50~100 sec/ROM (2400 b/s)					

CMOS 1-chip System

OUTLINE OF BASIC DEVICE

Type No.	Function	Explanation of function	Outline		
HD61885	Speech	Synthesizes the speech by reading out a prescribed characteristic parameter from the internal ROM or the external ROM according to the command	DP-28		
HD61887	Synthesizer	from the microcomputer.			
(HD44881)	128k-bit ROM	(Expanding ROM) Performs overall control so as to synthesize special speech under suitable conditions.	DP-28		

SYSTEM FEATURES

• 1-chip system

Including synthesizer, 32k-bit ROM and interface circuit.

High tone quality

Since a PARCOR system is employed and the bit rate can also be taken up to $1250{\sim}\,9900$ bit/sec, high tone quality is made possible.

Long-period voice capacity


A maximum 16 ROMs can be connected without an interface circuit and vocal sound of $50\sim100$ seconds can be synthesized with 1 ROM.

Low power dissipation (Standby mode)

■ SYSTEM SPECIFICATIONS

Item	Content	
System	PARCOR system	
Voice channel model	10 step digital filter	
Sampling frequency	10 kHz	
Bit rate (b/s)	1,250 ~ 9,900	
Frame period (ms)	10/20	
Variable speaking speed	-25%, 0, +25%	
Speaking time	10 ~ 20 sec (internal ROM)	
Supply Voltage	5V single (3.6 \sim 5.5V operation)	

■ BASIC SYSTEM COMPOSITION EXAMPLES



LCD DRIVER SERIES

■ LCD DRIVER SERIES CHARACTERISTICS

	Туре			GENERAL	SEGMEN	T DISPLAY		RACTER DIS	PLAY	GR	APHIC DISPI	LAY
	Type Nu	mber		HD44100H	HD61602	HD61603	HD44780 (LCD-II)	HD44101H	HD43160AH	HD44102CH	HD44103CH	HD61830
Characteristics	Process			CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
	Supply Voltage (V)		5*1	3~5*1	3~5*1	5*1	5*1	5*1	5*1	5*1	5*1	
aracte	Operating (°C) Temperature		-20~+75*2	-20~+75	-20~+75	-20~+75*2	-20~+75	-20~+75	-20~+75	-20~+75	-20~+75	
	Package		FP-60	FP-80	FP-80	FP-80	FP-80	FP-54	FP-80	FP-60	FP-60	
IS.	Power Dissipa- tion (mW)		5.0	0.5 (5V)	0.5 (5V)	1.75	1.75	10.0	2.5	4.0	30.0	
		ROM	(bits)	-	_	-	7200 (CG)*3	7200 (CG)*3	6240 (CG)*3	-	-	7200 (CG)*3
	Memory		(bits)		52×4	64×1	80x8/64x8 (CG)*3	32×8	80×8	200×8	-	(external 65536x8)
		Interface (CPU)	•	8	14	10	11	12	21	21	6	13
٤	1/0	Interface (Driver I	-	2	_	-	4	4	5	_	5	9
Functions		Interface (Externa ROM,R	ıl	_	_	_	_	-	18	-	-	33
_	Instruc- tions	Number Inst.	of	_	4	4	11	8	4	8	-	12
		Commo	1	40	4	1	16	15	_	_	20	=
	1	Segment		40	51	64	40	40	-	50	-	
	LCD Drive	Duty		Free (N)	Static, 1/2, 1/3, 1/4	Static	1/8, 1/11, 1/16	1/7, 1/14	1/8, 1/12, 1/16	1/8, 1/12, 1/16, 1/24, 1/32	1/8, 1/12, 1/16, 1/24, 1/32	1/1 ~ 1/128
		Bias		1/2, 1/3, 1/4, 1/5	1/2, 1/3	-	1/4, 1/5	1/4, 1/5	_	1/5	1/5	_
	Display Capability		Nx40 Matrix (1/N Duty)	204 Seg- ment (1/4 Duty)	64 Segment	16 Digits (5x7 Dots 1/16 Duty)	16 Digits (5x7 Dots 1/14 Duty)	_	32x50 Dots (1/32 Duty)	_		
	Comment			SR type			Expandable to 80 Digits using HD44100H	Expandable to 32 Digits using HD44100H	80 Digits using			Display to 524288 Dots using HD44100H

^{*1:} Except Power Supply for LCD.

^{*2: -40~+85°}C (Special Request). Please contact Hitachi Agents.

^{*3:} CG; Character Generator.

CODEC/FILTER COMBO LSI

■ LINE UP

Series	Туре	Package	Comp. Law	Power (typ)	CR Filter	Voltage Reference			Clock			Signaling				
						Gener- ation	Internal Adj.	External Adj.	Internal Clock	Sync/ Async	PCM Bit Clock Required	Data I/O	Decoder Shift	Input Amp Gain	Output Amp Load	Auto Zero
44210	HD44210A	DC-28	· µ	150mW	_	Yes	_	External 4 Resist. Required	External 128kHz Clock Required	Both	64 ~ 2048kHz	Yes	Yes	Fixed Gain (13.6dB)	1.2kΩ	Yes (External 1 cap. Required)
	HD44211A	DC-24	Α									-	-			
	H D44212A	DC-24	μ									-	-			
44220	HD44222	DC-16	μ	40mW		External			PLL	Both	64 ~ 2048kHz	-	Yes	-	10kΩ	Yes
44230	HD44231B	DG-16B	А	60mW	Yes	Yes	Yes	_	Devider	Sync	1536/ 1544/ 2048kHz	_	_	Adjustable Using 2 Resist.	3kΩ	Yes
	HD44232B	DG-16B	μ													
	HD44233B	DG-16B	А							Async						
	HD44234B	DG-168	μ													

A-law: Europe & International Telephone. μ-law: U.S.A., Canada & Japan

HITACHI AMERICA, LTD. SEMICONDUCTOR AND IC SALES & SERVICE DIVISION

HEADQUARTERS

Hitachi, Ltd. Nippon Bldg., 6-2, 2-chome Ohtemachi, Chiyoda-ku, Tokyo, 100, Japan

Tel: 212-1111

Telex: J22395, J22432 Fax: 011-813-214-3158

U.S. SALES OFFICE

Hitachi America, Ltd.
Semiconductor and IC Sales & Service Division
1800 Bering Drive

San Jose, CA 95112 Tel: 408/292-6404 Telex: 17-1581 Twx: 910-338-2103

Fax: 408-2922133 Fax: 408-2949618

REGIONAL OFFICES

NORTHEAST REGION

Hitachi America, Ltd. 5 Burlington Woods Dr. Burlington, MA 01803 617/229-2150

SOUTHERN REGION

Hitachi America, Ltd. Two Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX 75240

NORTH CENTRAL REGION

Hitachi America, Ltd. 500 Park Blvd., Suite 415 Itasca, IL 60143 312/773-4864

NORTHWEST REGION

Hitachi America, Ltd. 224 W. Brokaw Rd., Suite 260 San Jose, CA 95110 408/277-0712

SOUTHWEST REGION

Hitachi America, Ltd. Warner Center Plaza One 21600 Oxnard St. Woodland Hills, CA 91367 213/701-6606

DISTRICT OFFICES

- Hitachi America, Ltd. 524 South Ave., East Cranford, NJ 07016 201/272-1100
- Hitachi America, Ltd.
 3500 W. 80th Street, Suite 175
 Bloomington, MN 55431
 612/831-0408
- Hitachi America, Ltd.
 80 Washington St., Suite 101
 Poughkeepsie, NY 12601
 914/485-3400
- Hitachi America, Ltd.
 1 Parkland Blvd., #1222E
 Dearborn, MI 48126
 313/271-4410
- Hitachi America, Ltd.
 6200 Savoy Dr., Suite 704
 Houston, TX 77036
 713/974-0534
- Hitachi America, Ltd.
 5775 Peachtree Dunwoody Rd.
 Suite 270-C
 Atlanta, GA 30342
- Hitachi America, Ltd. 4901 N.W. 17th Way Fort Lauderdale, FL 33309
- Hitachi America, Ltd. 18004 Skypark Circle, Suite 200 Irvine, CA 92714



A World Leader in Technology

Hitachi America, Ltd.

Semiconductor and IC Sales and Service Dission 1800 Bering Drive, San Jose, CA 95112 1-408-292-6404

HITACHI #U20 10-3