Microcomputer Data Book





A World Leader in Technology

DIPLOMAT ELECTRONICS

1293-A Mountain View/Alviso Road Sunnyvale, California 94086 (408) 734-1900

MICROCOMPUTER DATA BOOK



INDEX

	GENERAL INF	ORMATION	5
•		cage Information	
•	 Reliability and 	Quality Assurance	12
•	 Design Procedu 	ure and Support Tools for 8-bit Single-chip Microcomputer	20
•	HMCS6800 Fa	amily Instruction Set	23
•	8-bit Microcom	nputers for Industrial Application	29
)	
•		nputer HMCS6800 Single-chip Series	
	HD6801S0	Microcomputer Unit	
	HD6801S5	Microcomputer Unit	
	HD6801V0	Microcomputer Unit	
	HD6801V5	Microcomputer Unit	
	HD6803	Micro Processing Unit	
	HD6803-1	Micro Processing Unit	
	HD6805S1	Microcomputer Unit	
	HD6805U1	Microcomputer Unit	
	HD6805V1	Microcomputer Unit	
	HD6805W0	Microcomputer Unit	
	HD6805X0	Microcomputer Unit	
	HD6301V0 (CI		
	HD63A01V0 (0		
	HD63B01V0 (C		
	HD6303 (CMC		
	HD63A03 (CM		
	HD63B03 (CM		
	HD63L05 (CM		
	HD68P01S0	Microcomputer Unit	
	HD68P01V05	Microcomputer Unit	
	HD68P01V07	Microcomputer Unit	
	HD68P05V05	Microcomputer Unit	
_	HD68P05V07	Microcomputer Unit	
•		nputer HMCS6800 Multi-chip Series	
	HD6800 HD68A00	Micro Processing Unit	
		Micro Processing Unit	
	HD68B00	Micro Processing Unit	
	HD6802	Microprocessor with Clock and RAM	
	HD6802W	Microprocessor with Clock and RAM	
	HD6809 HD68A09	Micro Processing Unit	
	HD68B09	Micro Processing Unit	
	HD6809E	Micro Processing Unit	
	HD68A09E	Micro Processing Unit	423
	HD68B09E	Micro Processing Unit	
	HD6821	Peripheral Interface Adapter	
	HD68A21	Peripheral Interface Adapter	
	HD68B21	Peripheral Interface Adapter	
	HD6840	Programmable Timer Module	
	HD68A40	Programmable Timer Module	
	HD68B40	Programmable Timer Module	
	HD6843	Floppy Disk Controller	
	HD68A43	Floppy Disk Controller	
			100

HD6844	Direct Memory Access Controller	513
HD68A44	Direct Memory Access Controller	513
HD68B44	Direct Memory Access Controller	513
HD6845S	CRT Controller	546
HD68A45S	CRT Controller	546
HD68B45S	CRT Controller	
HD6846	Combination ROM I/O Timer	
HD6850	Asynchronous Communication Interface Adapter	606
HD68A50	Asynchronous Communication Interface Adapter	606
HD6852	Synchronous Serial Data Adapter	
HD68A52	Synchronous Serial Data Adapter	
HD46508	Analog Data Acquisition Unit	
HD46508-1	Analog Data Acquisition Unit	
HD46508A	Analog Data Acquisition Unit	
HD46508A-1	Analog Data Acquisition Unit	
HD146818 (C		
HD6321 (CM	OS) Peripheral Interface Adapter	665
HD63A21 (CN		
HD63B21 (CN		
HD6340 (CM		
HD63A40 (CI	MOS) Programmable Timer Module	666
HD63B40 (CN		
HD6350 (CM	OS) Asynchronous Communication Interface Adapte	
HD63A50 (CI		r 667
HD63B50 (CN		
 16-bit Microco 	omputer HMCS68000 Multi-chip Series	
HD68000-4	Micro Processing Unit	
HD68000-6	Micro Processing Unit	
HD68000-8	Micro Processing Unit	
HD68000-10	Micro Processing Unit	
HD68450	Direct Memory Access Controller	752
INTRODUCTION	ON OF THE RELATED DEVICES	753
 MOS Memori 	es	754
	ID74S/HD74LS Series	
Advanced Lov	w Power Schottky TTL HD74ALS Series	761
	HD14000B/UB Series	
	uits	
	DENCE	7/7
E CRUGO REFE	RENCE	/0/

NOTICE

The example of an applied circuit or combination with other equipment shown herein indicates characteristics and performance of a semiconductor-applied products. The Company shall assume no responsibility for any problem involving a patent caused when applying the descriptions in the example.

GENERAL INFORMATION

- Type and Package Information
- Reliability and Ouality Assurance
- Design Procedure and Support Tools for 8-bit Single-chip Microcomputer
- HMCS6800 Family Instruction Set
- 8-bit Microcomputers for Industrial Application

TYPE AND PACKAGE INFORMATION

The Hitachi Microcomputer LSI are classified into 3 types; plastic mold type, side-brazed ceramic type and flat package, according to the type of material and outline used for the package. Therefore, after taking into consideration the operating environment and other conditions, please select the optimum package. In regard to the types which have two package materials, please define clearly when ordering the package material code (C or P) (See the following table). As List of 8/16-bit Microcomputer LSI Package shows, old type numbers are changed from HD468XX to HD68XX (standard number). But as for original products of Hitachi, the type numbers are not changed.

Division of Package Material

Types which have side-brazed ceramic and plastic mold package.

Side-brazed C	Plastic Mold	
Single-chip LSI	HD68XXC	
Multi-chip LSI	HD68XX € No indication	HD68XX <u>P</u>

■ List of 8/16-bit Microcomputer LSI Package

Chin Division	Type No.		Function		Packa	ge*	
Chip Division	Type No.	o. Old type No.	Function	Pin No.	С	P	F
	HD6801S0	_		40	•	•	П
	HD6801S5	_		40		•	Τ
	HD6801V0	-	Microcomputer Unit	40		•	Т
	HD6801V5	_		40		•	Π
	HD6803	_	Micro Processing Unit	40	•	•	Т
	HD6803-1	_	wildro Processing Onit	40		•	Π
	HD6805S1	_		28		•	
	HD6805U1	_		40		•	Π
	HD6805V1	_	Microcomputer Unit	40		•	\Box
	HD6805W0	_		40		•	T
O bis Circula abia	HD6805X0	_		64		•	
8-bit Single-chip	HD6301V0	-		40		•	T
	HD63A01V0	-		40		•	
	HD63B01V0	_		40		•	\vdash
	HD6303	-	Micro Processing Unit	40		•	Г
	HD63A03	_		40		•	Γ
	HD63B03	-		40		•	Г
	HD6333	-		40		•	
	HD63A33	_		40		•	
	HD63B33	_		40		•	
	HD63L05	-		60			Ŀ
	HD68P01S0			40**	•		
	HD68P01V05	_		40**	•		
	HD68P01V07	_	Microcomputer Unit	40**	•		
	HD68P05V05	_		40**	•		
	HD68P05V07	_		40**	•		

^{*} The package codes of C, P, and F are applied to the package materials as follows.

C: Side-brazed Ceramic DIP, P: Plastic DIP, F: Flat Package.


^{**} EPROM on the package,

TYPE AND PACKAGE INFORMATION-


Chip Division	Type No.	Old turns No	Function	Package*			
Omp Bivision	Турс 140.	Old type No.	e No.		С	Р	
	HD6800	HD46800D		40	•	•	
	HD68A00	HD468A00	Micro Processing Unit	40	•	•	
	HD68B00	HD468B00		40	•	•	
	HD6802	HD46802	Microprocessor with Clock	40	•	•	Ţ
	HD6802W	_	and RAM	40		•	
	HD6809			40	•	•	
	HD68A09			40	•	•	T
	HD68B09		Minus Burnasius Hair	40	•	•	T
	HD6809E	_	Micro Processing Unit	40	•	•	T
	HD68A09E	_		40	•	•	T
	HD68B09E	_	1	40	•	•	1
	HD6821	HD46821		40	•		1
	HD68A21	HD468A21	Peripheral Interface Adapter	40	•	•	T
	HD68B21	HD468B21	·	40	•	•	1
	HD6840	 		28	•	•	†
	HD68A40		Programmable Timer Module	28	•	•	t^{-}
	HD68B40	_		28	•	•	T
3-bit Multi-chip	HD6843	HD46503S	Floppy Disk Controller	40	•	•	+-
	HD68A43	HD46503S-1		40	•	•	+
	HD6844	HD46504		40	•	•	1
	HD68A44	HD46504-1	Direct Memory Access Controller	40	•	•	1
	HD68B44	HD46504-2	Controller	40	•	•	+
	HD6845S	HD46505S		40	•	•	+
	HD68A45S	HD46505S-1	CRT Controller	40	•	•	†
	HD68B45S	HD46505S-2		40	•	•	T
	HD6846	HD46846	Combination ROM I/O Timer	40	•	•	+-
	HD6850	HD46850	Asynchronous Communications	24	•	•	+
	HD68A50	HD468A50	Interface Adapter	24	•	•	+-
	HD6852	HD46852	Synchronous Serial Data	24	•	•	+
	HD68A52	HD468A52	Adapter	24	•	•	╁╴
	HD46508			40	 -	•	╁╴
	HD46508-1			40		•	╁
	HD46508A		Analog Data Acquisition Unit	40		•	+
	HD46508A-1	_		40		•	+
	HD146818		Real Time Clock Plus RAM	24		•	+
	HD68000-4	_		64	•		+
	HD68000-6	 		64	•		╁
6-bit Multi-chip	HD68000-8	 	Micro Processing Unit	64	•		+
	HD68000-10	 		64	-		+-
	HD68450	 	Direct Memory Access Controller	64	-		+-

^{*} The package codes of C, P, and F are applied to the package materials as follows. C: Side-brazed Ceramic DIP, P: Plastic DIP, F: Flat Package.


- Package Information (Dimensions in mm)
- Side-brazed Ceramic DIP



Plastic DIP



Flat Package




Marking

There are two kinds of marking. One has a new ordering No. (Case I) and the other has both new and old ordering No. (Case II). They are listed on the List of 8/16-bit Microcomputer LSI Package. Case I is applied to the LSI which has

only new ordering No. listed in the List of 8/16-bit Microcomputer LSI Package and Case II is applied to the LSI which has both Ordering No.


Case I (Indicated an ordering No.)



© 2A2 HD68011S0P

Case III (Example of marking on Single-chip)

Case II (Indicated a New & Old ordering No.)











Meaning of each mark

14160	ining of each mark
(a)	Hitachi mark
(b)	Lot Code
(c)	New type No.
(d)	Japan mark
(e)	Old type No.
(f)	ROM Code

RELIABILITY AND QUALITY ASSURANCE

1. INTRODUCTION

Microcomputer is required to provide higher reliability and quality with increasing function, enlarging scale and widening application. To meet this demand, Hitachi is improving the quality by evaluating reliability, building up quality in process, strengthening inspection and analyzing field data etc..

This chapter describes reliability and quality assurance data for Hitachi 8-bit and 16-bit microcomputer based test and failure analysis results. More detail data and new information will be reported in another reliability data sheet.

2. PACKAGE AND CHIP STRUCTURE

2.1 Package

Packages are generally classified into 2 types; one is the hermetic sealed type using metal or glass and the other is the plastic molded type. Hitachi 8-bit microcomputer are produced in plastic package or side-braze package.

Selection of package type should be done considering the application, environment, reliability, cost and other factors of the system.

The reliability of plastic molded type has been greatly im-

proved, recently their applications have been expanded to automobiles measuring and control systems, and computer terminal equipment operated under relatively severe conditions.

Actually, field application data has revealed that their failure rates in a commercial environment are equivalent to those of the hermetic sealed type.

However, in a view of reliability guarantee, the hermetic sealed type passes a leak test 100%. Due to poor screening technology, the plastic type may exhibit moisture absorption or permeation inherent to their plastic materials.

Therefore, Hitachi recommends users employ the hermetic sealed type for certain systems which require high durability against severe conditions, long service life and high reliability.

On the other hand, production output and application of plastic molded type continue to increase.

To meet such requirements, Hitachi has considerably improved moisture resistance, operation stability, and chip and plastic manufacturing process.

Plastic and side-braze package type structure are shown in Figure 1 and Table 1.




Figure 1 Package Structure

Table 1 Package Material and Properties

Item	Side-braze	Plastic
Package	Alumina	ероху
Lead	Tin plating Brazed Alloy 42	Solder dipping Alloy 42
Seal	Au-Sn Alloy	N.A
Die bond	Au-Si	Au-Si
Wire bond	Ultrasonic	Thermo compression
Wire	Al	Au

2.2 Chip Structure

HMCS6800 family are produced in NMOS E/D technology or low power CMOS technology. Si-gate process is used in both

types because of high reliability and high density.
Chip structure and basic circuit are shown in Figure 2.




Figure 2 Chip Structure and Basic Circuit

3. QUALITY QUALIFICATION AND EVALUATION

3.1 Reliability Test Methods

Reliability test methods shown in Table 2 are used to qualify

and evaluate the new products and new process.

Table 2 Reliability Test Methods

Test Items	Test Condition	MIL-STD-883B Method No.
Operating Life Test	125°C, 1000hr	1005,2
High Temp, Storage Low Temp, Storage Steady State Humidity Steady State Humidity Biased	Tstg max, 1000hr Tstg min, 1000hr 65°C 95%RH, 1000hr 85°C 85%RH, 1000hr	1008,1
Temperature Cycling Temperature Cycling	-55°C ∼ 150°C, 10 cycles -20°C ∼ 125°C, 200 cycles	1010,4
Thermal Shock Soldering Heat	0°C ~ 100°C, 100 cycles 260°C, 10 sec	1011,3
Mechanical Shock	1500G 0.5 sec, 3 times/X, Y, Z	2002,2
Vibration Fatigue	60Hz 20G, 32hrs/X, Y, Z	2005,1
Valiable Frequency	20~2000Hz 20G, 4 min/X, Y, Z	2007,1
Constant Acceleration	20000G, 1 min/X, Y, Z	2001,2
Lead Integrity	225gr, 90° 3 times	2004.3

RELIABILITY AND QUALITY ASSURANCE-

3.2 Reliability Test Results

3.2.1 Dynamic Life Test

The reliability for chip design is evaluated by dynamic life test. The test results of HMCS6800 microcomputer family are

shown in Table 3. Depend on these test results, the 70°C failure rate is determined 0.007%/1000hrs (confidence level 60%, activation energy 0.7eV)

Table 3 Dynamic Life Test Result

Device	Sample Size	Component Hour	Failure
HD6800	248	248000	0
HD6802	452	153712	1
HD6809	85	85000	0
HD6801	146	146000	0
HD6803	45	45000	0
HD6805	114	114000	0
MPU Total	1090	791712	1
HD6821	399	266368	1
HD6850	158	158000	0
HD6852	170	125816	0
HD6846	69	69000	0
HD6843	66	55000	0
HD6844	80	69000	0
HD6845S	88	55000	0
HD6840	64	64000	0
HD46508	140	140000	0
Peripheral Total	1234	1002184	1
Total	2324	1793896	2

3.2.2 Temperature-Humidity Bias Test

The moisture resistance of plastic package is evaluated by

temperature-humidity bias test, 85°C/85% RH biased condition. The result of this test is shown in Table 4.

Table 4 85°C/85%RH Bias Test Result

Device	Sample Size	Component Hore	Failure
MPU Peripheral	132 226	132000 204000	0 0
Total	358	336000	0

3.2.3 Storage Life Test

These tests evaluate the effect of storage at high temperature, low temperature or high humidity without bias.

(1) Plastic Package

Table 5 Storage Life Test on Plastic Package

Test Items	Condition	Sample Size	Failure
High Temp, High Humidity	65°C/95%RH, 1000hrs	288	0
High Temp, High Humidity	80°C/90%RH, 1000hrs	88	0
Presser Cooker	2atm 121°C, 100hrs	266	0
High Temp, Storage	$Ta = 150^{\circ}C$, 1000hrs	85	0
Low Temp, Storage	$Ta = -55^{\circ}C$, 1000hrs	34	0

(2) Side-braze

Table 6 Storage Life Test on Side-braze Package

Test Items	Condition	Sample Size	Failure
High Temp, High Humidity	65°C/95%RH, 1000hrs	90	0
High Temp, Storage	$Ta = 150^{\circ}C, 1000hrs$	313	0
Low Temp, Storage	$Ta = -55^{\circ}C$, 1000hrs	86	0

3.2.4 Mechanical & Environmental Test

Table 7 Mechanical & Environmental Test Results

Test Item	Condition	Plast	tic	Side-b	raze
- rest item	Condition	Sample Size	Failure	Sample Size	Failure
Temperature Cycling	-55°C ~ 150°C 10 cycles	4159	0	4920	1
	-55°C ~ 150°C 200 cycles	826	1	359	0
Thermal Shock	0°C ~ 100°C 10 cycles	110	0	175	0
Soldering Heat	260°C, 10sec	180	0	177	0
Mechanical Shock	1500G 0.5 ms 3 times/X, Y, Z	110	0	189	0
Vibration Fatigue	60Hz, 20G 32hrs/X, Y, Z	110	0	167	0
Vibration Variable Freq.	20 ~ 2000Hz 20G 4 min/X, Y, Z	110	0	167	0
Lead Integrity	Bending Tention Fatigue	65 pins	o	102 pins	0

3.3 Reliability Test Results on 16-bit MPU

Table 8 Reliability Test Results on 16-bit MPU HD68000 (Side-braze)

Test Items	Condition	Sample Size	Failures
Operation Life Test (1)	Ta = 125°C, V _{CC} = 5.5V 1000hrs	30	0
Operation Life Test (2)	$Ta = 150^{\circ}C$, $V_{CC} = 5.5V$ 1000hrs	20	0
High Temperature Storage	Ta = 295°C, 1000hrs	20	0
Temperature Cycling (1)	-55°C ∼ 150°C, 10 cycles	105	0
Temperature Cycling (2)	-20°C ∼ 125°C. 500 cvcles	45	0
Thermal Shock	-55°C ~ 125°C, 15 cycles	22	0
Soldering Heat	260°C, 10 sec	22	0
Mechanical Shock	1500G, 5 msec 3 times/X, Y, Z	22	0
Vibration Variable Freq.	20G, 100~2000Hz 3 times/X, Y, Z	22	0
Constant Acceleration	20000G, 1 min/X, Y, Z	22	0
Solderability	230°C, 5 sec	22	0

4. QUALITY CONTROL IN PROCESS

Process quality control plays an extremely important role in

quality assurance for semiconductor devices. Examples of control items are shown in Figure 3 and Figure 4.

Flow	Process	Inspection & QC Item
Q	Wafer process	
4	Probe test	100% Electrical test
	Dicing/Break	
├	Chip visual	100% visual inspection
	Die bonding	Patroll inspection once/day/machine visual
	Wire bonding	once/day/machine visual once/week/machine bond dimension bond strength
	Internal visual	100% visual inspection
🗘	Molding	
4	Temperature cycling	100%, Cond55°C ~ 150°C, 10 cycles
	Lead trim & form	
	Solder dipping	
│ │ →	External visual	100% visual inspection
	Mark	
	Burn-in	100% Burn-in, 125°C static
🛉	Electrical test	100% DC, AC & Functional test
🕁	External visual	100% visual inspection
\$	Lot acceptance	
	Warehouse	




Figure 3 Quality Plan in Plastic Package Process

Flow	Process	Inspection & QC Item
Q	Wafer process	
	Probe test	100% Electrical test
	Dicing/Break	
	Chip visual	100% visual inspection
	Die bonding	Patrol inspection once/day/machine Visual
	Wire bonding	Patrol inspection once/day/machine visual once/week/machine bond dimention bond strength
-	Internal visual	100% visual inspection
	Seal	
4	Temperature cycling	100%, Cond55°C ~ 150°C, 10 cycles
🕆	Leak test	100% Fine leak (He) 100% Gross leak (Bubble)
	Plating	
	Lead cutting	,
>	External visual	100% visual inspection
	Mark	
	Burn-in	100% Burn-in, 125°C static
中	Electrical test	100% DC, AC & Functional test
	External visual	100% visual inspection
\$	Lot acceptance	
\bigcirc	Warehouse	

Test/Inspection process
Production process
QC and QA operation

Figure 4 Quality Plan in Side-braze Package Process

5. QUALITY DATA FROM FIELD USE

Field failure rate is estimated in advance through production process evaluation and reliability tests. Past field data on similar devices provides the basis for this estimation. Quality information from the users are indispensable to the improvement of products quality. Therefore, field data on products delivered to the users are followed up carefully. On the basis of information furnished by the user, failure analysis is conducted and the results are quickly fed back to the design and production divisions.

Failure analysis result on 8-bit microcomputer returned to Hitachi from April '80 to March '81 is shown in Figure 5.




Figure 5 Failure Analysis Result

6. PRECAUTION

6.1 Storage

It is preferable to store semiconductor devices in the following ways to prevent detrioration in their electrical characteristics, solderability, and appearance, or breakage.

- (1) Store in an ambient temperature of 5 to 30°C, and in a relative humidity of 40 to 60%.
- (2) Store in a clean air environment, free from dust and active
- (3) Store in a container which does not induce static electricity.
- (4) Store without any physical load.
- (5) If semiconductor devices are stored for a long time, store them in the unfabricated form. If their lead wires are formed beforehand, bent parts may corrode during storage.
- (6) If the chips are unsealed, store them in a cool, dry, dark, and dustless place. Assemble them within 5 days after unpacking. Storage in nitrogen gas is desirable. They can be stored for 20 days or less in dry nitrogen gas with a dew point at -30°C or lower. Unpacked devices must not be stored for over 3 months.
- (7) Take care not to allow condensation during storage due to rapid temperature changes.

6.2 Transportation

As with storage methods, general precautions for other electronic component parts are applicable to the transportation of semiconductors, semiconductor-incorporating units and other similar systems. In addition, the following considerations must be given, too:

- Use containers or jigs which will not induce static electricity as the result of vibration during transportation. It is desirable to use an electrically conductive container or aluminium foil,
- (2) In order to prevent device breakage from clothes-induced static electricity, workers should be properly grounded with a resistor while handling devices. The resistor of about 1 M ohm must be provided near the worker to protect from electric shock.
- (3) When transporting the printed circuit boards on which semiconductor devices are mounted, suitable preventive measures against static electricity induction must be taken; for example, voltage built-up is prevented by shorting terminal circuit. When a belt conveyor is used, prevent the conveyor belt from being electrically charged by applying some surface treatment.
- (4) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock.

6.3 Handling for Measurement

Avoid static electricity, noise and surge-voltage when semiconductor devices are measured. It is possible to prevent breakage by shorting their terminal circuits to equalize electrical potential during transportation. However, when the devices are to be measured or mounted, their terminals are left open to provide the possibility that they may be accidentally touched by a worker, measuring instrument, work bench, soldering iron, belt conveyor, etc. The device will fail if it touches something which leaks current or has a static charge. Take care not to allow curve tracers, synchroscopes, pulse generators, D.C. stabilizing power supply units etc. to leak current through their terminals or housings.

Especially, while the devices are being tested, take care not to apply surge voltage from the tester, to attach a clamping circuit to the tester, or not to apply any abnornal voltage through a bad contact from a current source.

During measurement, avoid miswiring and short-circuiting. When inspecting a printed circuit board, make sure that no soldering bridge or foreign matter exists before turning on the power switch.

Since these precautions depend upon the types of semiconductor devices, contact Hitachi for further details.

6.4 Soldering

Semiconductor devices should not be left at high temperatures for a long time. Regardless of the soldering method, soldering must be done in a short time and at the lowest possible temperature. Soldering work must meet soldering heat test conditions, namely, 260°C for 10 seconds and 350°C for 3 seconds at a point 1 to 1.5 mm away from the end of the device package.

Use of a strong alkali or acid flux may corrode the leads, deteriorating device characteristics. The recommended soldering iron is the type that is operated with a secondary voltage supplied by a transformer and grounded to protect from lead current. Solder the leads at the farthest point from the device package.

6.5 Removing Residual Flux

To insure the reliability of electronic systems, residual flux must be removed from circuit boards. Detergent or ultrasonic cleaning is usually applied. If chloric detergent is used for the plastic molded devices, package corrosion may occur. Since cleaning over extended periods or at high temperatures will

RELIABILITY AND QUALITY ASSURANCE

cause swollen chip coating due to solvent permeation, select the type of detergent and cleaning condition carefully. Lotus Solvent and Dyfron Solvent are recommended as a detergent. Do not use any trichloroethylene solvent. For ultrasonic cleaning, the following conditions are advisable:

- Frequency: 28 to 29 kHz (to avoid device resonation)
- Ultrasonic output: 15W/2
- Keep the devices out of direct contact with the power generator.
- Cleaning time: Less than 30 seconds

DESIGN PROCEDURE AND SUPPORT TOOLS FOR 8-BIT SINGLE-CHIP MICROCOMPUTER

The cross assembler and the hardware simulator using various types of computer are prepared by the company as supporting systems to develop user's programs.

User's programs are mask programed into the ROM and

delivered as the LSI by the company.

Fig. 1 shows the typical program design procedure and Table 1 shows the system development support tools for the HD6801 and HD6805 Family which are used in these processes.




Figure 1 Program Design Procedure

started.

Options such as ROM is masked by the company, LSI is testatively produced and the sample is handed in to the user. After the user has evaluated the sample and confirmed that the program is correct, mass production is

DESIGN PROCEDURE AND SUPPORT TOOLS FOR 8-BIT SINGLE-CHIP MICROCOMPUTER

Table 1 System Development Support Tools

		Residen	t System		Cross	System
Type No.	Evaluation Kit	Evaluation Board	EPROM on the Package	H68SD5 + Emulator Set (Hardware + Software)	HITAC M IBM370	Intel MDS220/230
HD6801S0 HD6801S5	H61EVT2* (Hardware) + S31MIX-R (Software)	H61EV00*	HD68P01S0	H68SD5 + H61MIX1*	0	0
HD6801V0 HD6801V5	H61EVT2* (Hardware) + S31MIX1-R (Software)	H61EV01*	HD68P01V05 HD68P01V07	H68SD5 + H61MIX1*	0	0
HD6805S1	H65EVT2 (Hardware) + S65MIX1-R (Software)	H65EV00*	HD68P05V05 HD68P05V07	H68SD5 + H65MIX1		0
HD6805U1 HD6805V1	H65EVT2 (Hardware) + S65MIX1-R (Software)	H65EV01*	HD68P05V05 HD68P05V07	H68SD5 + H65MIX1		0
HD6805W0	H65EVT3* (Hardware) + S65MIX1-R (Software)	H65EV02*	_	H68SD5 + H65MIX2		0
HD6301V0 HD63A01V0 HD63B01V0	H31EVT1* (Hardware) + S31MIX1-R (Software)	H31EV00*	-	H68SD5 + H31MIX1*	0	0
HD63L05	H3L5EVT1* (Hardware) + S65MIX1-R (Software)	H3L5EV00*	_	H68SD5 + H3L5MIX1*		0

^{*} Under development

DESIGN PROCEDURE AND SUPPORT TOOLS FOR 8-BIT SINGLE-CHIP MICROCOMPUTER

■ Single-Chip Microcomputer Development System

The H68SD5 is a development system for Hitachi 4-bit and 8-bit single-chip microcomputers.

It is an all-in-one type compact HD6800 based CRT/Key board microcomputer terminal with one Floppy disk driver and has standard interface for the TTY (RS-232C or TTL level) and printer (Centronics parallel interface). The EPROM Writer and the second Floppy disk driver are optionally available.

Features


 Supports the system development for 8-bit and 4-bit single chip microcomputers - HD6801/6805 family and HMCS40


series.

- Disk based low cost system
- Provides the CRT Editor, Assembler, Emulator and EPROM Writer controlled by FDOS-III
- 56k-byte RAMs
- Allows linking between the H68SD5 and the I/O devices (TTY and Printer)
- Easy to debug user's prototype system using the Emulator Module




H68SD5





EPROM Writer*



HD6801/6805 family) **Emulator Module* HMCS40** series

* Option

HMCS6800 FAMILY INSTRUCTION SET

Accumulator and Memory Operations

		d Memory Op		HE	26 26 26	80 80	17		H	D6 D6	80 80 80 80	5U 5V			н)6:	30	1∨		_	HD6	3L	05		ŀ	HC)68)68	302						80			
Operations	Mne- monic	Boolean/ Arithmetic Operation	IMMED	DIRECT	INDEX	EXTND	IMPL	MANEN	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	EXT INDIRECT	IMPL	RELATIVE
Add	ADDA	A+M→A	0		0	0) c	0	0			Ō	0	0				0	00	0	I		0			0						0		I	_
	ADDB	B+M→B	\circ	0	0	0		1	_		_	L	L	0	0	0	0		\perp	_				L	0	0	Q	0			Q	0	0	0	이		
Add Double	ADDD	A:B+M:M+1 →A:B	0	0	0	0								0	0	0	0														0	0	0	0			
Add Accumulators	ABA	A + B→A					0											0																			
Add with	ADCA	A+M+C→A	0	O	0	Ō		(0	10	0			0	0	0	0				20	0	1	Г	0	0	Ô	0		1	0	o	0	0	히	7	_
Carry	ADCB	B+M+C→B		0				Ι		Ι		Τ	I	Ō		0											0	Ó			Ô	0	0	0	0	I	
Subtract	SUBA	AM→A		0)		0	L				0	0				$\supset C$	0			0	0	0	0			0	0	0	0	$\overline{\bigcirc}$		
	SUBB	B−M→B	0	0	0	0		1	1	L	1	L	<u> </u>	0	0	0	0			_	1	1	L	_	0	0	0	0		_	이	의	의	9	의	_	
Subtract Double	SUBD	A:B-M:M+1 →A:B	0	0	0	0							}	0	0	0	0														0		0				
Subtract Accumulator	SBA	A-B→A					0											0											0								-
Subtract with	SBCA	A-M-C→A	0	0	0	Ō	\Box	1	50	10	olo	T		0	0	0	0			5	olc	0	1		0	0	Ö	0		7	0	0	0	0	ot	7	-
Carry	SBCB	B-M-C→B	0	0	Ó	0		I						Ō	0	Ö	0			1	T	T			0	0	0	Õ			0	0	0	0	ol	T	
Multiply	MUL	A×B→A:B					0	I	I		I	L						0				Γ										\exists		\Box		0	
Decimal Adjust A	DAA	Decimal Adjust Accumulator					0											0											0								
Increment	INC	M + 1 → M			0	O	\sqcap	T	10	10		T		T	1	0	0		\neg		olc	1		1	_		0	0		1		ol	0	ol	ō†	7	
	INCA	A+1→A					0	1	1	1	T	0		1				0	\top	7	\top		0	1					0						1	ol	-
	INCB	B+1→B					0	T				Ī	T					O		1	T	T							0						(0	
Decrement	DEC	M – 1 → M			0	0		I	C							0	0) C						0	0				0	0	0	0		_
	DECA	A-1→A	L		L	L.	0	1	\perp	1	L	0		L				0					0						0							0	
	DECB	B-1→B	L		_	L	0	1	1	1	1_	L	1_	L	1_			0	4	1		1_	1_	<u> </u>					0	_	_	_	_	_		의	
Clear	CLR	0→M	L		0	0		1	10		4	L	1	<u> </u>	1_	0	0		4	4	<u> </u>	4	1	_		_	0	0	1	_	-	의	익	익		_	
	CLRA	0→A	<u> </u>	-	ļ	_	9	+	+	+-	┿-	0	1-	┞	-			Ö	+	4	+	╄-	0	ļ	_	L				4		-+	-			의	
Compose	CLRB	0→B A – M					0	1	1	1	L	╄-	-	<u></u>		$\overline{}$		0	-	=		1	-	-					0	-	\rightarrow	ᅱ	긁	$=$ $\frac{1}{2}$		익	
Compare	CMPB	B-M		0			\vdash	-			10	-	┼	읮	00	으	0	-		4	$\supset C$	14	-	 		00			-			의		읫	의.	+	
Compare Double	CMPD	A:B-M:M+1						\dagger	\dagger	-	-		T			\cup	\cup		1	1	+	-	\vdash	-	9		0	\mathcal{L}		1				0		+	
Compare Accumulators	СВА	A-B			-	-	0	†	1	1-				\vdash				0	+	7		t		-	-				0	1	1	7	\dagger	+	+	1	
Test Zero or	TST	M-00	+-	-	0		+	+	to	to	+	+	+-	+	-	0	0	-	+	-1,	əlc	+-	+-	-	 		0	0	+-+	+	-	러	\rightarrow	0	ət	+	
Minus	TSTA	A-00			ř	۲	o	\dagger	+	1	+	6	+	†	1	\preceq	\vdash	0	+	-+	4	+	0	-	 	-	\preceq	۲	0	-1	+	4	4	7		ət	
	TSTB	B-00	T			_	Ö	+	\top	+	†	Ť	1	1				ŏ	+	7	+	T	ľ					_	ŏ	1	+	+	+	+		ŏt	
And	ANDA	A·M→A		0				10	O	10	0	T	Ι		0					5		0			0	O	O	0						0		7	_
	ANDB	B·M→B	0	0	0	Ō		I	Ι	Ι	Γ		I	0	0	0	0										0	0						0			
Or	ORAA ORA	A+M→A	0	0	0	0			C	0	0			1	0	0	0			2	00	0			0	0	0	0			0	0		0		1	
	ORAB ORB	B+M→B	0	0	0	0		T						0	0	0	0								0	0	0	0		1	0		0			1	_
Exclusive Or	EORA	A⊕M→A	0	0	0	0	\vdash	1	oto	10	to	1	T	0	0	0	0			٥tc	olo	to	1		0	0	Ō	0	1	+	ol	ot	ol	0	σt	+	_
	EORB	B⊕M→B	0	0	0	Ō		Ť	Ť		Τ	1	\vdash	Ŏ	00	Ó	Ó		1	+	1	Ť	1	Γ	Ó	0	0	Ō		1	0	Ol:	010	Ok	Ol.	7	-
		М→м			0				C	0			Ι			0	0			-	O C	Ī	I	Γ			0	0		1	-	o	0	0	ŌŢ	1	
1's	COMA	A→A					0	\prod		L		0		L				0	\Box	I	\perp		0						0	\Box		J	\Box	J		9	_
	СОМВ		L				0	1	\perp			L	L	L				0	1	\perp	L	L	L						0	_[J	\Box	\Box	\bot		0	
Complement 2's (Negate)	NEG	00 – M→M	_		0	0		1	10	10	-	Ļ	Ļ.	<u> </u>		0			1	1	2 0	-	1	_		_	0	0		_]	_	의	0	0		_	_
Z 3 (Negate)		00 – A→A	_			_	0	+	+	1	1	0	1_	 _		_		Ö	4	1		1	10	ļ_	\sqcup	_			의	4	4	_	_	4		의	
Dia Tosa		00 – B→B					0	1	1	1	1	1	+-	F		=		0	4	4	1	1	1	_		_		_	0	4	\downarrow	\exists	4	\downarrow		익	
Bit Test	BITA	A · M	일	0	9	9	\vdash	1		40	40	+	-	12	0	읮	9	\vdash	-49	4	<u> </u>	10			의	의	0	10	1	4	의	炓	읮	9(升	4	
	BITB	B · M	\cup	0	\cup	\mathcal{O}	LL	L		1	1	[1	S	0	\circ	9	L I	L	_		1_	L	_	\cup	\circ	0	\odot			\cup	\cup	O	0	\cup L		_

HMCS6800 FAMILY INSTRUCTION SET

Operation Mine			Boole	an/		ΗĘ		015 017 03			HE)68)68	305 305 305 305	V			HD	63	01V	,		н	D6:	3L(05		۱	1D6	880 880 880	2	N				880			
Bit Set	Operation	1	Arithr	netic	IMMED	DIRECT	INDEX	EXTND	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	>1	IMMED	DIRECT	INDEX	EXTND	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXIND	≥	IMMED	DIRECT	INDEX	EXTND	EXT INDIRECT	IMPL	RELATIVE
Load	Bit Clear	BCLR n	о⊸м∙і	Bit(n)							Ö									T		0					\exists			I								
Load	Bit Set				L					L	0	L			Ц	1		1		1	L	0				1	1		1	1		_	L	_			_	_
Transfer				tend B	L			\downarrow	1	L		_				-	4	1		1		_				4	1	1	1	1	-	L						
LDB	Load	LDA	M⊸A		0	0	0)	-	0	0	0	0			0	0		0	1	0	0	0	0		-				7	1	0	0	0	0	0	\dashv	
STAA A-M O O O O O O O O O O O O O O O O O O		LDB			_		1	_}_								_	_	4			L					- (1_	_	1_		_		
STA A-M	0		M:M+	1→A:B	0	0	익	익.	4	1	1_	L	Н	_	1	의	엑	24	의_	+	1	-		_		4	4	+	1	4	+	10	0	0	0	의	4	_
STB STD A.B.—M.M.H.1 0 0 0 0 0 0 0 0 0	Store	STA	A→M		_	0	0		1	L	0	0	0				0			1	L	0	0	0		\downarrow	-				_	L	0	0	0		_	
TFR		STB							1	L	L																(7			L_	L-		_	_	
TR	Transfer	†			-	0	9	익	+	╀	+	-	Н			-	익	2	<u> </u>	+	╁	╀	\vdash	_	\vdash	+	+	+	+	+	+	\vdash	10	0	0	의	-	
TBA	Tunoro		→Řegis	ster 2	-	-			1	L	L	_				4	4	1	1	-	1	L	Ц			4	4	4	4	1	+	\vdash	_	-				_
Exchange					┼-		\vdash		-	╁	+-	-	Н			-	+	+		_	+	+-	H	-	\vdash	\dashv	+	+	+	\rightarrow		+	\vdash	\vdash		-	1	
PSHA S = 1 - S	Exchange	1	Registe	er 1 ster 2						T								1		T							1	1	1	1							0	
PSHS Registers—Ms PSHS Registers—Ms PSHU Registers—Mu PSHU Registers PSH	Push Data	PSHA	A→Ms S−1→	s						T				-					C										1									
PSHU Registers→Mu U ¬ ¬ → U		PSHB	B→Ms S – 1 →	s						T									C		T								T			T						
Pull Data PULA MS→A S+1→S O		PSHS	Registe S−n→	ers→Ms S																																	0	
PULA S+1→S PULB MS→B S+1→S PULB MS→B S+1→S PULU MS→B S+1→S PULU MU→Registers PULU MU→RH PULU MS→B S+1→S PULU P		PSHU	Registe U – n→	ers→Mu U							,																										0	
PULS MS→Registers S+n→S	Pull Data	PULA	Ms→A S+1→	s							L								C																			
PULU Mu→Registers PULU		PULB	Ms→B S+1→	s							L								C																			
Shift Left		PULS	S+n→	S				1		L										1								1	1	1	1	L				a, i	0	
Arithmetic		PULU	Mu→Ro U+n→	egisters U																																	0	
ASLB B ASLD A:B ASLD A:B ASLD A:B ASLD A:B ASLD A:B ASLD A:B ASR A A A A ASRB B ASLB C			1. 1		L	بَــا	0		1	L	0	0						2		1	L	0	0			4	4		2 0	-	1	1	0	0	0	0		_
ASLD A:B Shift Right ASR M ASRA A ASRB B MSB LSB C O O O O O O O O O O O O O O O O O O	Arithmetic		1 , 0		-	-	-			+	-	-	H	\circ	\vdash	-	+	+			+	\vdash	H	-	1	\dashv	+	+	+			╁	-	+	H	\dashv		_
Shift Right ASR M ASRA A ASRB B MSB LSB c C C C C C C C C C			4 1	LOD	 			-+	-	+	+	1	Н			+	+	+		_	t	+	Н	-	H	+	+	+	+	+	+	t	+	T	Н	\vdash	7	
ASRB B MSB LSB C O O O O O O O O O O O O O O O O O O	-		M	,			0	-+-	I	I	0	0						0	0			0	0			1	\supset		0	-	I		0	0	0	0		_
Shift Left LSL M CHOOL MSB LSB CHOOL	Arithmetic		1		<u> </u>					ŀ	H	-	H	0	H	\dashv	-	\dashv		_	+	+	H	_	0	-{	+	+	+			+	-	-			읭	_
LSLB B C MSB LSB			4)					I	I	I	0	0						I		I		0	0			1	丁	1	I	1		L	0	0	0	0		_
Shift Right LSR	Logical		4 !		-	-	-	-	+	+	1	-	H	0	\sqcup	-	1	4	+	+	+	-	\vdash	-	9	4	\dashv	+	+	+	+	+	-	-	\vdash		읭	
LSRA A	Shift Riaht			630	+	H		1	+-	+	0	0	\vdash	-		-	-		a	+	+	6	0		H	+	+	+	olo	5	+	+	0	0	0	0	4	_
LSRB B MSR LSB c			A (0+0	L					İ	Ĭ	Ľ		0			ď			士	T	Ĭ	Ĭ		0	1	\exists	Ť	1	-	5	İ	Ľ	Ľ	Ĭ		0	_
Rotate Left			В ∫м	ISB LSB C	Ŀ		H				L		П			\Box	J	J		_	F					I	Ţ	Ţ	Ŧ	1	2	F			П		0	_
ROLA A COMBRIGHT OF COMBRIGHT O	Rotate Left				-				4	+-	1	6	\vdash				-	1		4-	+	1		\vdash	\vdash	-	+	4,	1	+	+	+-	-	-			\dashv	
ROLB B C MSR LSB O O O O O O O O O	notate Lett		la la		-	-	4		1	+	1	۲	\vdash	0		-	+	4	_	1-	+	۲	Н		0	\dashv	+	+	4		5	+	۲	۲	۲	\mathcal{L}	히	
Rotate Right ROR M RORA A COMPANY OF THE ROR				MSB LSB	Г					T				Ĭ			\exists	1				T				_†	1	_	1			T		I			ŏ	_
	Rotate Right		1 1		L		0		I	L	0	0						2	0	I	L	0	0			1	I		20	-	\perp	\Box	0	0	0	0		
RORB B CASE LASE			17 16	MSB LSB	L		\vdash			+	1	-	\vdash	0	\vdash	-		+			+	-	-	-	0	-	4	+	+			-	-	-	Н	-	읭	

			ı	HD	680 680)1V			HD HD	68 68	05 05 05 05	U V		н	D6:	301	v		ŀ	ID6	3L	05		-	HD HD	680)2	N				380 380			
Operations	Mne- monic	Boolean/ Arithmetic Operation	IMMED	DIRECT	EXTNO	IMPL	RELATIVE	12	DIRECT		EXTND	IMPL PEI ATIVE		DIRECT	INDEX	EXTND	الم	RELATIVE	IMMED	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXIND	REI ATIVE	MED	DIRECT	INDEX	2	EXT INDIRECT	IMPL PEI ATIVE	RELATIVE
And Immediate	AIM	M·IMMED→M					T	Γ				1	1	C	0		7	T	7	7	1	П				1		T	T	Т				T	7
OR Immediate	OIM	M+MMED→M											Ι	C	0			T									\perp		L				\perp	\perp	1
EOR Immediate	EIM	M⊕IMMED→M				L						I	Ι		0		I	\mathbf{I}	I	I						I		\perp	Γ				\Box	\perp]
Test Immediate	TIM	M-IMMED		\perp		L							\perp	IC	0		\perp	\perp	\bot	\perp	L		\Box			┙	\perp	_ــــــــــــــــــــــــــــــــــــ	L		Ĺ		\perp	\perp	⅃

······································					68	018 01\ 03		H	D6 D6	808 808 808	5U 5V			нс	63	801	V		н	D6:	3L(05			HD	68 68 68	02					D68			
Operations	Mne- monic	Branch Test	IMMED	DIRECT	INDEX	EXTND	RELATIVE	IMMED	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	EXTNO	EXT INDIRECT	IMPL	RELATIVE
Branch if Carry Clear	BCC LBCC	C=0		\exists		1	0	+	Ŧ	F		0			_	7	C						0	7		1	_	(<u> </u>	7	Ŧ	+	+	F	00
Branch if Carry Set	BCS LBCS	C = 1			7	+	0	+	+	+		0	H		1	7	C		F				0			1	7		1	+	7	1	+	F	00
Branch if=Zero	BEQ LBEQ	Z=1	F	7		7	0	1	+	+	-	0	H		1	1	C		-				0			7	7			7	Ŧ	+	-	-	00
Branch if Not Equal Zero	BNE LBNE	Z=0				+	O	1	+	+	-	0		7	1	1	C		-	-			0			1	4		1	7	+	+	+	F	0
Branch if≧Zero	BGE LBGE	N⊕V=0	F			+	0	+	+	+	F		H	_	+	7	10		F							7	1			+	#	+	+	F	000
Branch if>Zero	BGT LBGT	Z+(N⊕V)=0	H	1	7	Ŧ	0	7	+	+				-	7	7	C				-					7	-		Ö	-	Ŧ	Ŧ	Ŧ	F	00
Branch if <zero< td=""><td>BLT LBLT</td><td>N⊕V=1</td><td>H</td><td></td><td>-</td><td></td><td>0</td><td>-</td><td>+</td><td>+</td><td>-</td><td></td><td>H</td><td>-</td><td>7</td><td>7</td><td>C</td><td></td><td>F</td><td></td><td></td><td></td><td></td><td></td><td></td><td>7</td><td>-</td><td></td><td></td><td>7</td><td>Ŧ</td><td>+</td><td>+</td><td>F</td><td>00</td></zero<>	BLT LBLT	N⊕V=1	H		-		0	-	+	+	-		H	-	7	7	C		F							7	-			7	Ŧ	+	+	F	00
Branch if≦Zero	BLE LBLE	Z+(N⊕V)=1	H	H	-		0	1	-	+				-	-	7	C		F		-					7	-			Ŧ	T	+	F	F	00
Branch if Higher	BHI LBHI	C+Z=0	F		-		0		-	-		0			-	+	C		F		-		0			7	-			Ŧ	Ŧ	+	F	F	00
Branch if Higher or same(unsigned)	BHS LBHS	C=0	F		-	+		\exists		F	E	0					-	\perp	_				0			-		-	$\frac{1}{1}$	1	-	\perp			00
Branch if Lower or Same	BLS LBLS	C+Z=1					0	\perp	-	\vdash		0				1	C		L		-		0			\exists			1	1	+	\pm	\perp	\perp	000
Branch if Lower (unsigned)	BLO LBLO	C = 1			-		H		1	1	-	0			-	1	\pm	\pm					0					1	1	+	1	\pm	\perp	\perp	Ю
Branch if Plus	BPL LBPL	N=0				_	10	\perp	\pm	\pm	L	0			1	1			L				0			1			의	+	+	1	1	\perp	00
Branch if Minus	BMI LBMI	N = 1	E			-	0		+	-	_	0			1	\perp			E				0						의	1	+	\pm	1	t	00
Branch if Overflow Clear	BVC LBVC	V=0			_	+	0		\pm	1					1	\pm		I	L							1				\pm	+	1	-	+	000
Branch if Overflow Set	BVS LBVS	V = 1	E			1	0	\perp	+	1	-			-	1	\downarrow		1	L				-	Н	1	1		1	익	1	1	1	1	+	00
Branch if Half Carry Clear	внсс	H=0				1			1	1		0			1	1	1	1					0					-	1	1	1	1	1	1	
Branch if Half Carry Set	BHCS	H=1							1	L		0					1	1	L				0			_		\downarrow	1	1	1	1		1	
Branch if Interrupt Mask Clear	вмс	1=0					1			1	_	0						1					0					4	1	1	1	\perp	1	1	
Branch if Interrupt Mask Set	BMS	l=1			1	1	L		1	-		0						1					0					_	1	1	1	1	_	1	
Branch if Interrupt Line High	він	INT=1										0											0												

HMCS6800 FAMILY INSTRUCTION SET

			ı	HD	680 680 680)1V			HD HD HD	68 68	05 05	Ŭ		1	НD	630	01\	,		н	263	3L()5		۰	1D	680 680		V				880			
Operations [*]	Mne- monic	Branch Test	IMMED	DIRECT	INDEX	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	KELALIVE	IMMED	DIRECT	INDEX	IMPI	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	INTO	RELATIVE	IMMED	DIRECT	INDEX	EXTND	EXT INDIRECT	IMPL	RELATIVE
Branch if Interrupt Line Low	BIL	INT=0										- (5			1	T	T	T																	
Branch if Bit n of M Clear	BRCLR n	M(n)=0										1	5	1		T	1		T					0	1			T	T	T					T	
Branch if Bit n of M Set	BRSET n	M(n) = 1										1	5						T					0					1							
	BRA					I	0						5	1			I	C						0					C						\exists	$\overline{\bigcirc}$
Always	LBRA												Ι				\perp		Ι									I							\exists	Ō
Branch Never	BRN			_	1	\perp	0			_	4	_ (의	1	1	1	\perp	C	4	<u> </u>				의	4	4	_	_		L	L	L		_		0
	LBRN			1	1	1	4_	1		-	_	4	_	4	4	4	_	4	1	!			4	_	-	4	4	1	4_	╄	1	1		4		୍ରା
Branch to Subroutine	BSR LBSR		H	\dashv	+	+	0	H	Н	-	-	+	7	+	+	+	+	10	1	-	H	_	H	의	+	+	+	+		+	-	-		-	-	
Jump	JMP			(0	5			0	0	0		T		-	0		T	T	0	0	0				-	o l	5			0	0	0	0		
Jump to Subroutine	JSR			0					0	0					0	0				0	0	0					0	0			0	0	0	0		
Return from Subroutine	RTS					C)					0																							0	
No Operation	NOP				1	C	5					o	7	1	T	7	C	5	T	Т			0				1	70	5	T					O	
Software	SWI				I	C						0	I		\Box	\perp			I				0		I	\Box				L					0	
Interrupt	SWI2			\perp	1	1	1	1	Ш				1	1	1	1	\perp	1	1	\perp				_	1	4	1	1	1	\perp	L	L	Ш		0	_
	SWI3		\Box		4	1	\perp	_				_	1	4	_	_	\perp	\perp	1	1		L		_	_	1	_	1	1	\perp	L	L		_	0	_
Return from Interrupt	RTI					C										1							0													
Wait	WAI			\vdash	1	C		T	П	7		_	7	7	7	7	C	5	†	1	\vdash	_			+	7	7	10	5	T		1			7	7
	CWAI						T						ヿ	1	\neg	\top	1	T	T	T					1		_	1	T	T	T				0	٦
Synchronize to Interrupt	SYNC												1					T	T									1		T					0	
Sleep	SLP			1	+	+	+	T	\Box		-	1	7	+	7	+	1	5	T	t^-	1			\dashv	+	7	+	-+	+	1	1	1			+	٦

●Index Register and Stack Pointer Instructions

				HI	D68 D68 D68	801 801 803	S V			1D1	686 686	055 051 051 051	,		нс	63	01\	,		н	063	3LO	5		H	D68 D68 D68	302) 2 2W			H	D6 D6	809 809) E	
Operations	Mne- monic	Boolean/ Arithmetic Operation	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	IMDI	RELATIVE	IMMED	DIRECT	INDEX	EXIND	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	INAMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXT INDIRECT	IMPL	RELATIVE
Increment	INX	X + 1 → X	T	\top	П		ol	7	7	7	7	10		T		\neg	10	5	1		П		5	T	1	1	1	0			\dashv	7	+	1	\top
Decrement	DEX	X-1→X	Г				o	\neg	7	T									T				5	T			1	0			1.			T	
ADD with B	ABX	B+X→X	Г				0	T	1	1	T	T	T	Г					T				T	T	T								1	0	
Clear	CLRX	0→X	T	Γ			T	Т	П					Γ			T	T	T			7	5	Т	T	T	Γ					T	T	T	
Negate	NEGX	00-X→X	T					7				(T	Т				5	T			Γ						1	1	
Complement 1's	COMX	FF-X→X	Т	T				П					5				T	T	Τ			(5	Т	T								T		Γ
Shift Left Arithmetic	ASLX	C MSB LSB															1						0	Ī											
Shift Right Arithmetic	ASRX	MSB LSB C																						T											
Shift Right Logical	LSRX	0□□-□ MSB LSB C																1						1											

				HE	268	301 301 303	V		H	068 068 068	305	ίŬ	,		н	063	301	V			нс	63	3L()5			HD	68	00 02 02					068 068			
Operations	Mne- monic	Boolean/ Arithmetic Operation	IMMED	DIRECT	INDEX	EXTND	IMPL RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL	HELAI IVE	IMMED	DIRECT	EXTND	EXT INDIRECT	IMPL	RELATIVE
Shift Left Logical	LSLX							Ì				0							1					0							1	1		\dagger			
Rotate Left	ROLX	C MSB LSB						T				0												0						+	\dagger			1	+		
Rotate Right	RORX	C MSB LSB						T				0												0						1	1	+		+			
Test	TSTX	X-00				+	+-	╁	+-	+-		0		-		-	-	+	+	\dashv	-	+	-	0	-	-	-	-	+	+	+	+	+	+	+	++	-
Compare	CPX CMPX	X-M:M+1	0	0	0	0		C	0	0	0	Ŭ		0	0	0	0	1		0	0	0	0	Ĭ		0	0	0							0		
Load	CMPY LDX	Y M:M + 1 M:M + 1 → X	0	0	0	0		C	0	0	0			0	0	0	0			0	0	0	0			0	0		0			510	50		0		
Store	STX	M:M+1→Y X→M:M+1		0	0		+	t	0	0	0				0	0	0	_	1		0		0				0	0	0	\downarrow		() C		0		
Load effective Address	STY	Y-M:M+1 Effective→X Address																												+	\dagger			1-			
	LEAY	Effective → Y Address						_	-												1									1	1	1					
Push	PSHX	X→Ms	\vdash				읶	┡	1	-						-		읶	4	-	-	4	-		-	Н		-		-	+	+	+	+	\vdash	H	\dashv
Pull	PULX	Ms→X			-	-10	2 _	ļ	+	-	_	_				-	-10	익	+			-			_		-		+	-	4	4	+	+	-	\sqcup	_
Transfer X,A	TAX	A→X	H	-1		+	+-	+-	+-	-		00	-1	_	-		-	+	+	-		-+		의	-	H			-	+	+	+	+-	+-	+-	\vdash	\dashv
Transfer X,S	TXA TSX	X→A S→X	-	-1	\vdash		+	+	+	-		\cup	-1			-+	-	4	+	-	+	4		0	-	Н	\dashv	-+		5	+	+	+	+	+	\vdash	
iransier A,S	TXS	S→X X→S	1-	-1	\dashv)))	+-	-	-	Н		H	-	Н	-		읡	-	+	-+		-			-	\vdash			<u></u>	+	+	+-	+	+-	\vdash	\dashv
Increment	INS	A→3 S+1→S	1-	-	-		=======================================	+-	+-	-	\vdash	-	H		\vdash	\dashv		허	+	\dashv	-	-		-	-	\vdash	-	-		ăt	+	+	+-	+	+	\vdash	\dashv
Decrement	DES	S-1→S	1	-	-		51-	+	+-	+	\vdash		\vdash		\vdash	-		ăt	+	\dashv	\dashv	-+	{	-	\dashv	\vdash	-	-+		ă	+	+	+	+	+	+	\dashv
Reset		\$7F→S				+	4-	+	+-	-		0	\vdash				-	7	1	-	+	+		0	\neg	\vdash			+	4	+	+	+	+	+-	+	\dashv
Compare	CMPS	S-M:M+1				1	1		T									1	1			1												0		Ħ	
	CMPU	U – M:M + 1						1										\Box				I							\perp	\perp		210	2 0	0	0	LJ	[
Load	LDS	M:M+1→S		0	0	0	L	1	1	Ĺ				0	0	0	0	1	1	_[_[_				0	0	0	0	1						Ш	$_{\perp}$
	LDU	M:M+1→U				1	1	1	1								_	1	1	1	_	_		_		Ц				1					0		\Box
Store	STS	S→M:M+1		0	이	9	4	1_	1						0	9	의	1	1	_	_	_	_	_			0	0	익	4	1					\sqcup	_
	STU	U→M:M+1		1		4	4	1_	1-							_	1	4	4	_	4			_				_	4	1	4	4	40		10		_1
Load effective Address	LEAS	Effective Address →S						\perp	_							_															1	1					
	LEAU	Effective →U Address				_		L	L																						1	j	C		L		
Exchange	XGDX	ACCD↔X						L	1									9	\perp												_L						.]

● Condition Code Register Instructions

					HD6801V			HD6805S HD6805U HD6805V HD6805W			HD6301V					HD63L05				HD6800 HD6802 HD6802W					HD6809 HD6809E									
Operations	Mne- monic	Boolean Operation	IMMED	DIRECT	INDEX	IMPL	RELATIVE	IMMED	DIRECT	삘	EXIND	RELATIVE	IMMED	DIRECT	INDEX	EXTND	RELATIVE	MED	DIRECT	8	EXTND	IMPL REI ATIVE	ME	DIRECT	삥	EXIND	IMPL REI ATIVE	NED Y	DIRECT	INDEX	É	EXT INDIRECT	- 1∤•	KELATIVE
		O→C	\Box	\top		0				1			T			10		Τ			(5	Τ			(T					7	٦
Clear Interrupt Mask	CLI	0→1				0																				(

HMCS6800 FAMILY INSTRUCTION SET-

)	HD	680 680 680	1 V		H	D6 D6	805 805 805 805	5Ú			HD	63	01V			HD	631	L05		1	HD	068 068 068	Ò2				HD		09 09E	:	
Operations	Mne- monic	Boolean Operation	IMMED	DIRECT	INDEX	IMPL	RELATIVE	IMMED	DIRECT	INDEX	MPI	RELATIVE	IMMED	DIRECT	INDEX	IMPL	RELATIVE	IMMED	DIRECT	EVTAN	IMPL	RELATIVE	IMMED	DIRECT	INDEX	EXTND	IMPL PELATIVE	MMED	DIRECT	INDEX	EXTND	EXT INDIRECT	IMPL	RELATIVE
Clear Overflow	CLV	0→V				0	П				1				1	0			1	T							0	T						٦
Set Carry	SEC	1→C				0				T	C				1	0				T	Ī						0	T	T	T	Τ		\neg	\neg
Set Interrupt Mask	SEI	11				0					C				T	0					C						0	T						
Set Overflow	SEV	1→V				0					T					70				T		T					0	7		Т	Τ			\neg
Transfer A,	TAP	A→CC				10				T	T					0				7	Т	Г					0	T	T	T	Г			
cc	TPA	CC→A				0							Г			0												Т	T	T	T			1
And CC	AND CC	CC-imm→CC																										C		I				
Or CC	ORCC	CC+imm→CC									T						Γ				T							To		T	T			

LEGEND

CC

Condition Code Register

EGEN	D		
Α	Accumulator A	н	Half Carry from 3 bit
В	Accumulator B	1	Interrupt Mask
Х	Index Register	N	Negative
Υ	Index Register (6809 only)	Z	Zero
S	Stack Pointer	V	Overflow
U	User Stack Pointer (6809 only)	С	Carry Bit from 7 bit
→	Transfer into	MSB	Most Signification bit
+	Arithmetic Plus	LSB	Least Signification bit
-	Arithmetic Minus	IMMED	Immediate
•	Boolean AND	DIRECT	Direct
+	Boolean Inclusive OR	INDEX	Indexed
•	Boolean Exclusive OR	EXTND	Extended
:	Connection Area	EXT INDIRECT	Extended indirect
M	Complement of M	IMPL	Implied (Inherent, Accumulator)
Ms	Stack area pointed by S.	RELATIVE	Relative
Мu	Stack area pointed by U.		

8-BIT MICROCOMPUTERS FOR INDUSTRIAL APPLICATION

For industrial application which needs wider operating temperature range (from -40°C to +85°C), Hitachi has the following devices for both the 8-bit single-chip microcomputers

and the 8-bit multi-chip microcomputers.
"J" indicates industrial grade devices (Example HD6801S0PJ).

• 8-BIT Single-chip Microcomputer Characteristics

T	/pe No.		HD6801S0PJ HD6801S0CJ	HD6801V0PJ	HD6803PJ HD6803CJ	HD6805S1PJ	HD6805U1PJ	HD6805V1PJ	HD6805W0PJ*	HD6301V0PJ* HD63A01V0PJ*
Pr	ocess		NMOS	NMOS	NMOS	NMOS	NMOS	NMOS	NMOS	CMOS
Pa	ckage		DP-40 DC-40	DP-40	DP-40 DC-40	DP-28	DP-40	DP-40	DP-40	DP-40
		Vcc	5V ± 0.25V	5V ± 0.25V	5V ± 0.25V	5,25V ± 0.5V	5.25V ± 0.5V	5.25V ± 0.5V	5.25V ± 0.5V	5V ± 0.5V
		Topr	-40~+85°C	-40~+85°C	-40∼+85°C	-40~+85°C	-40~+85°C	-40~+85°C	-40~+85°C	-40~+85°C
ΕI	ectrical * *	PD				800mW	800mW	800mW		
C	aracteristics	VIH (EXTAL)	2.2V	2.2V	2.2V					
		Hin (EXTAL)	1.2mA	1.2mA	1.2mA					
		ISBB	10mA	10mA	10mA		· · · · · · · · · · · · · · · · · · ·			
	Memory	ROM (k Byte)	2	4		1,1	2	4	4	4
	ivieniory	RAM (Byte)	128	128	128	64	96	96	96	128
	1/0		29	29	13	20	32	32	29	29
_	Timer (bit)		16	16	16	8***	8***	8***	8***x2	16
₫	SCI		Yes	Yes	Yes	No	No	No	No	Yes
Func	Other Featu	res	Data Retention Capability	Data Retention Capability	Multiplexed Address and Data	 Vectored Interrupts Self-check Mode Master Reset 	Voltage Comparator Vectored Interrupts Self-check Mode Master Reset	Voltage Comparator Vectored Interrupts Self-check Mode Master Reset	Voltage Comparator Vectored Interrupts Self-check Mode Master Reset	Sleep Operation Low power Consumption

Preliminaly

• 8-BIT Multi-chip Microcomputer Characteristics

T M.	Function	Electi	rical Characteristics*	•	Bookson
Type No.	Function	V _{cc}	Topr	P _D	Package
HD6800PJ	Micro Processing Unit	5V ± 0,25V	-40 ~ +85°C		DP-40
HD6802PJ	Micro Processor with Clock and RAM (128 byte)	5V ± 0.25V	-40 ~ +85°C		DP-40
HD6802WPJ	Micro Processor with Clock and RAM (256 byte)	5V ± 0.25V	-40 ~ +85°C		DP-40
HD6809PJ* HD68A09PJ* HD68B09PJ*	Advanced Micro Processing Unit	5V ± 0.25V	-40 ~ +85°C		DP-40
HD6809EPJ* HD68A09EPJ* HD68B09EPJ*	Advanced Micro Processing Unit	5V ± 0.25V	-40 ~ +85°C		DP-40
HD6821PJ	Peripheral Interface Adapter	5V ± 0,25V	-40 ~ +85°C		DP-40
HD6840PJ HD68A40PJ HD68B40PJ	Programmable Timer Module	5V ± 0.25V	-40 ~ +85°C		DP-28
HD6846PJ	Combination ROM I/O Timer	5V ± 0,25V	-40 ~ +85°C	1000mW	DP-40
HD46508PJ HD46508PJ-1	Analog Data Acquisition Unit	5V ± 0.25V (Analog Input 0 ~ 5.0V	-40 ~ +85°C		DP-40
HD46508PAJ HD46508PAJ-1	Analog Data Acquisition Unit	5V ± 0,25V (Analog Input 0 ~ 5.0V	-40 ~ +85°C		DP-40

^{*} Under development

^{**} Electrical Characteristics shown here is for the industrial grade which is different from standard specification. So refer to each data sheet for details.

^{***} Timer; 8-Bit programmable timer with 7-Bit programmable pre-scaler.

^{**} Electrical Characteristics shown here is for the industrial grade which is different from standard specification.

DATA SHEETS

8-BIT MICROCOMPUTER HMCS6800 SINGLE-CHIR SERIES

Preliminary data sheets herein contain information on new products. Specifications and information are subject to change without notice.

Advance Information data sheets herein contain information on a product under development. Hitachi reserves the right to change or discontinue these products without notice.


HD6801SO, HD6801S5 MCU (Microcomputer Unit)


The HD6801S MCU is an 8-bit microcomputer system which is compatible with the HMCS6800 family of parts. The HD6801S MCU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8×8 unsigned multiply with 16-bit result. The HD6801S MCU can operate as a single - chip microcomputer or be expanded to 65k words. The HD6801S MCU is TTL compatible and requires one +5.0 volt power supply. The HD6801S MCU has 2k bytes of ROM and 128 bytes of RAM on chip. Serial Communications interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6801S include the following:

FEATURES


- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Single Chip Or Expandable To 65k Words
- 2k Bytes Of ROM
- 128 Bytes Of RAM (64 Bytes Retainable On Power Down)
- 29 Parallel I/O Lines And 2 Handshake Control Lines
- Internal Clock/Divided-By-Four Circuitry
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6801

BLOCK DIAGRAM





PIN ARRANGEMENT



TYPE OF PRODUCTS

MCU	Bus Timing
HD6801S0	1 MHz
HD6801S5	1.25 MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	0 ~+70	°c
Storage Temperature	T _{stg}	- 55 ~·+150	°c

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

İter	n	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES	V		4.0	_	V _{cc}	v
mpat mgn voltage	Other Inputs*	V _{IH}		2.0		V _{cc}	•
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	V
	P ₄₀ ~ P ₄₇		Vin = 0 ~ 2.4V	-		0.5	
Input Load Current	SC ₁	lin	Vin = 0 ~ 2.4V	_	_	8.0	mA
	EXTAL		V _{in} = 0 ~ V _{CC}		_	0.8	
Input Leakage Current	NMI, IRQ, , RES	I _{in}	V _{in} = 0 ~ 5.25V	-	_	2.5	μΑ
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$	11 .	$V_{in} = 0.5 \sim 2.4 V$	-		10	
Leakage Current	P ₂₀ ~ P ₂₄	ITSII	V _{in} = 0.5 ~ 2.4 V	-		100	μΑ
	$P_{30} \sim P_{37}$		I _{LOAD} = -205 μA	2.4	_	_	
Output "High" Voltage	P ₄₀ ~ P ₄₇ , E, SC ₁ , SC ₂	V _{OH}	I _{LOAD} = -145 μA	2.4	_	-	V
	Other Outputs	}	I _{LOAD} = -100 μA	2.4	-	-	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	_	_	0.5	V
Darlington Drive Current	$P_{10} \sim P_{17}$	-l _{oh}	V _{out} = 1.5V	1.0	_	10.0	mA
Power Dissipation		PD		-		1200	mW
I Ci+	$P_{30} \sim P_{37}, P_{40} \sim P_{47}, SC_1$		V _{in} = 0V, Ta = 25°C,		-	12.5	
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz		_	10.0	pF
V _{CC} Standby	Powerdown	V _{SBB}		4.0	_	5.25	V
ACC Staurnh	Operating	V _{SB}		4.75	_	5.25	V .
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	_	_	8.0	mA

^{*}Except Mode Programming Levels.

[[]NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS

BUS TIMING (V_{CC} = 5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	Н	D6801	S0	Н	D6801	S5	Unit
	Tem.	Symbol	Test Condition	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}	j	1	_	10	8.0	-	10	μς
Address Strobe Pu	lse Width "High"	PWASH		200	_	-	150	_		ns
Address Strobe Ris	se Time	tASr		5	-	50	5	-	50	ns
Address Strobe Fal	I Time	t _{ASf}		5	-	50	5	_	50	ns
Address Strobe De	lay Time	t _{ASD}		60	-	-	30			ns
Enable Rise Time		ter		5	-	50	5	-	50	nş
Enable Fall Time		t _{Ef}		5	_	50	5	-	50	ns
Enable Pulse Width	"High" Time	PWEH		450	_	-	340		_	iis
Enable Pulse Width	"Low" Time	PWEL		450	-	_	350		-	ns
Address Strobe to	Enable,Delay Time	tASED		60	_	_	30	-	_	ns
Address Delay Tim	e	t _{AD}	Fig. 1	-	-	260		_	260	ns
Address Delay Tim	e for Latch (f = 1.0MHz)	t _{ADL}	Fig. 2		-	270	-	_	260	ns
Data Set-up Write	Time	t _{DSW}		225	-	-	115	1	_	ns
Data Set-up Read	Γime	t _{DSR}		80	-	-	70	-		ns
Data Hold Time	Read	t _{HR}		10	-	_	10			ns
Data Hold Time	Write	t _{HW}		20			20			113
Address Set-up Tin	ne for Latch	tasL		60			50			ns
Address Hold Time	for Latch	tAHL		20			20	-		ns
Address Hold Time	:	t _{AH}		20	_		20			ns
Peripheral Read	Non-Multiplexed Bus	(tACCN)		-		(610)			(410)	ne
Access Time	Multiplexed Bus	(tACCM)				(600)	_		(400)	ns
Oscillator stabilizat	tion Time	t _{RC}	Fig. 10	100	_		100			ms
Processor Control S	Set-up Time	t _{PCS}	Fig. 11	200	_	-	200	-	-	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	_	_	ns
Delay Time, Enable Positive T to OS3 Negative Transition	Fransition	t _{OSD1}	Fig. 5	-	-	350	ns
Delay Time, Enable Positive T to OS3 Positive Transition	ransition	t _{OSD2}	Fig. 5	_	-	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	-	_	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	tcmos	Fig. 4	_	_	2.0	μs
Input Strobe Pulse Width	· · · · · · · · · · · · · · · · · · ·	tpwis	Fig. 6	200	-	-	ns
Input Data Hold Time	port 3	tiH	Fig. 6	50	-	-	ns
Input Data Set-up Time	Port 3	t _{is}	Fig. 6	20		_	ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2

TIMER, SCI TIMING ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_0 = 0 \sim +70^{\circ}C$, unless otherwise noted.)

ltem	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		tcyc +200	_		ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-′	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_	-	t _{cyc}
SCI Input Clock Pulse Width	† _{PWSCK}		0.4	_	0.6	tscyc

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage	V _{MPL}		-	_	1.7	V
Mode Programming Input "High" Voltage	V _{MPH}		4.0	_	_	V
RES "Low" Pulse Width	PWRSTL	Fig. 8	3.0	_	-	tcyc
Mode Programming Set-up Time	t _{MPS}		2.0	T -	_	tcyc
Mode Programming Hold Time	t _{MPH}		150	_		ns




Figure 1 Expanded Multiplexed Bus Timing




Figure 2 Expanded Non-Multiplexed Bus Timing






Figure 3 Data Set-up and Hold Times (MPU Read)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



(NOTE)

- 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC} 2. Not applicable to P₂₁ 3. Port 4 cannot be pulled above V_{CC}

Figure 4 Port Data Delay Timing (MPU Write)






Figure 6 Port 3 Latch Timing (Single Chip Mode)




RES MPH Mode Inputs Data Valid (P20, P21, P22)

Figure 8 Mode Programming Timing










Figure 9 Bus Timing Test Loads




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

■ SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts ±5%.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Divide by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external clock source at a 4 MHz rate to run at 1 MHz with a 40/60% duty cycle. It is not restricted to 4 MHz, as it will divide by 4 any frequency less than or equal to 4 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter

Crystal Item	4 MHz	5 MHz		
Co	7 pF max.	4.7 pF max.		
Rs	60Ω max.	30Ω typ.		




Figure 12 Crystal Interface

Vcc Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 13 Battery Backup for V_{CC} Standby

Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low", must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MPU does the following:

- 1) All the higher order address lines will be forced "High".
- I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- The interrupt mask bit is set, must be cleared before the MPU can recognize maskable interrupts.

• Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 k Ω external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs \overline{IRQ}_1 and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

● Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line $(\overline{IRQ_2})$. This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vector MSB LSB		Interrupt		
		interrupt.		
FFFE FFFF		RES		
FFFC	FFFD	NMI		
FFFA	FFA FFFB Software Interrupt			
FFF8	FFF9	ĪRQ, (or ĪS3)		
FFF6	FFF7	ICF (Input Capture)		
FFF4	FFF5	OCF (Output Compare)		
FFF2 FFF3		TOF (Timer Overflow)		
FFFO FFF1		SC, (RDRF + ORFE + TDRE)		

Lowest Priority

The following pins are available in the Single Chip Mode, and are associated with Port 3 only.

• Input Strobe (IS3) (SC₁)

This sets an interrupt for the processor when the $\overline{1S3}$ Enable bit is set. As shown in Figure 6 Input Strobe Timing, $\overline{1S3}$ will fall tig minimum after data is valid on Port 3. If $\overline{1S3}$ Enable is set in the I/O Port 3 Control/Status Register, an interrupt will occur. If the latch enable bit in the I/O Port 3 Control/Status Register is set, this strobe will latch the input data from another device when that device has indicated that it has valid data.

Output Strobe (OS3) (SC₂)

This signal is used by the processor to strobe an external device, indicating valid data is on the I/O pins. The timing for the Output Strobe is shown in Figure 5 I/O Port 3 Control/Status Register is discussed in the following section.

The following pins are available in the Expanded Modes.

■ Read/Write (R/W) (SC₂)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

I/O Strobe (IOS) (SC₁)

In the expanded non-multiplexed mode of operation, $\overline{10S}$ internally decodes A_9 through A_{15} as zero's and A_8 as a one. This allows external access of the 256 locations from \$0100 to \$01FF. The timing diagrams are shown as figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 19. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are four I/O ports on the HD6801S MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs. In all three modes, Port 1 is always parallel I/O.

I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pins 10, 9, and 8 of the chip) are used to program the mode of operation during reset. The values of these pins at reset are latched into the three MSB's (bits 7, 6, and 5) of Port 2 which are read only. This is explained in the Mode Selection Section.

In all three modes, Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port that can be configured as I/O, a data bus, or an address bus multiplexed with the data bus — depending on the mode of operation hardware programmed by the user at reset. As a data bus, Port 3 is bi-directional. As an input for peripherals, it must be supplied regular TTL levels, that is, greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0"

Its TTL compatible three-state output buffers are capable of driving one TTL load and 90 pF. In the Expanded Modes, after reset, the data direction register is inhibited and data flow depends on the state of the R/\overline{W} line. The input strobe ($\overline{IS3}$) and the output strobe ($\overline{OS3}$) used for handshaking are explained later.

In the three modes, Port 3 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register. There are two control lines associated with this port in this mode, an input strobe and an output strobe, that can be used for handshaking. They are controlled by the I/O Port 3 Control/Status Register explained at the end of this section. Three options of Port 3 operations are sumarized as follows: (1) Port 3 input data can be latched using $\overline{\text{IS3}}$ (SC₁) as a control signal, (2) $\overline{\text{OS3}}$ can be generated by either an MPU read or write to Port 3's Data Register, and (3) and $\overline{\text{IRQ}_1}$ interrept can be enabled by an IS3 nagative edge. Port 3 latch and strobe timing is shown in Fig. 5 and Fig. 6.

Expanded Non-Multiplexed Mode: In this mode, Port 3 becomes the data bus $(D_0 \sim D_7)$.

Expanded Multiplexed Mode: In this mode, Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O PORT 3 CONTROL/STATUS REGISTER

	7	. 6	5	4	3	2	1	0	
	IS3	IS3	×	oss	LATCH	x	х	×	
\$000F	ł	IRQ1 ENABLE			ENABLE				

Bit 0; Not used.

Bit 1; Not used.

Bit 2; Not used.

Bit 3; LATCH ENABLE. This controls the input latch for I/O Port 3. If this bit is set "High" the input data will be latched with the falling edge of the Input Strobe, IS3. This bit is cleared by reset, and the latch is "re-opened" with MCU read Port 3.

Bit 4; OSS. (Output Strobe Select) This bit will select if the Output Strobe should be generated at $\overline{OS3}$ (SC₂) by a write to I/O Port 3 or a read of I/O Port 3. When this bit is cleared the strobe is generated by a read Port 3. When this bit is set the strobe is generated by a write Port 3.

Bit 5; Not used.

Bit 6; IS3 IRQ1 ENABLE. When set, interrupt will be enabled whenever IS3 FLAG is set; when clear, interrupt is inhibited. This bit is cleared by RES.

Bit 7; $\overline{183}$ FLAG. This is a read only status bit that is set by the falling edge of the input strobe, $\overline{183}$ (SC₁). It is cleared by a read of the Control/Status Register followed by a read or write of I/O Port 3. Reset will clear this bit.

I/O Port 4

This is an 8-bit port that can be configured as I/O or as address lines depending on the mode of operation. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0"

As outputs, each line is TTL compatible and can drive 1 TTL

load and 90 pF. After reset, the lines are configured as inputs. To use the pins as addresses, therefore, they should be programmed as outputs. In the three modes, Port 4 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register.

Expanded Non-Multiplexed Mode: In this mode, Port 4 is configured as the lower order address lines $(A_0 \sim A_7)$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as 1/0 (inputs only).

Expanded Multiplexed Mode: In this mode, Port 4 is configured as the higher order address lines $(A_8 \sim A_{15})$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

OPERATION MODES

The mode of operation that HD6801S will operate in after Reset is determined by hardware that the user must wire on pins 10, 9, and 8 of the chip. These pins are the three LSB's (I/O 2, I/O 1, and I/O 0 respectively) of Port 2. They are latched into programmed control bits PC2, PC1, and PC0 when reset goes high. I/O Port 2 Register is shown below.

PORT 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PC0	1/0 4	1/0 3	1/0 2	1/0 1	1/0 0

An example of external hardware that could be used for Mode Selection is shown in Fig. 14. The HD14053B provides the isolation between the peripheral device and MCU during Reset, which is necessary if data conflict can occur between peripheral device and Mode generation circuit.

As bits 5, 6 and 7 of Port 2 are read only, the mode cannot be changed through software. The mode selections are shown in Table 3.

The HD6801S is capable of operating in three basic modes; (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with HMCS6800 peripheral family) (3) Expanded Non-Multiplexed Mode.

Single Chip Mode

In the Single Chip Mode the Ports are configured for I/O.

This is shown in Figure 16 the single Chip Mode. In this mode, Port 3 will have two associated control lines, an input strobe and an output strobe for handshaking data.

Expanded Non-Multiplexed Mode

In this mode the HD6801S will directly address HMCS6800 peripherals with no external logic. In this mode Port 3 becomes the data bus. Port 4 becomes the $A_0 \sim A_7$ address bus or partial address and I/O (inputs only). Port 2 can be parallel I/O, serial I/O, Timer, or any combination of them. Port 1 is parallel I/O only. In this mode the HD6801S is expandable to 256 locations. The eight address lines associated with Port 4 may be substituted for I/O (inputs only) if a fewer number of address lines will satisfy the application (See Figure 17).




Figure 14 Recommended Circuit for Mode Selection




Figure 15 HD14053B Multiplexers/Demultiplexers




Figure 16 HD6801S MCU Single-Chip Mode

Figure 17 HD6801S MCU Expanded Non-Multiplexed Mode

Expanded Multiplexed Mode

In this mode Port 4 becomes higher order address lines with an alternative of substituting some of the address lines for I/O (inputs only). Port 3 is the data bus multiplexed with the lower order address lines differentiated by an output called Address Strobe. Port 2 is 5 lines of Parallel I/O, SCI, Timer, or any combination of them. Port 1 is 8 Parallel I/O lines. In this mode it is expandable to 65k words. (See Figure 18).

Lower order Address Bus Latches

Since the data bus is multiplexed with the lower order address bus in Port 3, latches are required to latch those address bits. The 74LS373 Transparent octal D-type latch can be used with the HD6801S to latch the least significant address byte. Figure 19 shows how to connect the latch to the HD6801S. The output control to the 74LS373 may be connected to ground.





Figure 18 HD6801S MCU Expanded Multiplexed Mode



Output	Ena	ble	Output
Control	G	D	Q
L	Н	н	Н
L	Н	L	L
L	L	×	a.
н	X	X	Z

Function Table

Figure 19 Latch Connection

Mode and Port Summary MCU Signal Description

This section gives a description of the MCU signals for the various modes. SC1 and SC2 are signals which vary with the mode that the chip is in.

MODE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC ₂
SINGLE CHIP	1/0	1/0	1/0	1/0	ĪS3 (I)	ŌS3 (O)
EXPANDED MUX	1/0	I/O	ADDRESS BUS $(A_0 \sim A_7)$ DATA BUS $(D_0 \sim D_7)$	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/₩(O)
EXPANDED NON-MUX	1/0	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	IOS(O)	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) starting with the most significant address line. I = Input

O = Output R/W = Read/Write

IS3 = Input Strobe
OS3 = Output Strobe IOS = I/O Select

SC = Strobe Control AS = Address Strobe

Table 3 Mode Selection Summary

Mode	P _{3,3} (PC2)	P ₂₁ (PC1)	P ₃ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	ı	1	ı	1	Single Chip
6	Н	Н	L	ı	1	ı	MUX(6)	Multiplexed/Partial Decode
5	Н	L	Н	1	ı	ı	NMUX(6)	Non-Multiplexed/Partial Decode
4	H.	L	L	j(2)	J(1)	1	1	Single Chip Test
3	L	Н	Н	E	E	E	MUX	Multiplexed/No RAM & ROM
2	L	Н	L	E	1	E	MUX	Multiplexed/RAM
1	L	L	Н	1	1	E	MUX	Multiplexed/RAM & ROM
0	L	L	L	ı	ı	1(3)	MUX	Multiplexed Test

LEGEND:

l - Internal

[NOTES]

- E External
- MUX Multiplexed
- NMUX Non-Multiplexed
- L Logic "0"
- H Logic "1"

- 1) Internal RAM is addressed at \$XX80
- 2) Internal ROM is disabled
- 3) RES vector is external for 2 cycles after RES goes "High"
- 4) Addresses associated with Ports 3 and 4 are considered external in Modes 0,
 - 1, 2, and 3
- 5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- 6) Port 4 default is user data input; address output is optional by writing to Port 4

 Data Direction Register

MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 20. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 4. With exceptions as indicated.

Table 4 Internal Register Area

(Size & Infernal Vadistel Wies	
Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register ***	04*
Port 4 Data Direction Register * * *	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	OC.
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	OE
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No. IOS)

*** 1=Output, 0=Input

■ INTERRUPT FLOWCHART

The Interrupt flow chart is depicted in Figure 24 and is common to every interrupt excluding reset.

^{**} External addresses in Modes 0, 1, 2, 3




Figure 20 HD6801S Memory Maps




Figure 20 HD6801S Memory Maps (Continued)




Figure 20 HD6801S Memory Maps (Continued)




Figure 20 HD6801S Memory Maps (Continued)

■ PROGRAMMABLE TIMER

The HD6801S contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- · an 8-bit control and status register,
- · a 16-bit free running counter,
- · a 16-bit output compare register, and
- a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 21.

• Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the MPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any MPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output),

the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

• Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and
- when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6801 internal bus $(\overline{IRQ_2})$ with an individual Enable bit in the TCSR. If the




Figure 21 Block Diagram of Programable Timer

Timer Control and Status Register

7	6	5	4	3	2	1_	0	_
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

I-bit in the HD6801S Condition Code register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

- Bit O OLVL Output Level This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG Input Edge This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High" to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge ("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOCI Enable Output Compare Interrupt When set, this bit enables $\overline{IRQ_2}$ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI Enable input Capture Interrupt When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter contains \$0000. It is cleared by a read of the TCSR (with TOF set) followed by an MPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an MPU write to the output compare register (\$0B or \$0C).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an MPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6801S contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the

MPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") the for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6801S serial I/O section are programmable:

- format standard mark/space (NRZ)
- · Clock external or internal
- baud rate one of 4 per given MPU ϕ_2 clock frequency or external clock $\times 8$ input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:


- · an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- · an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0\sim4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:

Transmit/Receive Control and Status Register






Figure 22 Serial I/O Registers

Bit 0 WU

"Wake-up" on Next Message - set by HD6801S software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of MPU set of WU flag.

Bit 1 TE

Transmit Enable - set by HD6801S to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE

Transmit Interrupt Enable - when set, will permit an IRQ2 interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.

Bit 3 RE

Receiver Enable - when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2

Bit 4 RIE

Receiver Interrupt Enable - when set, will permit an IRQ2 interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Bit 5 TDRE Transmit Data Register Empty - set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then writing a new byte into the transmit data register, TDRE is initialized to 1 by RES.

Bit 6 ORFE Over-Run-Framing Error - set by hardware when an overrun or framing error occurs (receive only). An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Bit 7 RDRF Receiver Data Register Full - Set by hardware when a transfer from the input shift register to the receiver data register is made. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.


Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

- · Baud rate
- format
- · clocking source, and
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on RES. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Rate and Mode Control Register



Bit 0 SS0 Speed Select - These bits select the Baud rate for Bit 1 SS1 the internal clock. The four rates which may be

selected are a function of the MPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 3 CC1

Bit 2 CCO Clock Control and Format Select - this 2-bit field controls the format and clock select logic. Table 6 defines the bit field.

Table 5 SCI Bit Times and Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1 :	SS0	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 µs/62,500 Baud	13 μs/76,800 Baud
0	1	E ÷ 128	208 μs/4,800 Baud	128 μs/7812.5 Baud	104.2 µs/9,600 Bauc
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	33.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD6801S5 Only

Table 6 SCI Format and Clock Source Control

CC1, CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
00	- s	_	_	**	**
01	NRZ	Internal	Not Used	**	**
10	NRZ	Internal	Output*	**	**
11	NRZ	External	Input	**	**

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11.
- the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The serial I/O hardware should be initialized by the HD6801S software prior to operation. This sequence will normally consist of:

- · writing the desired operation control bits to the Rate and Mode Control Register and
- · writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a ten-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6801S fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Clock output is available regardless of values for bits RE and TE.

Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2 Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the HD6801S responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

		RA	AM Cor	itrol Re	gister			
\$0014	STBY PWR	RAME	х	×	×	×	×	×

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero uner program control. When the RAM is disabled, data is read from external memory.

PWR by voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6801S is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- MPU Programming Model (Figure 23)
- Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table 8
- Jump and branch instructions Table 9

- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- Op codes Map Table 13

MPU Programming Model

The programming model for the HD6801S is shown in Figure 23. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 23 MCU Programming Model

MPU Addressing Modes

The HD6801S eight-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MCU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

							Add	ressi	ng f	Mod	les							C			on (jiste		е
Operations	Mnemonic	IMI	MEI	 D.	DIF	REC	T	IN	DE:	x	EX.	ΓEN	ID	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	To
		ОР	~	#	ОР	~	#	OP	~	#	ОР	~	#	ОР	~	#		н	ı	N	z	v	(
Add	ADDA	88	2	2	9В	3	2	AB	4	2	вв	4	3				A + B → A	1	•	1	1	\$	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3		T		B + M → B	1	•	\$	\$	‡	1
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3				A:B+M:M+1→A:B	•	•	\$	\$	\$	1
Add Accumulators	ABA	 	-	-	 	i –	1	-	_	-		t-	-	1B	2	1	A + B → A	1	•	1	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				A + M + C → A	1	•	\$	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	1	•	‡	1	1	1
AND	ANDA	84	2	2	94	3	2	Α4	4	2	В4	4	3	1			A·M → A	•	•	‡	1	R	1
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3	_	1	1	B·M → B	•	•	‡	1	R	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3	 	-	 -	A·M	•	•	‡	1	R	١.
Dit rest	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3		-	+-	B·M	•	•	1	1	R	1
Clear	CLR	100	-	-	03	٦	-	6F	6	2	7F	6	3		├-	+-	00 → M	•	•	R	s	R	F
Cical	CLRA	 	-	┼─		-	┼	ļ .	۳-	F	-	+-	-	4F	2	1	00 → A			R	s	R	F
	CLRB	 	+-	├	-	-	├		-	-	-	-	-	5F	2	1	00 → B	•	•	R	s	R	F
<u></u>	CMPA	01	2	2	91	3	2	A1	4	2	B1	4	3	31	1-	ŀ	A - M		•	1	1	1:	†i
Compare	CMPB	81	2	+	D1	3	2	E1	4	2	F1	4	3		├	├-	B - M	-	•	1	1	1	+
Compare		C1	1	-	101	13	-	-	-	1	-	 	-		├	┝		+	╁	╁	+-	╁	┿
Accumulators	CBA		L	<u> </u>		ļ.,	_	<u></u>	L.	L	ļ	_	_	11	2	1	A - B	·	•	‡	‡	‡	1
Complement, 1's	СОМ	<u> </u>	L	_		L	L	63	6	2	73	6	3			1_	M → M	•	•	1	1	R	15
	COMA		_	_		_	_		L_	<u> </u>	<u></u>	L	_	43	2	1	Ā → A	•	•	1	1	R	15
	COMB	_	L		<u> </u>	L			L.,	<u> </u>	<u> </u>	L	L	53	2	1	B → B	•	•	1	1	R	1
Complement, 2's	NEG	<u> </u>	1	<u> </u>		L	1	60	6	2	70	6	3		ļ	<u> </u>	00 - M → M	•	•	1	1	1	-
(Negate)	NEGA	1	1	<u> </u>	<u> </u>	_	1		<u> </u>	<u> </u>	Ļ	L.	L	40	2	1	00 - A → A	•	•	1	1	(1)	+-
	NEGB	1	1	<u> </u>	L_	<u> </u>	L		L_	_	L_	L	_	50	2	1	00 - B → B	•	•	\$	1	(1)	(
Decimal Adjust, A	DAA		ļ											19	2	1	Converts binary add of BCD characters into BCD format	•	•	‡	\$	‡	(3
Decrement	DEC		I					6A	6	2	7A	6	3				M - 1 → M	•	•	\$	\$	4	•
	DECA													4A	2	1	A - 1 → A	•	•	\$	\$	4	1
	DECB		Γ	Ţ			Ī	ļ			1	Γ	-	5A	2	1	B - 1 → B	•	•	\$	‡	4	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3		T		A ⊕ M → A	•	•	\$	‡	R	T
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M→ B	•	•	1	‡	R	1
Increment	INC	T	T	Т			Г	6C	6	2	7C	6	3				M + 1 → M	•	•	1	\$	(5)	•
	INCA	Т	T				Т		Γ			T		4C	2	1	A + 1 → A	•	•	1	1	(5)	1
	INCB		T			T	T						Г	5C	2	1	B + 1 → B	•	•	#	\$	(5)	1
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	1	1		M → A	•	•	1	1	R	1
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	\$	1	R	1
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	1	1	R	1
Multiply Unsigned	MUL	T	t	T		1	t		-	1	1	1	\vdash	3D	10	1	A x B → A : B	•	•	•	•	•	10
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	+	+-	Ť	A + M → A	•	•	1	1	R	4
Ţ. 1, 1110103176	ORAB	CA	2	2	DA	ـ	2	EA	4	2	FA	4	3	├	+	+	B + M → B	•	•	1	1	R	ㅗ
Push Data	PSHA'	+	12	ř	100	۲	۴	-	-	ا	1.7	+	۲	36	3	1	$A \rightarrow Msp, SP - 1 \rightarrow SP$	1.	•	•	•		+
· uan Data	PSHB	+	+	+	┼	╁	+	-	-	+	-	-	+-	37	3	1	B → Msp, SP - 1 → SP	-	•	•	•	•	+,
Pull Data		+	+	+	+	╁╌	+	-	-	+	-	-	+-		4	-	$SP + 1 \rightarrow SP, Msp \rightarrow A$	+	•	•	+-	•	+
Pull Data	PULA	+	+	+-	\vdash	+-	+		-	-	-	-	+	32	4	+	$SP + 1 \rightarrow SP, MSD \rightarrow B$	+-	+	-	+	† .	+
Rotate Left		+-	+	+	+	+-	+	69	6	2	79	6	3	33	+-	+	0. 1 1 01, Nap - 0	-	-	1	1	6	+
HOTATE LETT	ROL	+	+	+	+	+-	+	09	P	12	1,9	†°	13	40	1-	1	M) []	_	•	+	-	-	+
	ROLA	-	1	+-	-	-	+	 	-	1	-	-	+	49	2	1	A) C by		•	1	_	_	4
0	ROLB	1-	+	+	-	1	1		_	-	170	1	-	59	2	₽'	D		1	#	_	6	+
Rotate Right	ROR	+	\vdash	1	-	-	+	66	6	2	76	6	3	-	1-	1-	M) [•	+	1	+	+	+
	RORA	↓	1	ـــ		<u> </u>	1		<u> </u>	1			-	46	2	11	A) C 67	•	+	1	+	+	+
	RORB	1	1.1	1	1	1	1		l	{	[((56	2	[1	0	•	•	1	1	6	1

The Condition Code Register notes are listed after Table 10.

Condition Code Addressing Modes Register Operations Mnemonic Boolean/ DIRECT INDEX EXTEND IMMED IMPLIED 4 3 2 1 0 Arithmetic Operation OP OP OP # OP # OP N z v c Shift Left ASL 68 6 2 78 6 3 \$ \$ Arithmetic ASI A 48 2 • • 1 1 (6) 1 58 2 **ASLB** ٠ • \$ ‡ **Double Shift** t 3 ‡ **ASLD** 05 Left, Arithmetic 6 2 77 6 • ‡ ‡ 6 Shift Right ASR Arithmetic ASRA 47 2 ٠ ٠ **‡** ‡ **6** 57 2 ASRB • \$ \$ 6 Shift Right LSR 6 2 74 6 3 • • \$ ‡ (6) Logical • LSRA 44 2 • \$ ‡ (6) 54 2 LSRB • • 1 ‡ 6 **Double Shift** ACC A/ ACC E LSRD 04 3 R t 6 Right Logical Store STAA 2 A7 4 2 B7 \$ ‡ R Accumulator E7 4 2 F7 B → M R D7 3 2 4 3 \$ ‡ STAB • ٠ Store Double $A \rightarrow M$ ŧ R STD חח Δ 2 ΕD 5 2 FΠ 5 3 ٠ t B → M + 1 Accumulator SUBA 80 2 2 90 3 2 AO 4 2 BO 4 3 $A - M \rightarrow A$ • t \$ Ì Subtract FO 4 3 SUBB 2 2 D0 3 2 E0 4 2 B - M → B ٠ • ‡ \$ ‡ A: B - M: M+1 → A: B Double Subtract SUBD 4 3 93 5 2 А3 6 2 B3 6 ŧ ŧ 1 Subtract ‡ ŧ 10 2 $A - B \rightarrow A$ ‡ SRA Accumulators SBCA 2 2 92 3 2 A2 4 2 B2 $A - M - C \rightarrow A$ • 1 \$ ‡ Subtract With Carry 2 2 D2 3 2 E2 4 2 F2 4 B - M - C → B SBCB • **1** \$ 1 Transfer 16 A → B • \$ ‡ R TAB 2 1 ٠ Accumulators 2 1 B → A TBA 17 • 1 \$ R 6D 6 2 7D 6 3 M - 00• • ‡ ‡ R Test Zero or TST Minus R A - 00 R TSTA 4D 2 1 • • 1 \$ **TSTB** 5D 2 1 B - 00 • • ‡ ‡ R

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions. Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MCU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.

New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6801S Microcomputer.

- Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- **ASLD** Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LOD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- **PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- **SUBD** Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

Table 8 Index Register and Stack Manipulation Instructions

							Add	dress	ing	Mod	des						Boolean/	C			on (iste		e
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	CT	IN	DE:	×	EX.	TNE)	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#_		Н	1	N	Z	V	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	ВС	6	3				X-M: M + 1	•	•	\$	‡	\$	‡
Decrement Index Reg	DEX													09	3	1	X – 1 → X	•	•	•	‡	•	•
Decrement Stack Pntr	DES	T												34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	3	1	X + 1 → X	•	•	•	‡	•	•
Increment Stack Pntr	INS													31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	0	\$	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	7	‡	R	•
Store Index Reg	STX	T		Π	DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	0	‡	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	0	\$	R	•
Index Reg → Stack Pntr	TXS													35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX			П			T			T				30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX					Π								3A	3	1	$B + X \rightarrow X$	•	•	•	•	•	•
Push Data	PSHX	1		П		Π	Π		T	Г				3C	4	1	$X_L \rightarrow M_{sp}$, $SP \sim 1 \rightarrow SP$	•	•	•	•	•	•
the same		1	1		1		1	1	1		1		1]		ŀ	$X_H \rightarrow M_{sp}$, SP - 1 \rightarrow SP	1		-			
Pull Data	PULX	1	T			Г	Π		1					38	5	1	$SP + 1 \rightarrow SP, M_{sp} \rightarrow X_{H}$	•	•	•	•	•	•
		1]	1	-						1	}		1	SP + 1 → SP, M _{sp} → X _L	İ		1	1	}	

The Condition Code Register notes are listed after Table 10.

^{*}ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 9 Jump and Branch Instructions

							Ad	dres	sing	Мо	des							(diti Reg			e
Operations	Mnemonic	REL	AT	IVE	DII	RE	СТ	IN	DE	X	EX	TNE)	IMF	LIE	ED.	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	V	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2									Γ				None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2			Γ										C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2													C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2									Γ				C + Z = 1	•	•	•	•	•	•
Branch If < Zerc	BLT	2D	3	2													N + V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2													N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2									Γ				V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2				1									V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2								T	Π				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2													1	•	•	•	•	•	•
Jump	JMP	-		1			1	6E	3	2	7E	3	3				See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	BD	6	3				1	•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	1					Ī							3B	10	1	N	T-		- (8		_
Return From Subroutine	RTS													39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI	Π												3F	12	see Special Operations	•						
Wait for Interrupt	WAI												Ī	3E	9	1)	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingN	/lodes		С	ondit	ion C	ode l	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		н	1	N	Z	V	С
Clear Carry	CLC `	ОС	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	OA	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			- (0 -		_
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

- Test: Result = 10000000?
- Test: Result * 00000000?
- Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)
- Test: Operand = 10000000 prior to execution?
- Test: Operand = 01111111 prior to execution?
 Test: Operand = 01111111 prior to execution?
 Test: Set equal to result of N⊕C after shift has occurred.
 Test: Result less than zero? (Bit 15 = 1)
- Load Condition Code Register from Stack. (See Special Operations)
- (i) (Bit V)
 (ii) (Bit C)
 (iii) (Bit C)
 (iii) (Bit V)
 (iii) (Bit V)
 (iii) (Bit N)
 (iii) (All)
 (iii) (All)
 (iii) (Bit C) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- Set according to the contents of Accumulator A.
- 1 (Bit C) Set equal to result of Bit 7 (AccB)

Table 11 Instruction Execution Times in Machine Cycles

	ACCX	Imme- diate	Direct	Ex- tended	in- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	. •
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	:	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	• •	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	• •	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
BMI	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	• .	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								

• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
		3	Op Code Address + 2	11	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
	1	4	Address Bus FFFF	1 1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC	1				
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1 1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
	1 1	5	Stack Pointer + 1	j o	Return Address (High Order Byte)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
	İ	2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC	1	4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Offset
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX	} `	2	Op Code Address + 1	1	Offset
STD	}	3	Address Bus FFFF	1	Low Byte of Restart Vector
0.5	1	4	Index Register Plus Offset	o	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	o	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG	"	2	Op Code Address + 1	1	Offset
CLR ROL	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR	}	4	Index Register Plus Offset	1	Current Operand Data
DEC TST*	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
	1	6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer – 1	0	Return Address (High Order Byte)

^{*}In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC CMP SUB		4	Address of Operand	1	Operand Data
STA A	4	1	Op Code Address	1	Op Code
STA B		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC	-	6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
	1	4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
	1	4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	I	6	Stack Pointer – 1	U	Address of Operand (High Order Byte)

^{*}In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB=FFFF, DB=Low Byte of Reset Vector,

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Instruction
ABX	3	1	Op Code Address	1	Op Code
		2 3	Op Code Address + 1 Address Bus FFFF	1	Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**	}	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	0	Index Register (High Order Byte)
	İ	7	Stack Pointer 4	0	Contents of Accumulator A
	1	8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer - 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
	[2	Op Code Address + 1	1	Irrelevant Data
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
	ļ	9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
	[ĺ _			from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
	l		ļ		(High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack
		9	Steels Beinter 6	1	(Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from
					Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address
		-			(High Order Byte)
		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Cond. Code Register
		10	Stack Pointer - 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

^{**}While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Weles		Address Bus	R/W Line	Data Bus
RELATIVE					
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL	Ì	2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA	Ì	3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC	Ì		1		
BGT BMT BVS	į ·				
BRN					
BSR	6	1	Op Code Address	1	Op Code
	i	2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
)	4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer — 1	0	Return Address (High Order Byte)

Summary of Undefined Instruction Operations

The HD6801S has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

				HD68	301S MIC	CROC	OMPU	TER	INST	RUCTI	ONS							
,)P					ACC	ACC			AC	CA or	SP		A	CCB or	X		1
င၀						ACC	B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	l
LO \		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0000	0		SBA	BRA	TSX		NE	G					SI	JB				0
0001	1	NOP	CBA	BRN	INS								CI	MP				1
0010	2			BHI	PULA (+1)				SBC						2			
0011	3			BLS	PULB (+1)	COM			* SUBD (+2) * ADDD (+2)				3					
0100	4	LSRD (+1)		BCC	DES	LSR			AND							4		
0101	5	ASLD (+1)		BCS	TXS				BIT							5		
0110	6	TAP	TAB	BNE	PSHA		RC)R					LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		AS	R				STA				STA		7
1000	8	INX (+1)		BVC	PULX (+2)		AS	3L					E	OR				8
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R	DL					Α	DC				9
1010	Α	CLV		BPL	ABX		DE	C		<u> </u>			01	RA				Α
1011	В	SEV	ABA	BMI	RTI (+7)								Al	סכ				В
1100	С	CLC		BGE	PSHX (+1)		- 10	IC		*	CP)	(+2)		*	LD) (+1)		С
1101	D	SEC		BLT	MUL (+7)		TST		BSR (+4)	J	SR (+2	2)	* (+1)	s	TD (+1)	D	
1110	Ε	CLI		BGT	WAI (+6)	*	*	JMP	(-3)	*	LD	S (+1)		*	LD:	X (+1)		Ε
1111	F	SEI		BLE	SWI (+9)		CL	.R		* (+1)	S	TS (+1)	* (+1)	S	TX (+1)	F
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with """. Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".




Figure 24 Interrupt Flowchart




Figure 25 HD6801S MCU Single-Chip Dual Processor Configuration




Figure 26 HD6801S MCU Expanded Non-Multiplexed Mode




Figure 27 HD6801S MCU Expanded Multiplexed Mode

HD6801V0, HD6801V5

MCU (Microcomputer Unit)


PRELIMINARY —


The HD6801V MCU is an 8-bit microcomputer system which is compatible with the HD6801S except the ROM size. The HD6801V MCU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8×8 unsigned multiply with 16-bit result. The HD6801V MCU can operate as a single chip microcomputer or be expanded to 65k words. The HD6801V MCU is TTL compatible and requires one +5.0 volt power supply. The HD6801V MCU has 4k bytes of ROM and 128 bytes of RAM on chip. Serial Communications interface (SCI), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6801V include the following:




- Expanded HMCS6800 Instruction Set
- 8 × 8 Multiply
- On-Chip Serial Communications Interface (SCI)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Single Chip Or Expandable To 65k Words
- 4k Bytes Of ROM
- 128 Bytes Of RAM (64 Bytes Retainable On Power
- 29 Parallel I/O Lines And 2 Handshake Control Lines
- Internal Clock/Divided-By-Four Circuitry
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6801 (except ROM size)

BLOCK DIAGRAM





PIN ARRANGEMENT



TYPE OF PRODUCTS

MCU	Bus Timing
HD6801V0	1 MHz
HD6801V5	1.25 MHz

HD6801V0, HD6801V5-

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	T _{opr}	0 ~+70	°c
Storage Temperature	T _{stg}	- 55 ~ +150	°c

^{*} With respect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, T_a = 0 ~ +70°C, unless otherwise noted.)

Iter	n	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES	V		4.0	_	V _{cc}	V
input riigh voltage	Other Inputs*	V _{IH}		2.0	_	V _{cc}	V
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	٧
	P ₄₀ ~ P ₄₇		V 0 - 0 4V	_	_	0.5	
Input Load Current	SC ₁	l _{in}	Vin = 0 ~ 2.4V	_	_	0.8	mΑ
	EXTAL		V _{in} = 0 ~ V _{CC}	_	_	0.8	
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	V _{in} = 0 ~ 5.25V	_	_	2.5	μΑ
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$	11 1	V = 0 5 = 2 4 V			10	
Leakage Current	$P_{20} \sim P_{24}$	ITSI	$V_{in} = 0.5 \sim 2.4 V$		_	100	μΑ
	$P_{30} \sim P_{37}$		$I_{LOAD} = -205 \mu A$	2.4	-	_	
Output "High" Voltage	$P_{40} \sim P_{47}, E, SC_1, SC_2$	V _{он}	$I_{LOAD} = -145 \mu A$	2.4		_	V
	Other Outputs		$I_{LOAD} = -100 \mu\text{A}$	2.4	_	_	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	_	_	0.5	٧
Darlington Drive Current	$P_{10} \sim P_{17}$	-Іон	V _{out} = 1.5V	1.0	_	10.0	mA
Power Dissipation		PD		_	_	1200	mW
I Cit	$P_{30} \sim P_{37}, P_{40} \sim P_{47}, SC_1$		$V_{in} = 0V$, $Ta = 25^{\circ}C$,	_	_	12.5	
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz	- 1	_	10.0	pF
V _{CC} Standby	Powerdown	V _{SBB}		4.0	-	5.25	V
ACC Stations	Operating	V _{SB}		4.75		V _{CC} 0.8 0.5 0.8 0.8 0.8 2.5 10 100 0.5 10.0 1200 12.5 10.0	٧
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0 V		_	8.0	mA

^{*}Except Mode Programming Levels.

 \bullet AC CHARACTERISTICS BUS TIMING (VCC = 5.0V±5%, VSS = 0V, Ta = 0 $^{\sim}$ +70°C, unless otherwise noted.)

	Item	Symbol	Test Condition	Н	D6801	V0	Н	D6801	V5	Unit
	ttem	Syllibol	rest Condition	min	typ	max	min	typ	max	Omt
Cycle Time		t _{cyc}		1	_	10	0.8	_	10	μs
Address Strobe Pu	lse Width "High"	PWASH		200		-	150	-	_	ns
Address Strobe Ris	se Time	t _{ASr}		5	_	50	5	-	50	ns
Address Strobe Fa	II Time	tASf		5	_	50	5	_	50	ns
Address Strobe De	lay Time	tasp		60	_		30	-	-	ns
Enable Rise Time		ter		5	_	50	5	-	50	ns
Enable Fall Time		t _{Ef}]	5	_	50	5	_	50	nş
Enable Pulse Width	"High" Time	PWEH		450			340			ns
Enable Pulse Width	"Low" Time	PWEL		450	_		350		-	ns
Address Strobe to	Enable Delay Time	tASED		60	-	-	30	-	-	ns
Address Delay Tim	e	t _{AD}	Fig. 1			260	-	_	260	ns
Address Delay Tim	e for Latch	t _{ADL}	Fig. 2		_	270		_	260	ns
Data Set-up Write	Time	t _{DSW}		225	_	_	115			ns
Data Set-up Read	Time	t _{DSR}		80	_	_	70			ns
Data Hold Time	Read	t _{HR}		10	-		10			ns
Data Hold Tille	Write	t _{HW}		20			20			
Address Set-up Tin	ne for Latch	tASL		60			50			ns
Address Hold Time	for Latch	tAHL		20	_	_	20			ns
Address Hold Time		t _{AH}		20			20			ns
Peripheral Read	Non-Multiplexed Bus	(taccn)				(610)			(410)	ns
Access Time	Multiplexed Bus	(t _{ACCM})		_		(600)	_		(400)	113
Oscillator stabilizar	tion Time	tRC	Fig. 10	100			100			ms
Processor Control S	Set-up Time	t _{PCS}	Fig. 11	200	_		200			ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200	-	-	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	1 –	_	ns
Delay Time, Enable Positive T to OS3 Negative Transition	ransition	t _{OSD1}	Fig. 5	_	_	350	ns
Delay Time, Enable Positive T to OS3 Positive Transition	ransition	t _{OSD2}	Fig. 5	_	_	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	_	_	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	t _{CMOS}	Fig. 4	_	_	2.0	μs
Input Strobe Pulse Width		t _{PWIS}	Fig. 6	200	_	-	ns
Input Data Hold Time	port 3	t _{IH}	Fig. 6	50		-	ns
Input Data Set-up Time	Port 3	t _{IS}	Fig. 6	20	T -	_	ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2

TIMER, SCI TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2t _{cyc} +200	-		ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1			t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4		0.6	tscyc

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage	V _{MPL}		_	_	1.7	V
Mode Programming Input "High" Voltage	V _{MPH}		4.0	_	_	V
RES "Low" Pulse Width	PWRSTL	Fig. 8	3.0	_		t _{cyc}
Mode Programming Set-up Time	t _{MPS}]	2.0	T -	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}		150	_	-	ns




Figure 1 Expanded Multiplexed Bus Timing






Figure 2 Expanded Non-Multiplexed Bus Timing




*Port 3 Non-Latched Operation (LATCH ENABLE = 0)

Figure 3 Data Set-up and Hold Times (MPU Read)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



(Note)

- 1. 10 k Ω Pullup resistor required for Port 2 to reach 0.7 V_{CC} 2. Not applicable to P₃₁ 3. Port 4 cannot be pulled above V_{CC}

Figure 4 Port Data Delay Timing (MPU Write)





Figure 6 Port 3 Latch Timing (Single Chip Mode)









Figure 8 Mode Programming Timing



(a) CMOS Load




Figure 9 Bus Timing Test Loads




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts $\pm 5\%$.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Divide by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external TTL compatible clock source with a 50% (±10%) duty cycle. It will divide by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter

Crystal Item	4 MHz	5 MHz
Co	7 pF max.	4.7 pF max.
Rs	60Ω max.	30Ω typ.




Figure 12 Crystal Interface

Vcc Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 13 Battery Backup for V_{CC} Standby

• Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. During operation, RES, when brought "Low" must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MPU does the following:

- 1) All the higher order address lines will be forced "High".
- I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- The interrupt mask bit is set, must be cleared before the MPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 $k\Omega$ external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Inputs \overline{IRQ}_1 and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

• Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line ($\overline{IRQ_2}$). This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vector		Interrupt
MSB	LSB	Merrape
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĪRQ, (or ĪS3)
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SC, (RDRF + ORFE + TDRE)

Lowest Priority

The following pins are available in the Single Chip Mode, and are associated with Port 3 only.

• Input Strobe (IS3) (SC₁)

The function of the $\overline{IS3}$ signal depends on the I/O Port 3 Control/Status Register. If $\overline{IS3}$ Enable bit is set, an interrupt will occur by the fall of the $\overline{IS3}$ signal. If the latch enable bit is set, the data in the I/O Port 3 will be latched at the I/O Port 3 Data Register. The timing condition of the $\overline{IS3}$ signal that is necessary to be latched the input data normally is shown in Figure 6.

Output Strobe (OS3) (SC₂)

This signal is used by the processor to strobe an external device, indicating valid data is on the I/O pins. The timing for the Output Strobe is shown in Figure 5 I/O Port 3 Control/Status Register is discussed in the following section.

The following pins are available in the Expanded Modes.

Read/Write (R/W) (SC₂)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

• I/O Strobe (IOS) (SC1)

In the expanded non-multiplexed mode of operation, $\overline{\text{IOS}}$ internally decodes A₉ through A₁₅ as zero's and A₈ as a one. This allows external access of the 256 locations from \$0100 to \$01FF. The timing diagrams are shown as figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 19. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are four I/O ports on the HD6801V MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs. In all three modes, Port 1 is always parallel I/O.

I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pins 10, 9, and 8 of the chip) are used to program the mode of operation during reset. The values of these pins at reset are latched into the three MSB's (bits 7, 6, and 5) of Port 2 which are read only. This is explained in the Mode Selection Section.

In all three modes, Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port that can be configured as I/O, a data bus, or an address bus multiplexed with the data bus — depending on the mode of operation hardware programmed by the user at reset. As a data bus, Port 3 is bi-directional. As an input for peripherals, it must be supplied regular TTL levels, that is, greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0"

Its TTL compatible three-state output buffers are capable of driving one TTL load and 90 pF. In the Expanded Modes, after reset, the data direction register is inhibited and data flow depends on the state of the R/\overline{W} line. The input strobe $(\overline{IS3})$ and the output strobe $(\overline{OS3})$ used for handshaking are explained later.

In the three modes, Port 3 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register. There are two control lines associated with this port in this mode, an input strobe and an output strobe, that can be used for handshaking. They are controlled by the I/O Port 3 Control/Status Register explained at the end of this section. Three options of Port 3 operations are sumarized as follows: (1) Port 3 input data can be latched using $\overline{153}$ (SC₁) as a control signal, (2) $\overline{OS3}$ can be generated by either an MPU read or write to Port 3's Data Register, and (3) and $\overline{IRQ_1}$ interrupt can be enabled by an $\overline{IS3}$ negative edge. Port 3 latch and strobe timing is shown in Fig. 5 and Fig. 6.

Expanded Non-Multiplexed Mode: In this mode, Port 3 becomes the data bus $(D_0 \sim D_7)$.

Expanded Multiplexed Mode: In this mode, Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O PORT 3 CONTROL/STATUS REGISTER

	7	6	5	4	3	2	1	0	
	<u>183</u>	IS3 IRQ1	х	oss	LATCH	х	х	×	1
\$000F	FLAG	ENABLE			ENABLE				l

- Bit 0; Not used.
- Bit 1: Not used.
- Bit 2; Not used.
- Bit 3; LATCH ENABLE. This controls the input latch for I/O Port 3. If this bit is set "High" the input data will be latched with the falling edge of the Input Strobe, IS3. This bit is cleared by reset, and the latch is "re-opened" with MCU read Port 3.
- Bit 4; OSS. (Output Strobe Select) This bit will select if the Output Strobe should be generated at $\overline{OS3}$ (SC₂) by a write to I/O Port 3 or a read of I/O Port 3. When this bit is cleared the strobe is generated by a read Port 3. When this bit is set the strobe is generated by a write Port 3.
- Bit 5: Not used.
- Bit 6; IS3 IRQ1 ENABLE. When set, interrupt will be enabled whenever IS3 FLAG is set; when clear, interrupt is inhibited. This bit is cleared by RES.
- Bit 7; \$\overline{183}\$ FLAG. This is a read only status bit that is set by the falling edge of the input strobe, \$\overline{183}\$ (SC1). It is cleared by a read of the Control/Status Register followed by a read or write of I/O Port 3. Reset will clear this bit.

• I/O Port 4

This is an 8-bit port that can be configured as I/O or as address lines depending on the mode of operation. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0".

As outputs, each line is TTL compatible and can drive 1 TTL

load and 90 pF. After reset, the lines are configured as inputs. To use the pins as addresses, therefore, they should be programmed as outputs. In the three modes, Port 4 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register.

Expanded Non-Multiplexed Mode: In this mode, Port 4 is configured as the lower order address lines $(A_0 \sim A_7)$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

Expanded Multiplexed Mode: In this mode, Port 4 is configured as the higher order address lines $(A_8 \sim A_{15})$ by writing one's to the data direction register. When all eight address lines are not needed, the remaining lines, starting with the most significant bit, may be used as I/O (inputs only).

OPERATION MODES

The mode of operation that HD6801V will operate in after Reset is determined by hardware that the user must wire on pins 10, 9, and 8 of the chip. These pins are the three LSB's (I/O 2, I/O 1, and I/O 0 respectively) of Port 2. They are latched into programmed control bits PC2, PC1, and PC0 when reset goes high. I/O Port 2 Register is shown below.

PORT 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PC0	1/0 4	1/0 3	1/0 2	1/0 1	1/0 0

An example of external hardware that could be used for Mode Selection is shown in Fig 14. The HD14053B provides the isolation between the peripheral device and MCU during Reset, which is necessary if data conflict can occur between peripheral device and Mode generation circuit.

As bits 5, 6 and 7 of Port 2 are read only, the mode cannot be changed through software. The mode selections are shown in Table 3.

The HD6801V is capable of operating in three basic modes; (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with HMCS6800 peripheral family) (3) Expanded Non-Multiplexed Mode.

Single Chip Mode

In the Single Chip Mode the Ports are configured for I/O. This is shown in Figure 16 the single Chip Mode. In this mode, Port 3 will have two associated control lines, an input strobe and an output strobe for handshaking data.

Expanded Non-Multiplexed Mode

In this mode the HD6801V will directly address HMCS6800 peripherals with no external logic. In this mode Port 3 becomes the data bus. Port 4 becomes the $A_0 \sim A_7$ address bus or partial address and I/O (inputs only). Port 2 can be parallel I/O, serial I/O, Timer, or any combination of them. Port 1 is parallel I/O only. In this mode the HD6801V is expandable to 256 locations. The eight address lines associated with Port 4 may be substituted for I/O (inputs only) if a fewer number of address lines will satisfy the application (See Figure 17).




Figure 14 Recommended Circuit for Mode Selection




Figure 15 HD14053B Multiplexers/Demultiplexers




Figure 16 HD6801V MCU Single-Chip Mode

Figure 17 HD6801V MCU Expanded Non-Multiplexed Mode

Expanded Multiplexed Mode

In this mode Port 4 becomes higher order address lines with an alternative of substituting some of the address lines for I/O (inputs only). Port 3 is the data bus multiplexed with the lower order address lines differentiated by an output called Address Strobe. Port 2 is 5 lines of Parallel I/O, SCI, Timer, or any combination of them. Port 1 is 8 Parallel I/O lines. In this mode it is expandable to 65k words. (See Figure 18).

Lower order Address Bus Latches

Since the data bus is multiplexed with the lower order address bus in Port 3, latches are required to latch those address bits. The 74LS373 Transparent octal D-type latch can be used with the HD6801V to latch the least significant address byte. Figure 19 shows how to connect the latch to the HD6801V. The output control to the 74LS373 may be connected to ground.





Figure 18 HD6801V MCU Expanded Multiplexed Mode

Н



Output	Ena	Output	
Control	G	D	a
L	Н	Н	Н
L	н	L	L
L	L	X	Q.

х

z

Function Table

Figure 19 Latch Connection

Mode and Port Summary MCU Signal Description

This section gives a description of the MCU signals for the various modes. SC1 and SC2 are signals which vary with the mode that the chip is in.

MODE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC ₂
SINGLE CHIP	I/O	1/0	1/0	1/0	ĪS3 (I)	OS3 (O)
EXPANDED MUX	1/0	1/0	ADDRESS BUS $(A_0 \sim A_7)$ DATA BUS $(D_0 \sim D_7)$	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/₩(O)
EXPANDED NON-MUX	I/O	I/O	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	IOS(O)	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) starting with the most significant address line. 1 = Input

O = Output

R/W = Read/Write

<u>IS3</u> = Input Strobe <u>OS3</u> = Output Strobe IOS = I/O Select

SC = Strobe Control AS = Address Strobe

Table 3 Mode Selection Summary

Mode	P ₂₂ (PC2)	P _{2.1} (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode	
7	Н	Н	Н	ı	1	1		Single Chip	
6	Н	Н	L	ı	1	ı	MUX(6)	Multiplexed/Partial Decode	
5	Н	L	Н	ı	- 1	ı	NMUX(6)	Non-Multiplexed/Partial Decode	
4	Н	L	L	1(2)	J(1)	1	1	Single Chip Test	
3	L	Н	Н	E	E	E	MUX	Multiplexed/No RAM & ROM	
2	L	Н	L	E	ı	E	MUX	Multiplexed/RAM	
1	L	L	Н	ı	ı	E	MUX	Multiplexed/RAM & ROM	
0 ,	L	L	L	ı	1	l(3)	MUX	Multiplexed Test	

LEGEND:

I - Internal

E - External

MUX - Multiplexed

NMUX - Non-Multiplexed

L - Logic "0"

H - Logic "1"

[NOTES]

- 1) Internal RAM is addressed at \$XX80
- 2) Internal ROM is disabled
- 3) RES vector is external for 2 cycles after RES goes "High"
- 4) Addresses associated with Ports 3 and 4 are considered external in Modes 0,
 - 1, 2, and 3
- 5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- 6) Port 4 default is user data input; address output is optional by writing to Port 4
 Data Direction Register

MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 20. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 4. With exceptions as indicated.

Table 4 Internal Register Area

Table 4 Illerilar Negister Area	
Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register ***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register ***	04*
Port 4 Data Direction Register ***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA
Output Compare Register (High Byte)	OB
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	0F*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No. 108)

*** 1=Output, 0=Input

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 24 and is common to every interrupt excluding reset.

^{**} External addresses in Modes 0, 1, 2, 3




Figure 20 HD6801V Memory Maps




Figure 20 HD6801V Memory Maps (Continued)




Figure 20 HD6801V Memory Maps (Continued)




Figure 20 HD6801V Memory Maps (Continued)

■ PROGRAMMABLE TIMER

The HD6801V contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- an 8-bit control and status register,
- · a 16-bit free running counter,
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 21.

Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the MPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any MPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output),

the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to SFFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

• Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

• Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and
- · when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6801V internal bus $(\overline{IRQ_2})$ with an individual Enable bit in the TCSR. If the





Figure 21 Block Diagram of Programmable Timer

Timer Control and Status Register



I-bit in the HD6801V Condition Code register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

Bit 0 OLVL Output Level — This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.

Bit 1 IEDG Input Edge — This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High"-to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge ("Low"-to-"High" transition).

Bit 2 ETOI Enable Timer Overflow Interrupt — When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.

Bit 3 EOCI Enable Output Compare Interrupt — When set, this bit enables IRQ₂ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.

Bit 4 EICI Enable input Capture Interrupt — When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag — This read-only bit is set when the counter contains \$0000. It is cleared by a read of the TCSR (with TOF set) followed by an MPU read of the Counter (\$09).

Bit 6 OCF Output Compare Flag — This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an MPU write to the output compare register (\$0B or \$0C).

Bit 7 ICF Input Capture Flag — This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an MPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6801V contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the

MPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6801V serial I/O section are programmable:

- · format standard mark/space (NRZ)
- Clock external or internal
- baud rate one of 4 per given MPU ϕ_2 clock frequency or external clock $\times 8$ input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:


- an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- · an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0^{\sim}4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:

Transmit/Receive Control and Status Register






Figure 22 Serial I/O Registers

Bit 0 WU "Wake-up" on Next Message — set by HD6801V software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of MPU set of WU flag.

Bit 1 TE

Transmit Enable — set by HD6801V to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE Transmit Interrupt Enable — when set, will permit an IRQ2 interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.

Bit 3 RE

Receiver Enable — when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.

Bit 4 RIE Receiver Interrupt Enable — when set, will permit an $\overline{IRQ_2}$ interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Bit 5 TDRE Transmit Data Register Empty — set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then writing a new byte into the transmit data register.

TDRE is initialized to 1 by \overline{RES} .

Bit 6 ORFE Over-Run-Framing Error — set by hardware when an overrun or framing error occurs (receive only). An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. If WU flag is set, the ORFE bit will not be set. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Bit 7 RDRF Receiver Data Register Full — set by hardware when a transfer from the input shift register to the receiver data register is made. If WU flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.


Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

- · Baud rate
- · format
- clocking source, and
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on \overline{RES} . The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Rate and Mode Control Register



Bit 0 **SS0** Bit 1 SS1 Speed Select - These bits select the Baud rate for the internal clock. The four rates which may be selected are a function of the MPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CC0 Bit 3 CC1

Clock Control and Format Select - this 2-bit field controls the format and clock select logic. Table 6 defines the bit field.

Table 5 SCI Bit Times and Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1	: SSO	Ε	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800 Baud
0	1	E ÷ 128	208 μs/4,800 Baud	128 μs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	33.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*}HD6801V5 Only

Table 6 SCI Format and Clock Source Control

CC1, CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
00	_	_	_	**	**
01	NRZ	Internal	Not Used	**	**
10	NRZ	Internal	Output*	**	**
11	NRZ	External	Input	**	**

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11.
- the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The serial I/O hardware should be initialized by the HD6801V software prior to operation. This sequence will normally consist of;

- · writing the desired operation control bits to the Rate and Mode Control Register and
- · writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a ten-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6801V fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

^{*} Clock output is available regardless of values for bits RE and TE.
** Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2 Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the HD6801V responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

RAM Control Register										
\$0014	STBY PWR	RAME	×	×	×	×	×	×		

- Bit 0 Not used.
- Bit 1 Not used.
- Bit 2 Not used.
- Bit 3 Not used.
- Bit 4 Not used.
- Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Big 7 STBY
The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that
the standby RAM voltage has been applied, and
the data in the standby RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6801V is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- MPU Programming Model (Figure 23)
- Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table 8
- Jump and branch instructions Table 9

- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- · Summary of undefined instructions operation
- Op codes Map Table 13

MPU Programming Model

The programming model for the HD6801V is shown in Figure 23. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 23 MCU Programming Model

MPU Addressing Modes

The HD6801V eight-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MCU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

							Add	dressi	ng f	Иос	les							C			on (е
Operations	Mnemonic	IMI	MFI	<u> </u>	DIF	REC	т	IN	DE		EX	ΓFN	ID	IMI	PLII	FD	Boolean/	5	4	⊣eg 3	iste 2	r 1	To
		OP	Ī~	#	ОР	~	#	ОР	~	#	OP	~	#	OP	~	#	Arithmetic Operation	Н	,	N	z	v	1
		ļ.	Ļ	—	L.		_	ļ.,	_			-	-	<u> </u>	-	"	A	↓_	┞	_	<u> </u>	L.	╀
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	ВВ	4	3	-	_	-	A + B → A	*	•	\$	\$	\$	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3			-	B + M → B	\$	•	‡	\$	\$	Ľ
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3		L	-	A:B+M:M+1→A:B	•	•	‡	\$	\$	1
Add Accumulators	ABA	 	Ŀ	-		<u> </u>	 		<u> </u>	<u> </u>	-	 -	<u> </u>	1B	2	1	A + B → A	‡	•	\$	\$	‡	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3	<u> </u>	<u> </u>		A + M + C → A	\$	•	\$	‡	\$	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3	ļ		-	B + M + C → B	\$	•	\$	‡	\$	Ŀ
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3	<u> </u>		-	A·M → A	•	•	1	‡	R	Ļ
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3	ļ	<u> </u>	1_	B·M → B	•	•	‡	‡	R	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3	ļ	 	1_	A·M	•	•	\$	\$	R	1
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3		<u> </u>	Ļ.	B·M	•	•	\$	\$	R	4
Clear	CLR		<u> </u>	_		_	_	6F	6	2	7F	6	3			_	00 → M	•	•	R	S	R	F
	CLRA		L	L_	<u> </u>	<u>L</u>	_	<u> </u>	L_	<u>L</u>			_	4F	2	1	00 → A	•	•	R	s	R	F
	CLRB	↓	<u> </u>	L	L_	L	L	<u>L</u>	L	L		ļ_	L	5F	2	1	00 → B	•	•	R	S	R	F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3	<u> </u>	L_	_	A – M	•	•	\$	\$	\$	Ŀ
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3	٠.	L		B - M	•	•	\$	\$	\$	Ŀ
Compare Accumulators	CBA													11	2	1	A – B	•	•	‡	\$	‡	1
Complement, 1's	COM		Γ					63	6	2	73	6	3				M→M	•	•	\$	\$	R	5
	COMA		T											43	2	1	$\overline{A} \rightarrow A$	•	•	\$	#	R	3
	сомв													53	2	1	$\overline{B} \to B$	•	•	\$	\$	R	3
Complement, 2's	NEG		T					60	6	2	70	6	3				00 - M → M	•	•	1	1	1	0
(Negate)	NEGA							Γ						40	2	1	00 – A → A	•	•	\$	1	1	0
	NEGB		T							- T			Γ	50	2	1	00 - B → B	•	•	\$	1	1	0
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	\$	\$	\$	(3
Decrement	DEC	†	T	1	<u> </u>	_		6A	6	2	7A	6	3		\vdash	T	M - 1 → M	•	•	\$	\$	4	1
	DECA	1	T	\vdash	T^-		Г				T	1	\vdash	4A	2	1	A - 1 → A	•	•	1	1	(4)	1
	DECB		T	T	T		T-		T	T-			T	5A	2	1	B - 1 → B	•	•	1	1	4	1.
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	1	1	1	$A \oplus M \rightarrow A$	•	•	\$	1	R	1
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	-	1	t^-	B ⊕ M→ B	•	•	1	1	R	1.
Increment	INC	+	Ť	┢	-	<u> </u>	-	6C	6	2	7C	6	3		<u> </u>	\vdash	M + 1 → M		•	1	1	(5)	1
	INCA	†	\vdash	1		-	-		-	-	†			4C	2	1	A + 1 → A	•		\$	1	(5)	1
	INCB	1	\vdash	t^-	 	-	-	<u> </u>		-	-	\vdash	1	5C	2	1	B + 1 → B	•	•	1	1	(5)	4-
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	-	-	Ė	M → A	•	•	1	1	R	1
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	_	1	-	M → B	•	•	1	1	R	1
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3	-			M + 1 → B, M → A	•	•	1	1	R	
Multiply Unsigned	MUL	1	\vdash		t^-	-	1	 	-	-	 	1-	-	3D	10	1	A x B → A : B	•	•	•	•	•	10
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	 -	 	Ė	A + M → A		•	1	1	R	Ť,
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	-	┢	┝	B + M → B	•	1.	1	1	R	+
Push Data	PSHA	+	<u> </u>	Ė	+	Ť	F		Ė	-	-	†	Ť	36	3	1	$A \rightarrow Msp, SP - 1 \rightarrow SP$	1.		-	•	•	+,
5., 64.0	PSHB	 	\vdash	\vdash	+-	-	\vdash	-	-	-	-	+	-	37	3	1	$B \rightarrow Msp, SP - 1 \rightarrow SP$	•	•		•	•	+
Puli Data	PULA	†	+-	+	<u> </u>	-	-		-	-	-	+	+	32	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow A$	•	•	•		•	+
, a., Data	PULB	+-	-	+	1-	-	-	 	-	 	 	+	+	33	4	-	$SP + 1 \rightarrow SP, Msp \rightarrow B$	+-	-	-	-	-	+
Rotate Left	ROL	1	t-	\vdash	+-	+	+	69	6	2	79	6	3	33	 	+	1 .	-	-	1	1	6	+
notate Fast		+-	\vdash	+-	-	-	-	03	10	-	/3	1	13	49	2	1	W) []	-	•	1	1	(ë)	+
	ROLA	+	+-	+-	-	-	┢	-	-	-	 -	├	-	59	2	_	B C 67 60	-	•	1	┷-	6	+
Rotate Right	ROLB	+	-	\vdash	+-	-	-	66	6	2	76	6	2	35	12	Η'	-	-	-	1	1	-	+
notate night	ROR	+	+	-		-	-	66	0	-	76	6	٦	10	2	1	")	-	+	1	+	6	+
	RORA	1	1	ı	ı	ı	1	1	ı	i	1		1	46	1 4	1 1	C b7 b0	1	1	1 *	1 *	اق، ا	1

The Condition Code Register notes are listed after Table 10.

Condition Code Addressing Modes Register Operations Mnemonic Boolean/ IMMED DIRECT INDEX **EXTEND** IMPLIED 3 2 1 0 Arithmetic Operation z OP # OΡ # OP # OP # OP # н ı N ν С Shift Left ASL 68 6 2 78 6 3 ٠ \$ \$ 6 Arithmetic ASLA 48 2 1 • • ‡ ‡ (6) \$ ASLB 58 2 • • **‡** ‡ 6 1 Double Shift 6 **ASLD** 05 3 1 \$ **‡** Left, Arithmetic Shift Right ASR 67 6 2 77 6 3 • • **‡** ‡ 6 Arithmetic (6) ASRA 47 2 1 • • **‡** | **‡** ASRB 57 2 1 • • \$ ‡ 6 6 2 74 6 3 • ٠ \$ ‡ (6) Shift Right LSR 64 Logical • **‡** ‡ 6 44 2 1 ٠ LSRA 54 2 1 **‡ ‡** LSRB • • 6 Double Shift 6 3 1 R **‡** LSRD 04 Right Logical A0 B7 BO 4 3 ‡ | ‡ | R 3 2 A7 4 2 B7 $A \rightarrow M$ • ٠ Store STAA Accumulator D7 3 2 E7 4 2 F7 4 3 $B \rightarrow M$ \$ | \$ | R STAB A → M B → M + 1 Store Double 2 **‡ ‡** R STD DD 4 2 ED 5 FD 5 13 Accumulator SUBA 80 2 2 90 3 2 A0 4 2 во 4 3 $A - M \rightarrow A$ ‡ **‡** \$ Subtract ‡ ‡ \$ 2 2 4 2 F0 4 $B - M \rightarrow B$ • SUBB CO 2 DO 3 E0 3 • 4 3 2 А3 6 2 вз 6 3 $A:B-M:M+1\rightarrow A:B$ • ‡ ‡ \$ **Double Subtract** SUBD 93 5 Subtract **‡** 10 2 1 $A - B \rightarrow A$ • • ‡ ‡ Accumulators Subtract SBCA 82 2 2 92 3 2 A2 4 2 В2 3 $A - M - C \rightarrow A$ ٠ ٠ ‡ ‡ \$ With Carry 2 E2 4 2 F2 B - M - C → B SBCB C2 2 2 3 4 3 ٠ **‡** # # # 1 ‡ ‡ R Transfer TAB 16 2 $A \rightarrow B$ • • Accumulators ‡ ‡ R 2 1 17 $B \rightarrow A$ ٠ • TBA 6D 6 2 7D 6 3 M - 00• ٠ t ‡ R R Test Zero or TST Minus \$ ‡ R R 2 A - 00 • TSTA 4D 1 • **TSTB** 5D 2 1 B - 00‡ \$ R

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions. Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MCU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.

New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6801V Microcomputer.

- Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LOD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- **PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- **SUBD** Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- **BRN** Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

Table 8 Index Register and Stack Manipulation Instructions

							Add	dress	ing	Мо	des						Boolean/	(ditio Reg			е
Pointer Operations	Mnemonic	IM	MEI	D.	DII	REC	T	IN	DE:	X	EX	ΓNΕ)	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	[~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		I	T	N	z	V	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M : M + 1	•	•	\$	\$	\$	\$
Decrement Index Reg	DEX		Γ	Τ					Γ					09	3	1	$X - 1 \rightarrow X$	•	•	•	‡	•	•
Decrement Stack Pntr	DES	1				T								34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX			T		T	Ī		Г					08	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS	1					1							31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	7	\$	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	7	\$	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	7	\$	R	•
Store Stack Pntr	STS			Γ	9F	4	2	AF	5	2	BF	5	3			Г	$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	7	\$	R	•
Index Reg → Stack Pntr	TXS	1								Г				35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	T	Π			Г			T	T				30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	T	Г	Γ		Т			Г				T	ЗА	3	1	$B + X \rightarrow X$	•	•	•	•	•	•
Push Ďata	PSHX	T	Г			Γ	Π							3C	4	1	$X_L \rightarrow M_{sp}$, SP – 1 \rightarrow SP	•	•	•	•	•	•
					Ì]	1]	1						X _H → M _{sp} , SP - 1 → SP	_		1			
Pull Data	PULX			Γ			T		Γ					38	5	1	$SP + 1 \rightarrow SP, M_{sp} \rightarrow X_{H}$	•	•	•	•	•	•
					}			1			ļ		1	l			SP + 1 → SP, M _{SD} → X _L		1	[1	1	

The Condition Code Register notes are listed after Table 10.

^{*}ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 9 Jump and Branch Instructions

							Ad	dres	sing	Мо	des							C		diti Reg			е
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	IN	DE:	x	EX	TNC)	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	ī	N	z	V	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	всс	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	3	2	[_											N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2	1							Γ					C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2													N + V = 1	•	•	•	•	•	•
Branch If Minus	вмі	2B	3	2			1					1					N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2									Γ				V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2									Γ				V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2	T							Γ					N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2													1	•	•	•	•	•	•
Jump	JMP		_					6E	3	2	7E	3	3				See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	ВD	6	3]	•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI													3B	10	1	1	T -		- (8	_	_
Return From Subroutine	RTS													39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI				_		T							3F	12	1		•	s	•	•	•	•
Wait for Interrupt	WAI						Г							3E	9	1	IJ	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingl	Modes		С	ondit	ion C	ode	Regis	ter
Opérations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	To
		OP	~	#		Н	1	N	Z	V	C
Clear Carry	CLC	ОС	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → I	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	s
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	s	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR	_		_ (<u> </u>		_
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- Test: Result = 00000000?
- Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set) Test: Operand = 10000000 prior to execution?

- (Bit V)
 (Bit C)
 (Bit C)
 (Bit V)
 (Bit V)
 (Bit V)
 (Bit V)
 (Bit V)
 (Bit V)
 (Bit V)
 (Bit I)
 (Bit I)
 (Bit I)
 (Bit I)
 (Bit I) Test: Operand = 01111111 prior to execution?
 Test: Operand = 01111111 prior to execution?
 Test: Set equal to result to N ⊕ C after shift has occurred.
 Test: Result less than zero? (Bit 15 = 1)
 Load Condition Code Register from Stack. (See Special Operations)
 Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
 Set according to the contents of Accumulator A:
- Set equal to result of Bit 7 (AccB)

Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LÙD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
BMI	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3 .	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								

• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA				}	
BIT SBC		}		1	
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD	}	3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	T 1	Op Code
ADD LDA		2	Op Code Address + 1	i	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC	}		1		
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX	1	2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD	1	3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1 1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Subroutine Address	1	First Subroutine Op Code
	1 1	4	Stack Pointer	0	Return Address (Low Order Byte)
	1	5	Stack Pointer + 1	0	Return Address (High Order Byte)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
	}	2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA	ļ	2	Op Code Address + 1	1	Offset
AND ORA	-	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC	}	4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
	Ì	2	Op Code Address + 1	1	Offset
	ì	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX	ļ	2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
	-	4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
	Ì	4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG	}	2	Op Code Address + 1	1	Offset
CLR ROL	ļ	3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*	ĺ	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD	1	2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
	ļ	6	Address Bus FFFF	1.	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
	Ì	6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB=FFFF, DB=Low Byte of Reset Vector.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA A	4	1	Op Code Address	1	Op Code
STA B		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	1	4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX	1	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
0.5		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	Ö	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR	1	4	Address of Operand	1	Current Operand Data
DEC TST*	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC	ì	6	Address of Operand	o O	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
NOOD		4	Operand Address	1	Operand Data (High Order Byte)
	İ	5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
0011		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	i	, ,	Otack i Officer	U	Inclain Address (FOM Cidel Dyle)

^{*} In the TST instruction, R/\overline{W} line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMPLIED	······································		· ·	 	
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	. 5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI**	9	1 2 3 4	Op Code Address Cp Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
	ì	8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer — 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
	1	4	Address Bus FFFF	1	Low Byte of Restart Vector
	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
	l	6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
		9	Address Bus FFFF	1	Low Byte of Restart Vector
	Ì	10	Address Bus FFFF	i	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
			1		from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
1					(High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from
			Stack Folliter - 0	'	Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from
	1				Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer – 1	0	Return Address
		1	July 1 Sinter	Ŭ	(High Order Byte)
	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer — 5	0	Contents of Accumulator B
	1	9	Stack Pointer – 6	Ö	Contents of Cond. Code Register
	ŀ	10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine
	1	''	Vector Address I I A (Hex)	'	(High Order Byte)
	1	12	Vector Address FFFB (Hex)	1	Address of Subroutine
	i	1 12	Accros Warness LL D (Liex)		Address of Subroutine

^{**}While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
RELATIVE					
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC					
BGT BMT BVS		ļ			
BRN					
BSR	6	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
	(4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

• Summary of Undefined Instruction Operations

The HD6801V has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

				HD6	801V MIC	CROC	OMPU	TER	INSTI	RUCT	IONS							
	OP					ACC	ACC			AC	CA or	SP		A	CCB or	X		l
С	ODE					ACC	B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
	НІ	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	L
0000	0		SBA	BRA	TSX		NE	G					S	JB				0
0001	1	NOP	CBA	BRN	INS								CI	MP				1
0010	2			вні	PULA (+1)								SI	вс				2
0011	3			BLS	PULB (+1)		CC	M		*	SUB	D (+2)			ADD	D (+2)		3
0100	4	LSRD (+1)		BCC	DES		LS	SR					Al	VD.				4
0101	5	ASLD (+1)		BCS	TXS								В	IT				5
0110	6	TAP	TAB	BNE	PSHA		RC	PR					LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		AS	SR				STA				STA		7
1000	8	INX (+1)		BVC	PULX (+2)		AS	3L					E	OR				8
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R	DL_					Α	DC				9
1010	Α	CLV		BPL	ABX		DE	C					0	RA				Α
1011	В	SEV	ABA	BMI	RTI (+7)								A	DD				В
1100	С	CLC		BGE	PSHX (+1)		IN	IC		*	CP	(+2)		*	LDI	O (+1)		С
1101	D	SEC		BLT	MUL (+7)		TS	ST.		BSR (+4)	J	SR (+2	?)	* (+1)	s	TD (+	1)	D
1110	E	CLI		BGT	WAI (+6)	*	*	JMP	(-3)	*	LD	S (+1)		*	LD	X (+1)		E
1111	F	SEI		BLE	SWI (+9)		CL	.R		* (+1)	S	TS (+1)	* (+1)	S	TX (+	1)	F
BYTE/	CYCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".




Figure 24 Interrupt Flowchart




Figure 25 HD6801V MCU Single-Chip Dual Processor Configuration




Figure 26 HD6801V MCU Expanded Non-Multiplexed Mode




Figure 27 HD6801V MCU Expanded Multiplexed Mode


HD6803, HD6803-1—MPU (Micro Processing Unit)


The HD6803 MPU is an 8-bit microcomputer system which is compatible with the HMCS6800 family of parts. The HD6803 MPU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instructions including an 8 × 8 unsigned multiply with 16-bit result. The HD6803 MPU can be expanded to 65k words. The HD6803 MPU is TTL compatible and requires one +5.0 volt power supply. The HD6803 MPU has 128 bytes of RAM, Serial Communications interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block diagram of the HD6803 include the following:

FEATURES


- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible With The HD6800 MPU
- 16-Bit Timer
- Expandable to 65k Words
- Multiplexed Address and Data
- 128 Bytes Of RAM (64 Bytes Retainable On Power Down)
- 13 Parallel I/O Lines
- Internal Clock/Divided-By-Four
- TTL Compatible Inputs And Outputs
- Interrupt Capability
- Compatible with MC6803

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ TYPE OF PRODUCTS

Type No.	Bus Timing
HD6803	1.0MHz
HD6803-1	1.25MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	- 0.3 ∼ +7.0	V
Operating Temperature	Topr	0 ~ + 70	°C
Storage Temperature	T _{stq}	- 55 ∼ +150	°C

^{*} With respect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0 $^{\sim}$ +70 $^{\circ}$ C, unless otherwise noted.)

Ite	m	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES	V _{IH}		4.0		V _{cc}	V
input righ voltage	Other Inputs*			2.0	_	V _{cc}	V
Input "Low" Voltage	All inputs*	VIL		-0.3	_	0.8	٧
Input Load Current	EXTAL	I _{in}	V _{in} = 0 ~ V _{CC}	_	_	0.8	mA
Input Leakage Current	NMI, IRQ ₁ , RES	l _{in}	$V_{in} = 0 \sim 5.25V$	_		2.5	μΑ
Three State (Offset)	$P_{10} \sim P_{17}$		V = 0.5 = 0.4V	-	_	10	μΑ
Leakage Current	$P_{20} \sim P_{24}$	I _{TSI}	$V_{in} = 0.5 \sim 2.4V$	_		100	
	$D_0/A_0 \sim D_7/A_7$	√он	I _{LOAD} = -205 μA	2.4	_	_	V
Output "High" Voltage	$A_8 \sim A_{15}$, E, R/ \overline{W} , AS		$I_{LOAD} = -145 \mu A$	2.4	-	_	
	Other Outputs		I _{LOAD} = -100 μA	2.4	_	_	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	_	_	0.5	٧
Darlington Drive Current	$P_{10} \sim P_{17}$	-1он	V _{out} = 1.5V	1.0		10.0	mA
Power Dissipation		P _D		_	_	1200	mW
Input Capacitance			$V_{in} = 0V$, $Ta = 25$ °C,			10.0	pF.
input Capacitance		C _{in}	f = 1.0 MHz	_	_	10.0	
V _{CC} Standby	Powerdown	V _{SBB}		4.0	_	5.25	V
	Operating	V _{SB}		4.75	_	5.25	
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	_	_	8.0	mA

^{*}Except Mode Programming Levels.

• AC CHARACTERISTICS BUS TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

ltem		Cumbal	Test Condi-	HD6803			HD6803-1			Unit
		Symbol	tion	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	0.8	_	10	μs
Address Strobe Puls	e Width "High"	PWASH]	200	_	_	150	_	_	ns
Address Strobe Rise	Time	t _{ASr}	1	5	_	50	5	_	50	ns
Address Strobe Fall	Time	t _{ASf}	1	5	_	50	5	_	50	ns
Address Strobe Dela	y Time	tASD		60	_	-	30	_	_	ns
Enable Rise Time		t _{Er}]	5	_	50	5	_	50	ns
Enable Fall Time	Enable Fall Time			5	_	50	5	_	50	ns
Enable Pulse Width "High" Time		PWEH	Fig. 1	450	-	-	340	-	_	ns
Enable Pulse Width "Low" Time		PWEL		450	_	-	350	_	_	ns
Address Strobe to Enable Delay Time		tASED		60	-		30	_	_	ns
Address Delay Time		t _{AD}				260		_	260	ns
Address Delay Time	Address Delay Time for Latch				_	270			260	ns
Data Set-up Write T	ime	t _{DSW}		225	_	-	115		_	ns
Data Set-up Read T	ime ,	t _{DSR}		80	_	_	70	_	_	ns
Data Hold Time	Read	t _{HR}]	10	_		10	_	_	ns
——————————————————————————————————————	Write	t _{HW}]	20	_	-	20	_		113
Address Set-up Time for Latch		t _{ASL}		60		_	50		_	ns
Address Hold Time for Latch		t _{AHL}		20	_	_	20	_	-	ns
Address Hold Time		t _{AH}		20		-	20	_		ns
Peripheral Read Access Time (Multiplexed Bus)		(t _{ACCM})			_	(600)			(410)	ns
Oscillator stabilization Time		t _{RC}	Fig. 7	100	_		100	_		ms
Processor Control S	et-up Time	t _{PCS}	Fig. 8	200	_	_	200	_		ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2	t _{PD\$U}	Fig. 2	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2	t _{PDH}	Fig. 2	200	_	_	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	t _{PWD}	Fig. 3	_	_	400	ns

^{*} Except P21

TIMER, SCI TIMING ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $Ta = 0 \sim +70^{\circ}C$, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2t _{cyc} +200		_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 4	-	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_		t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4		0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage	V _{MPL}			_	1.7	V
Mode Programming Input "High" Voltage	V _{MPH}		4.0	_	_	V
RES "Low" Pulse Width	PWRSTL	Fig. 5	3.0	_	_	t _{cyc}
Mode Programming Set-up Time	t _{MPS}		2.0	_	_	t _{cyc}
Mode Programming Hold Time	tMPH		150	_	_	ns




Figure 1 Expanded Multiplexed Bus Timing




Figure 2 Data Set-up and Hold Times (MPU Read)




Figure 3 Port Data Delay Timing (MPU Write)




Figure 4 Timer Output Timing




Figure 5 Mode Programming Timing




Figure 6 Bus Timing Test Loads




Figure 8 Reset Timing

SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts ±5%.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Devided by 4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The devide by 4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL may be driven by an external TTL compatible source with a 50% (±10%) duty cycle. It will devided by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used. The following are the recommended crystal parameters:

Nominal Crystal Parameter




Figure 9 Crystal Interface

V_{CC} Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down
- 2) Keep VCC Standby greater than VSBB.




Figure 10 Battery Backup for V_{CC} Standby

• Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset <u>must</u> be held "Low" for at least 100 ms. During operation, RES, when brought "Low", must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the MPU does the follow-

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter
- 4) The interrupt mask bit is set, must be cleared before the MPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90 pF.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-maskable-interrupt sequence be generated within the processor. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 $k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{IRQ_1}$ and \overline{NMI} are hardware interrupt lines that are sampled during E and will start the interrupt routine on the \overline{E} following the completion of an instruction.

Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that it being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resister to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line $(\overline{IRQ_2})$. This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority over $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vec	tor	Interrupt
MSB	LSB	THE STAFF
FFFE	FFFF	RES
FFFC	FFFD	ΝMΙ
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĨŔQ ₁
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	F2 FFF3 TOF (Timer Overf	
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)

Lowest Priority

Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output is capable of driving one TTL load and 90 pF.

Address Strobe (AS)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 11. Expanded Multiplexed Mode. Address Strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this singal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t_{ASD} before the data is enabled to the bus.

PORTS

There are two I/O ports on the HD6803 MPU; one 8-bit port and one 5-bit port. Each port has an associated write

only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are two ports: Port 1, Port 2. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs.

• I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pin 8, 9 and 10 of the chip) are requested to set following values (Table 3) during reset. The values of above three pins during reset are latched into the three MSBs (Bit 5, 6 and 7) of Port 2 which are read only.

Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

Table 3 The Values of three pins

Pin Number	Value
8	L
9	Н
10	L


[NOTES] L; Logical "0" H; Logical "1"

Data/Address (Lower Order Address Bus Latches)

Since the data bus is multiplexed with the lower order address bus in Data/Address, latches are required to latch those address bits. The 74LS373 Transparent Octal D-type latch can be used with the HD6803 to latch the least significant address byte. Figure 11 shows how to connect the latch to the HD6803. The output control to the 74LS373 may be connected to ground.

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 16 and is common to every interrupt excluding reset.



Function Table

Output	Ena	ble	Output
Control	G	D	Q
L	Н	н	Н
L	Н	L	L
L	L	×	Q _o
н	×	×	z

Figure 11 Latch Connection

MEMORY MAP


The MPU can provide up to 65k byte address space. A memory map is shown in Figure 12. The first 32 locations are reserved for the MPU's internal register area, as shown in Table 4 with exceptions as indicated.

Table 4 Internal Register Area

Table 4 Internal Register Area	
Register	Address
Port 1 Data Direction Register**	00
Port 2 Data Direction Register **	01
Port 1 Data Register	02
Port 2 Data Register	03
Not Used	04*
Not Used	05*
Not Used	06*
Not Used	07*
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	0C
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Not Used	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External Address
- ** 1; Output, 0; Input

Multiplexed/RAM



[NOTE]

Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07, and \$0F.

Figure 12 HD6803 Memory Map

■ PROGRAMMABLE TIMER

The HD6803 contains an on-chip 16-bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- · an 8-bit control and status register.
- a 16-bit free running counter,
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 13.

• Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the MPU software at any time. The counter is cleared to zero on RES and may be considered a read-only register with one exception. Any MPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output Level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RES. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

• Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.




Figure 13 Block Diagram of Programmable Timer

Timer Control and Status Register

	7	6	5_	4	3_	2	1	0	
i	ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6803 internal bus $(\overline{IRQ_2})$ with an individual Enable bit in the TCSR. If the I-bit in the HD6803 Condition Code register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

Bit 0 OLVL Output Level — This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.

Bit 1 IEDG Input Edge — This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High"-to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge

("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited
- Bit 3 EOCI Enable Output Compare Interrupt When set, this bit enables $\overline{IRQ_2}$ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI Enable input Capture Interrupt When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter contains \$0000. It is cleared by a read of the TCSR (with TOF set) followed by an MPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an MPU write to the output compare register (\$0B or \$0C).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an MPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6803 contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the MPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6803 serial I/O section are programmable:

- · format standard mark/space (NRZ)
- · Clock external or internal
- baud rate one of 4 per given MPU ϕ_2 clock frequency or external clock $\times 8$ input
- wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

• Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 14. The registers include:

- an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- an 8-bit read only receive data register and
- an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits $0\sim4$ may be written. The register is initialized to \$20 on \overline{RES} . The bits in the TRCS register are defined as follows:




Figure 14 Serial I/O Registers

Bit 0 WU

"Wake-up" on Next Message — set by HD6803 software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of MPU set of WU flag.

Bit 1 TE

Transmit Enable – set by HD6803 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be arter at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

Bit 2 TIE

Transmit Interrupt Enable – when set, will permit an $\overline{IRQ_2}$ interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.


Bit 3 RE

Receiver Enable — when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.

Bit 4 RIE

Receiver Interrupt Enable — when set, will permit an IRQ₂ interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Transmit/Receive Control and Status Register



Bit 5 TDRE Transmit Data Register Empty - set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then

writing a new byte into the transmit data register. TDRE is initialized to 1 by RES.

Bit 6 ORFE Over-Run-Framing Error - set by hardware when an overrun or framing error occurs (receive only)

Rate and Mode Control Register

7_	6	5	4	3	2	11	0
х	×	×	×	CC1	CCO	SS1	SSO
			ADI	DR : \$00	010		

An overrun is defined as a new byte received with last byte still in Dat Register/Buffer. A framing error has occured when the byte boundaries in bit stream are not synchronized to bit counter. If WU-flag is set, the ORFE bit will not be set. The ORFE bit is cleard by reading the status register, then reading the Receive Data Register, or by RES.

Bit 7 RDRF Receiver Data Register Full-set by hardware when a transfer from the input shift register to the receiver data register is made. If WU-flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RES.

Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

· Baud rate

- format
- · clocking source, and
- · Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on RES. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

- Bit 0 **SSO** Speed Select - These bits select the Baud rate for Bit 1 SS1 the internal clock. The four rates which may be selected are a function of the MPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.
- Bit 2 CCO Clock Control and Format Select - this 2-bit field controls the format and clock select logic. Table 6 Bit 3 CC1 defines the bit field.

Table 5 SCI Bit Times and Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1 : 9	SSO	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13.0 μs/76,800 Baud
0	1	E ÷ 128	208 μs/4 ,800 Baud	128 μs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD6803-1 Only

Table 6 SCI Format and Clock Source Control

CC1, CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
00	_		_	**	**
01	NRZ	Internal	Not Used	**	**
10	NRZ	Internal	Output*	**	**
11	NRZ	External	Input	**	. **

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16,
- the clock will be at 1× the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

Clock output is available regardless of values for bits RE and TE.

Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

Serial Operations

The serial I/O hardware should be initialized by the HD6803 software prior to operation. This sequence will normally consist

- · writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a ten-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6803 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2, Bit 3. The receiver section operation is conditioned by the contents of the Transmit/ Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an overrun has occurred. When the HD6803 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

		RA	M Cor	ntrol Re	gister			
\$0014	STBY PWR	RAME	×	х	×	×	×	×

Bit 0 Not used.

Bit 1 Not used.

Not used. Bit 2

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Bit 7 STBY The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6803 is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- MPU Programming Model (Figure 15)
- · Addressing modes New instructions
- Accumulator and memory instructions Table 7
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9
- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- Summary of cycle by cycle operation Table 12
- Summary of undefined instructions Table 13

MPU Programming Model

The programming model for the HD6803 is shown in Figure 15. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.

HD6803, HD6803-1




Figure 15 MPU Programming Model

MPU Addressing Modes

The HD6803 8-bit micro processing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator ${\bf A}$ or accumulator ${\bf B}$ is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

							Add	dressi	ng f	Mod	les							C		diti Reg			le
Operations	Mnemonic	IMI	MEI	D.	DIF	REC	т	IN	DE:	×	EX.	TEN	ID	IMI	LIE	Đ	Boolean/ Arithmetic Operation	5	4	3	2	1	To
		ОР	~	#	ОР	~	#	OP	~	#	ОР	~	#	ОР	~	#	Antimetic Operation	н	1	N	z	v	1
Add	ADDA	8B	2	2	9В	3	2	АВ	4	2	вв	4	3	_	\vdash	_	A + M → A	1	•	‡	\$	#	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3		┢	-	B + M → B	1	•	\$	\$	1	1
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3	_	\vdash	1-	A : B + M : M + 1 → A : B	•	•	1	\$	\$	1
Add Accumulators	ABA	100	-	۲	-	-	-	-	ř	ļ-	-	<u> </u>	۲	1B	2	1	A + B → A	1	•	1	‡	1	t
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3		-	ΙĖ	A + M + C → A	\$	•	\$	\$	\$	t
Add With Carry	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		-	\vdash	B + M + C → B	\$	•	\$	\$	\$	†
AND		84	2	2	94	3	2	A4	4	2	B4	4	3		╁	-	A·M → A	•	•	1	\$	R	+
AND	ANDA	+	2	2	-		2	E4	4	2	F4	4	3		├~	-	B·M → B	•	•	\$	\$	R	+
	ANDB	C4	+	₩-	D4	3	+	-	_		-	-	-		-	-		+	-	1	-	R	4
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3		-	├-	A·M	•	•	- -	\$	+-	+
	BITB	C5	2	2	-D5	3	2	E5	4	2	F5	4	3		-	<u> </u>	B·M	•	•	\$	‡	R	+
Clear	CLR		<u> </u>	↓_	<u> </u>	_	<u> </u>	6F	6	2	7F	6	3	<u> </u>	_	_	00 → M	•	•	R	S	R	4
	CLRA	↓	<u> </u>	1		 	\vdash	1_		ļ		<u>_</u>	_	4F	2	1	00 → A	•	•	R	S	R	4
	CLRB		_	<u> </u>		<u> </u>	L	<u> </u>		<u> </u>			L	5F	2	1	00 → B	•	•	R	S	R	-
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3		L_	_	A – M	•	•	\$	\$	\$	4
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B – M	•	•	\$	\$	\$	
Compare Accumulators	СВА													11	2	1	A - B	•	•	‡	‡	\$	
Complement, 1's	сом	I						63	6	2	73	6	3				M → M	•	•	\$	\$	R	
	COMA													43	2	1	Ā→A	•	•	\$	\$	R	1
	СОМВ	T	Ī	Г						Γ_				53	2	1	$\overline{B} \to B$	•	•	\$	\$	R	T
Complement, 2's	NEG		T	T			_	60	6	2	70	6	3		Τ	\vdash	00 - M → M	•	•	\$	\$	1	1
(Negate)	NEGA		1	1	 	1					,	1		40	2	1	00 - A → A	•	•	\$	\$	1	,
. •	NEGB		T		T	†			_				Г	50	2	1	00 - B → B	•	•	\$	\$	1	1
Decimal Adjust, A	DAA	1	T											19	2	1	Converts binary add of BCD characters into BCD format	•	•	\$	\$	\$	(
Decrement	DEC	 	1	t	1	1	\vdash	6A	6	2	7A	6	3		1	\vdash	M – 1 → M	•	•	\$	\$	(,
	DECA	+-	+-	\vdash	\vdash	┼	\vdash	-	-	-		-	 -	4A	2	1	A - 1 → A	•	•	1	\$	(+
	DECB	+	╆	+	├	 	-	├	-	-	-	╁	-	5A	2	1	B - 1 → B		•	\$	\$	(-
Exclusive OR	EORA	88	2	2	98	2	2	A8	4	2	В8	4	3	37	É	ŀ÷	A ⊕ M → A	•	•	\$	\$	R	4
Exclusive On		+	+	+	+	3	+	+	<u> </u>	┡		+	╄		├	⊢		•	•	\$	\$	R	4
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		├-	├	B ⊕ M→ B	╀		1	<u>ٺ</u>	+	+
Increment	INC	-	┼-	┼	<u> </u>	-	┼	6C	6	2	7C	6	3		<u> </u>	ļ_	M + 1 → M	•	•	-	‡	(5)	+
	INCA	+	ـ	↓_	Ļ	ļ	ـــ	<u> </u>	_	<u> </u>		┡-	<u> </u>	4C	2	1	A + 1 → A	•	•	\$	‡	(5)	-
	INCB		↓_	↓_	ļ	ļ	<u> </u>	<u> </u>		<u> </u>	<u> </u>	↓_	!	5C	2	1	B + 1 → B	•	•	\$	\$	3	4
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		<u> </u>	L-	M → A	•	•	\$	\$	R	+
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	L	乚	L	M → B	•	•	1	\$	R	1
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	‡	‡	R	4
Multiply Unsigned	MUL		L				L							3D	10	1	A×B→A:B	•	•	•	•	•	1
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3				A + M → A	•	•	\$	\$	R	1
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M → B	•	•	\$	\$	R	1
Push Data	PSHA		Γ	Π	Γ	T				Γ		Γ		36	3	1	A → Msp, SP – 1 → SP	•	•	•	•	•	1
	PSHB	T	Γ			Ī	Π				7		Γ	37	3	1	$B \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	1
Pull Data	PULA	T	T	1			Γ	Γ					Γ	32	4	1	SP + 1 → SP, Msp → A	•	•	•	•	•	1
	PULB	1		1		1	1			Γ		Г		33	4	1	$SP + 1 \rightarrow SP, Msp \rightarrow B$	1.	•	•	•	•	1
Rotate Left	ROL	1	Τ	1		1		69	6	2	79	6	3		Г	Τ	M	•	•	\$	\$	6	1
	ROLA	 	t	t^-		†	\vdash	Ť	Ė	Ť	 -	Ť	Ť	49	2	1	(a) full (limited)	•	•	\$	\$	•	4
	ROLB	+-	+-	+-	 	+-	-	+-	\vdash	\vdash	-	+	\vdash	59	2		B C D	•	•	1	\$	6	4
Rotate Right	ROR	+-	+-	+	\vdash	\vdash	+	66	6	-	76	6	3	-	 -	Ļ.	м	•	•	1	\$	6	4
	RORA	+	+-	+-	<u> </u>	 	\vdash	+	۳	1	1.0	۲	ř	46	2	1	<u> </u>	•	•	1	\$	6	-
			+	╁	-	├	\vdash	\vdash	├	├	-	┢	+	56	2		в <u>С 67 60</u>	•	•	\$	\$	+	4
	RORB	1	1	1	ſ	1	1	t		ı	ı	1	ı	סטן	1 4	, ,	İ	1 -	1	1.	ı.*	16	1

Table 7 Accumulator & Memory Instructions (Continued)

							Add	iressi	ng i	Vlod	es							C			on (iste	Code	•
Operations	Mnemonic	IMI	MEI	٥.	DIF	REC	Т	IN	DE:	Κ	EX	ΓEΛ	D	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	OP	~	#	ОР	~	#	OP	~	#	ОР	~	#	, with the constitution	н	,	N	z	V	С
Shift Left	ASL		Γ	Г				68	6	2	78	6	3				M) 4	•	•	\$	\$	6	\$
Arithmetic	ASLA													48	2	1	A	•	•	\$	\$	©	\$
	ASLB	T												58	2	1	В С 67 60	•	•	\$	\$	0	\$
Double Shift Left, Arithmetic	ASLD													05	3	1	C A7 A0 B7 B0	•	•	‡		6	
Shift Right	ASR	T						67	6	2	77	6	3				M)	•	•	\$	\$	6	\$
Arithmetic	ASRA	1	Г											47	2	1	^ - - - - 	•	•	\$	\$	6	\$
	ASRB		Г				Г							57	2	1	B 67 60 C	•	•	\$	\$	6	\$
Shift Right	LSR							64	6	2	74	6	3				M)	•	•	1	‡	6	\$
Logical	LSRA		Г										Γ	44	2	1	A \ 0 - []	•	•	\$	\$	6	\$
	LSRB	T	Г											54	2	1	8) 67 60 C	•	•	\$	\$	6	\$
Double Shift Right Logical	LSRD													04	3	1	0→ ACC A/ ACC B A7 A0 B7 B0 C	•	•	R	‡	6	\$
Store	STAA		Γ	Г	97	3	2	A7	4	2	В7	4	3		Γ	Π	A → M	•	•	\$	\$	R	•
Accumulator	STAB				D7	3	2	E7	4	2	F7	4	3			Γ	B → M	•	•	\$	\$	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	\$	\$	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3		Ì_	1_	A - M → A	•	•	\$	\$	\$	\$
	SUBB	CO	2	2	D0	3	2	EO	4	2	F0	4	3			L	B M -→ B	•	•	\$	\$	\$	‡
Double Subtract	SUBD	83	4	3	93	5	2	А3	6	2	вз	6	3	ļ	l		A:B-M:M+1→A:B	•	•	‡	\$	\$	\$
Subtract Accumulators	SBA													10	2	1	A – B → A	•	•	\$	‡	\$	\$
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	В2	4	3	<u>L</u>			A - M - C → A	•	•	\$	\$	\$	\$
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		L		B - M - C → B	•	•	\$	\$	\$	‡
Transfer	TAB						Ĺ		L					16	2	1	A → B	•	•	\$	\$	R	•
Accumulators	TBA				L	L	1_	<u>L</u>	_		L.	L	L	17	2	1	B → A	•	•	1	1	R	•
Test Zero or	TST	1		L		L		6D	6	2	7D	6	3		L	L	M - 00	•	•	1	1	R	R
Minus	TSTA									L	L			4D	2	1	A - 00	•	•	\$	\$	R	R
	TSTB		_											5D	2	1	B - 00	•	•	\$	\$	·R	R

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher 8-bits of the address of the operand. The third byte of the instruction is used as the lower 8-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest 8-bits in the MPU. The carry is then added to the higher order 8-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest 8-bits plus two. The carry or borrow is then added to the high 8-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.

New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6803 Microcomputer.

- Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- **ASLD** Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LDD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B. ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- PULX The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- SUBD Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

*ACCD' is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 8 Index Register and Stack Manipulation Instructions

							Add	dress	ing	Mod	des						Boolean/	C			on (iste		ie
Pointer Operations	Mnemonic	IM	MEI	D.	DII	REC	СТ	IN	DE:	×	EX	TN)	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	I	N	Z	>	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M : M + 1	•	•	\$	\$	\$	\$
Decrement Index Reg	DEX					T								09	3	1	X – 1 → X	•	•	•	\$	•	•
Decrement Stack Pntr	DES													34	3	1	SP — 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS					Т								31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H, (M+1) \rightarrow X_L$	•	•	7	‡	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	7	\$	R	•
Store Index Reg	STX		Π	Π	DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	7	\$	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	7	\$	R	•
Index Reg → Stack Pntr	TXS											Γ		35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX		Γ			Т	T		Ī			Г		3A	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX			Π		Γ	Π						Г	3C	4	1	$X_L \rightarrow M_{sp}$, $SP - 1 \rightarrow SP$	•	•	•	•	•	•
			}					ļ					ļ			}	$X_H \rightarrow M_{sp}$, SP – 1 \rightarrow SP						
Pull Data	PULX						Ī						Ì	38	5	1	$SP + 1 \rightarrow SP, M_{sp} \rightarrow X_{H}$	•	•	•	•	•	•
		İ			ł					1			1	1		l	SP + 1 → SP, M _{sp} → X _L						-

The Condition Code Register notes are listed after Table 10.

Table 9 Jump and Branch Instructions

							Ad	dress	ing	Мо	des							C		dition Reg			e
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	IN	DE	X	EX.	INC	<u> </u>	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	z	v	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2									Γ				C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2									Π				C + Z = 0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2													Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2									Γ				N + V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2							Γ	T	1				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2						ĺ			Γ				Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL /	2A	3	2					Γ	Π			Γ				N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2						Ĩ			Τ				h	•	•	•	•	•	•
Jump	JMP		\top	Т		T	i	6E	3	2	7E	3	3				See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	6	2	BD	6	3				1	•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	T	Π	T		Ī			Γ			Г	Г	3B	10	1	h	_	_	_	8		_
Return From Subroutine	RTS												T	39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI		Г										Γ	3F	12	1		•	S	•	•	•	•
Wait for Interrupt	WAI	T	F	T		Г		Г		Г		Π	T	3E	9	1	1)	•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingN	Nodes		C	ondit	ion C	ode l	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	V	С
Clear Carry	CLC	ОС	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	OB	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			<u> </u>	<u> </u>		
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)
Test: Operand = 10000000 prior to execution?
Test: Operand = 01111111 prior to execution?
Test: Operand = 01111111 prior to execution?
Test: Set equal to result of N⊕ C after shift has occurred.

Load Condition Code Register from Stack. (See Special Operations)

Condition Gode Register Notes: 101 acres 101 a Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.

Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	in- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
вні	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
ВМІ	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								

• Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA			Į.		
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	11	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC				ļ	
CMP SUB			ł		
STA	3	1	Op Code Address	1	Op Code
	ļ	2	Op Code Address + 1	1	Destination Address
	Ì	3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX	1	2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	11	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX]	2	Op Code Address + 1	1	Address of Operand
STD	[3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD	Ì	3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
	1	5	Address Bus FFFF	1 1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
		5	Stack Pointer + 1	0	Return Address (High Order Byte)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB			i		
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
	}	4	Index Register Plus Offset	Ó	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX	"	2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	i	Low Byte of Restart Vector
LUU	1	4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
OTO .	+	ļ		1	
STS	5	1	Op Code Address	•	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
	1	4	Index Register Plus Offset	0	Operand Data (High Order Byte)
	+	5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG	1	2	Op Code Address + 1	1	Offset
CLR ROL	Į	3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer – 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA	İ	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA A	4	1	Op Code Address	1	Op Code
STA B		2	Op Code Address + 1	1	Destination Address (High Order Byte)
	1	3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR	1	4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
	1	4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	1	6	Stack Pointer – 1	0	Address of Operand (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
	ì	6	Stack Pointer – 3	0	Index Register (High Order Byte)
	1	7	Stack Pointer – 4	0	Contents of Accumulator A
	1	8	Stack Pointer – 5	0	Contents of Accumulator B
		9	Stack Pointer — 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
	1	7	Address Bus FFFF	1	Low Byte of Restart Vector
	}	8	Address Bus FFFF	1	Low Byte of Restart Vector
	ļ	9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg. from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
	i i	6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
		8	Stack Pointer + 5	1	(High Order Byte) Index Register from Stack
		9	Stack Pointer + 6	1	(Low Order Byte) Next Instruction Address from
		10	Stack Pointer + 7	1	Stack (High Order Byte) Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	0	Return Address (Low Order Byte
		4	Stack Pointer — 1	0	Return Address (High Order Byte)
		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte
	1	7	Stack Pointer – 4	0	Contents of Accumulator A
	1	8	Stack Pointer - 5	0	Contents of Accumulator B
	1	9	Stack Pointer – 6	Ö	Contents of Cond, Code Register
	1	10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine
		12	Vector Address FFFB (Hex)	1	(High Order Byte) Address of Subroutine

^{**} While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

RELATIVE

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEO BLS BRA BGE BLT BVC BGT BMT BVS BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector
BSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

• Summary of Undefined Instruction Operations

The HD6803 has 36 underfined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

				нре	803 MICR	OCON	APU I E	:r IIV	SINC	00110	N5									
	OP					ACC	ACC		_	AC	CA or	SP		A	CCB or	X				
	DE					A	В	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT			
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111			
LO \		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F			
0000	0		SBA	BRA	TSX		NE	G					s	JB						
0001	1	NOP	CBA	BRN	INS								CI	ИΡ						
0010	2			ВНІ	PULA (+1)								S	3C						
0011	3			BLS	PULB (+1)						SUB	D (+2)		*	ADD	D (+2)				
0100	4	LSRD (+1)		BCC	DES	LSR							Al	ND						
0101	5	ASLD (+1)		BCS	TXS							В	IT							
0110	6	TAP	TAB	BNE	PSHA		RC	R					L	D A						
0111	7	TPA	TBA	BEQ	PSHB		AS	R				STA			STA					
1000	8	INX (+1)		BVC	PULX (+2)		AS	SL.					E	OR						
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R)L					Α	DC						
1010	Α	CLV		BPL	ABX		DE	С					0	RA		_				
1011	В	SEV	ABA	ВМІ	RTI (+7)								A	סס						
1100	С	CLC		BGE	PSHX (+1)		IN	IC		* CPX (+2)			*	LDI	O (+1)					
1101	D	SEC		BLT	MUL (+7)	7) TST			BSR (+4)	J	SR (+2)	* (+1)	s	TD (+1	1)				
1110	E	CLI		BGT	WAI (+6)	6) ** JMP (-3)			LDS (+1)			*	LD:	X (+1)						
1111	F	SEI		BLE	SWI (+9)		CL	.R		* (+1)	S	TS (+1)	* (+1)	S	TX (+1	1)			
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4			

[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**"




Figure 16 Interrupt Flowchart




Figure 17 HD6803 MPU Expanded Multiplexed Bus


HD6805S1

MCU (Microcomputer Unit)


The HD6805S1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD 6800-based instruction set.

The following are some of the hardware and software highlights of the $M\,CU$.


- HARDWARE FEATURES
- 8-Bit Architecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 1100 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 20 TTL/CMOS Compatible I/O Lines; 8 Lines LED Compatible
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation kit
- 5 Vdc Single Supply
- Compatible with MC6805P2
- **SOFTWARE FEATURES**
- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

ltem .	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	٧
Input Voltage (EXCEPT TIMER)		-0.3 ~ +7.0	V
Input Voltage (TIMER)	- V _{in}	-0.3 ~ +12.0	٧
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)


Iter	n	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0		Vcc	٧
Input "High" Voltage	INT			3.0	-	Vcc	٧
	All Other	VIH		2.0	_	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	-	Vcc	٧
	Self-Check Mode			9.0	_	11.0	٧
	RES			-0.3	_	0.8	٧
Input "Low" Voltage	INT	V		-0.3	_	0.8	٧
imput cow voitage	XTAL(Crystal Mode)	VIL		-0.3	_	0.6	٧
	All Other			-0.3	_	0.8	V
Power Dissipation		PD			400	700	mW
Low Voltage Recover		LVR			_	4.75	٧
Low Voltage Inhibit		LVI		—	4.0	_	V
	TIMER			-20	-	20	μΑ
Input Leak Current INT XTAI	INT	IIL	V _{in} =0.4V~V _{CC}	-50	_	50	μА
	XTAL(Crystal Mode)			-1200	_	0	μΑ


• AC CHARACTERISTICS (V_{CC} =5.25V \pm 0.5V, V_{SS} =GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	T -	4.0	MHz
Cycle Time		t _{cyc}		1.0	-	10	μs
Oscillation Frequency (I	External Resister Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	2.7	T -	4.0	MHz
INT Pulse Width		tiwL		t _{cyc} + 250	-	_	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time	(Crystal Mode)	tosc	$C_L=22pF\pm20\%$, $R_S=60\Omega$ max.	-	-	100	ms
Delay Time Reset	elay Time Reset		External Cap. = 2.2 μF	100	T-	_	ms
Input Capacitance	EXTAL		\/ -0\/	T -	25	35	рF
input Capacitance	All Other	$\begin{array}{c c} & f_{cl} \\ & t_{cyc} \\ \\ \hline \\ t_{IWL} \\ \\ \hline \\ t_{RWL} \\ \\ \hline \\ c_{rystal} \ Mode) & t_{OSC} \\ \hline \\ t_{RHL} \\ \hline \\ EXTAL \\ \hline \\ C_{IR} \\ C_{IR} \\ C_$	v _{in} -uv	_	6	10	pF

PORT ELECTRICAL C	CHARACTERISTICS (V	$V_{CC} = 5.25V \pm 0.5V$, $V_{SS} =$	GND, Ta = $0 \sim +1$	70°C unless otherwise noted.)
-------------------	--------------------	--	-----------------------	-------------------------------

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		$I_{OH} = -10 \mu\text{A}$	3.5	_	-	V
	PORT A		$I_{OH} = -100 \mu A$	2.4	_		V
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	-	_	V
	POR B		I _{OH} = -1 mA	1.5	_		V
	Port C	7	I _{OH} = -100 μA	2.4	_		V
	Port A and C		I _{OL} = 1.6 mA	_	_	0.4	V
Output "Low" Voltage	Port B	V _{OL}	I _{OL} = 3.2 mA	-	_		V
	PORTB		I _{OL} = 10 mA	-	_	1.0	V
Input "High" Voltage	D A D O	VIH		2.0	_	Vcc	V
Input "Low" Voltage	Port A, B, C	V _{IL}		-0.3	_	0.8	V
	Dom A		V _{in} = 0.8V	-500	-	_	μΑ
Input Leak Current	Port A	կլ	V _{in} = 2V	-300	-	_	μΑ
	Port B, C		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ





(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.
 2. All diodes are 1\$2074 (i) or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25 V ±0.5 V. V_{SS} is the ground connection.

INT

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCILLATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM •

This pin is not for user application and should be connected to ground.

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_3$)

These 20 lines are arranged into tow 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to INPUTS/OUTPUTS for additional information.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high

order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.




Figure 2 MCU Memory Configuration




Figure 4 Programming Model

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000011. During a MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The interrupt bit (1 bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The




Figure 5 Timer Block Diagram

source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

At power up or reset the prescaler and counter are initialized with all logical ones; the timer interrupt request bit (bit 7) is cleared and the timer interrupt request mask bit (bit 6) is set.

■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately three hertz.

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit, (mask option) see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input as shown in Figure 8 will provide sufficient delay.




Figure 6 Self Check Connections




Figure 7 Power Up and RES Timing




Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 10 Crystal Parameters




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart




INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain-the starting address of the appropriate interrupt routine.

A flowchart of the interrupt processing sequence is given in Figure 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$7FE and \$7FF
SWI	2	\$7FC and \$7FD
INT	3	\$7FA and \$7FB
TIMER	4	\$7F8 and \$7F9



Port A Programmed as output(s) driving CMOS and TTL Load directly.


■ INPUT/OUTPUT

There are 20 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Figure 13). When port B is programmed for outputs, it is capable of sinking 10 millamperes on each pin (VOL = 1V max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


■ BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 15 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.


This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.



Fort B Programmed as output(s) driving Darlington base directly.



Port B Programmed as output(s) driving LED(s) directly.



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)

Figure 14 Typical Port Connections




Figure 15 Bit Manipulation Example

■ ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 16. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 17. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 18. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 19. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 20. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

• Indexed (8-bit Offset)

Refer to Figure 21. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 22. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 23. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 24. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 25. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

• Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

• Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 16 Immediate Addressing Example




Figure 17 Direct Addressing Example




Figure 18 Extended Addressing Example




Figure 19 Relative Addressing Example




Figure 20 Indexed (No Offset) Addressing Example




Figure 21 Indexed (8-Bit Offset) Addressing Example




Figure 22 Indexed (16-Bit Offset) Addressing Example




Figure 23 Bit Set/Clear Addressing Example




Figure 24 Bit Test and Branch Addressing Example




Figure 25 Implied Addressing Example

Table 2 Register/Memory Instructions

		Addressing Modes																	
(Logical Compare)	Mnemonic	Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	_	_	-	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	_	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
•	ADC	А9	2	2	89	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	80	2	4	CO	3	5	F0	1	4	EO	2	5	D0	3	6
	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	84	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
	EOR	A8	2	2	88	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	віт	A5	2	2	85	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	-	-	ВС	2	3	CC	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_		BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

Function Increment Decrement Clear Complement Negate (2's Complement) Rotate Left Thru Carry								Add	ressing I	Modes						
	Mnemonic	Implied (A)			Implied (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	СОМ	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing l	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	ВНСС	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

			Addressing Modes							
Function	Mnemonic	В	it Set/Clear		Bit T				Test and Branch	
		Op Code	# Bytes	# Cycles	1 '	# Bytes	# Cycles			
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10			
Branch IF Bit n is clear	BRCLR n (n=07)		_	_	01+2·n	3	10			
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_			
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_		_			

Table 6 Control Instructions

<u>_</u> + _			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	- 6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

(to be continued)

Table 7 Instruction Set

	Ţ					Address	ing Mode	3			(Cond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	x	×		×	×	×			Λ	•	٨	Λ	Λ
ADD		×	X	×		×	×	х			Λ	•	Λ	Λ	Λ
AND		×	х	х		×	×	×			•	•	٨	Λ	•
ASL	x		x			х	x				•	•	Λ	Λ	Λ
ASR	x		×			x	×				•	•	Λ	٨	Λ
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
вні					×						•	•	•	•	•
BHS					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					х						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	٨	٨	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
BMI	1				х		<u> </u>		-		•	•	•	•	•
BMS				<u> </u>	×						•	•	•	•	•
BNE	<u> </u>		<u> </u>		×						•	•	•	•	•
BPL		L			×						•	•	•	•	•
BRA	ļ			1	×		ļ				•	•	•	•	•
BRN					×						•	•	•	•	•
BRCLR			1					,		×	•	•	•	•	^
BRSET										×	•	•	•	•	1
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	x		×	×	x			•	•	^	٨	Λ
COM	×		×			×	×				•	•	^	٨	1
CPX		×	×	×		×	×	×			•	•	^	Λ	^
DEC	×		х			×	×				•	•	٨	٨	•
EOR		×	×	х		×	х	×			•	•	<	<	•
INC	×		х			×	×				•	•	٨	٨	•
JMP			×	×		х	×	х			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	х	×		×	×	×			•	•	٨	٨	•
LDX		×	×	×		×	×	x			•	•	٨	٨	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

Table 7 Instruction Set

	ļ		Α	ddressing	Modes						C	ond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	H	1	N	z	С
LSL	×		×			×	×				•	•	٨	٨	Λ
LSR	×		×			×	×				•	•	0	Λ	Λ
NEG	×		×			×	×				•	•	٨	Λ	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	٨	•
ROL	×		×			×	×				•	•	٨	Λ	Λ
ROR	×		×			×	x				•	•	Λ	٨	Λ
RSP	×										•	•	•	•	•
RTI	×								1		?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	х			•	•	Λ	Λ	Λ
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	٨	٨	•
STX			×	×		х	×	×			•	•	Λ	٨	•
SUB		×	×	×		×	×	×			•	•	Λ	Λ	Λ
SWI	×										•	1	•	•	•
TAX	x										•	•	•	•	•
TST	×		х			×	×				•	•	Λ	Λ	•
TXA	×										•	•	•	•	•

- Condition Code Symbols:
 H Half Carry (From Bit 3)
 I Interrupt Mask
 N Negative (Sign Bit)
 Z Zero

Table 8 Opcode Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Con	trol			Regi	ister/Men	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,x0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	←	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*					SUB			0	_
1	BRCLRO	BCLR0	BRN			_			RTS*	_				CMP			1	
2	BRSET1	BSET1	ВНІ			_			Ī -	_				SBC			2	
3	BRCLR1	BCLR1	BLS			COM			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	I –				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_					LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR				TAX	_			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC	<u> </u>			EOR			8	
9	BRCLR4	BCLR4	BHCS		-	ROL			-	SEC				ADC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			Α	
В	BRCLR5	BCLR5	ВМІ							SEI				ADD			В	
	BRSET6	BSET6	вмс			INC				RSP				JMP(-	1)		С	
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*			JSR(-	3)		D	
E	BRSET7	BSET7	BIL						_					LDX			E	
F	BRCLR7	BCLR7	він			CLR	_		_	TXA	-			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	$\int_{-\infty}^{\infty}$	

(NOTE) 1. Undefined opcodes are marked with "-".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

) indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805U1

MCU (Microcomputer Unit)

The HD6805U1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800based instruction set.

The following are some of the hardware and software highlights of the MCU.


HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 2056 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 24 I/O Ports + 8 Input Port
- (8 Lines LED Compatible; 7 Voltage Comparator Inputs)
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O Compatible Instruction Set with MC6805P2

BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

İtem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	٧
Input Voltage (EXCEPT TIMER)	*	-0.3 ~ +7.0	٧
Input Voltage (TIMER)	V _{in}	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	Vcc	V
Input "High" Voltage	INT			3.0	_	Vcc	٧
	All Other	V _{IH}		2.0	_	Vcc	٧
Input "High" Voltage Timer	Timer Mode			2.0	_	Vcc	٧
	Self-Check Mode			9.0	_	11.0	٧
	RES			-0.3		0.8	٧
Input "Low" Voltage	INT	VIL	,	-0.3	-	0.8	V
mput Low Voltage	XTAL(Crystal Mode)			-0.3	_	0.6	٧
	All Other			-0.3	_	0.8	٧
Power Dissipation		P _D			400	700	mW
Low Voltage Recover		LVR		_	_	4.75	٧
Low Voltage Inhibit		LVI		-	4.0	_	٧
	TIMER			-20	_	20	μΑ
Input Leak Current	INT	IIL	V _{in} =0.4V~V _{CC}	-50	_	50	μА
	XTAL(Crystal Mode)			-1200	=	0	μΑ

• AC CHARACTERISTICS (V_{CC} =5.25V \pm 0.5V, V_{SS} =GND, Ta=0 \sim +70°C, unless otherwise noted.)


	Item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	T -	4.0	MHz
Cycle Time		t _{cyc}		1.0	T-	10	μs
Oscillation Frequency (External Resister Mode)	f _{EXT}	R_{CP} =15.0k Ω ±1%	2.7	T -	4.0	МН
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}	\$6 養	t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}	,	t _{cyc} + 250	-	-	ns
Oscillation Start-up Time	e (Crystal Mode)	tosc	$C_L=22pF\pm20\%$, $R_S=60\Omega$ max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	T-	-	ms
Input Capacitance	EXTAL	6	V -0V		25	35	pF
input Capacitance	All Other	- C _{in}	V _{in} =0V	_	6	10	рF

PORT_ELECTRICAL_CHARACTERISTICS (V_{CC} = 5.25V ± 0.5V, V_{SS} = GND, Ta = 0 ~ +70°C unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		I _{OH} = -10 μA	3.5		-	٧
	POR A		$I_{OH} = -100 \mu A$	2.4	_	_	٧
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	-	٧
	PORTB		I _{OH} = -1 mA	1.5	_	-	٧
	Port C	1	$I_{OH} = -100 \mu A$	2.4	_	-	٧
	Port A and C		I _{OL} = 1.6 mA	_	_	0.4	٧
Output "Low" Voltage	Port B	VOL	I _{OL} = 3.2 mA	_	_	0.4	V
	POR B		I _{OL} = 10 mA		_	1.0	V
Input "High" Voltage	Port A, B, C,	VIH		2.0	_	Vcc	٧
Input "Low" Voltage	and D*	VIL		-0.3	_	0.8	٧
	D A		V _{in} = 0.8V	-500	_	_	μΑ
Input Leak Current	Port A	l _{IL}	V _{in} = 2V	-300	_	_	μΑ
	Port B, C, and D		V _{in} = 0.4V ∼ V _{CC}	- 20	_	20	μΑ
Input "High" Voltage	Port D** $(D_0 \sim D_6)$	V _{IH}		_	V _{TH} +0.2	_	٧
Input "Low" Voltage	Port D** $(D_0 \sim D_6)$	V _{IL}		-	V _{TH} -0.2	_	>
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	٧

^{*} Port D as digital input

^{**} Port D as analog input



NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. $V_{\rm CC}$ is +5.25V ±0.5V. $V_{\rm SS}$ is the ground connection.

INT

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCIL-

LATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

• NUM

This pin is not for user application and should be connected to ground.

^{2.} All diodes are 1S2074 (B) or equivalent.

• Input/Output Lines (A $_0 \sim A_7$, B $_0 \sim B_7$, C $_0 \sim C_7$)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to IN-PUTS/OUTPUTS for additional information.

Input Lines (D₀ ~ D₁)

These are 8-bit input lines, which has two functions. Firstly, these become TTL compatible inputs, by reading \$003 address. The other function of them is 7 Voltage comparators, by reading \$007 address. Please refer to INPUT PORT for more detail.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.




Figure 2 MCU Memory Configuration




Figure 3 Interrupt Stacking Order




Figure 4 Programming Model

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 0000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to

indicate that a carry occurred between bits 3 and 4.

• Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

- TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the time control register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to




Figure 5 Timer Block Diagram

the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

The Timer Data Register is 8-bit Read/Write Register with address \$008 on Memory-Map. This Timer Data Register and the prescaler are initialize with all logical ones at Reset time.

The Timer Interrupt Request bit (bit 7 of Timer Control Register) is set to one by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of Timer Control Register is writable by program. Both of those bits can be read by MPU.

SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately three hertz.

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit, (mask option) see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the \overline{RES} input as shown in Figure 8 will provide sufficient delay.




Figure 7 Power Up and RES Timing




Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.





Figure 9 Internal Oscillator Options






Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart



■ INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt $(\overline{\text{INT}})$ input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.


A flowchart of the interrupt processing sequence is given in Fig. 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE and \$FFF
SWI	2	\$FFC and \$FFD
INT	3 %	\$FFA and \$FFB
TIMER	4	\$FF8 and \$FF9

INPUT/OUTPUT

There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Fig. 13). When port B is



Port A Programmed as output(s) driving CMOS and TTL Load directly.

programmed for outputs, it is capable of sinking 10 millamperes on each pin ($V_{OL} = 1V \text{ max}$). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


INPUT

Port D is 8-bit input port, which has two functions. One of them is usual digital signal input port and the other is voltage compare type input port. In the former case, the input data can be read by MPU at \$003 address. In the latter case, D₇ (pin 17) is the input pin of V_{TH} (reference level), and the other seven input pins ($D_0 \sim D_6$) are analog level inputs, which are compared with V_{TH} (see Figure 15(a), (b)).


"1" or "0" signals appear at internal data bus, if the input levels are higher or lower respectively when \$007 address is read. This function is effective in such case that unusual logic level inputs are used. A capacitive touch panel interface and a diode isolated keyboard interface are the examples. Figure 15(c) shows the application of Port D to A/D converter, and Figure 15(d) shows 3 levels inputs.

BIT MANIPULATION


The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 16 illustrates the usefulness of the bit manipulation and test



Port B Programmed as output(s) driving Darlington base directly.
(b)



Port B Programmed as output(s) driving LED(s) directly.




Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)


Figure 14 Typical Port Connections

instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, pro-

vides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turnon at some later time which would permit pulse-width modulation of the controlled power.





input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

(d) Application to 3 levels input

Figure 15 Configuration and Application of Port D




Figure 16 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 17. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 18. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 19. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 20. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 21. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 22. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

• Indexed (16-bit Offset)

Refer to Figure 23. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 24. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 25. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 26. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution, Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 17 Immediate Addressing Example




Figure 18 Direct Addressing Example




Figure 19 Extended Addressing Example




Figure 20 Relative Addressing Example




Figure 21 Indexed (No Offset) Addressing Example




Figure 22 Indexed (8-Bit Offset) Addressing Example




Figure 23 Indexed (16-Bit Offset) Addressing Example




Figure 24 Bit Set/Clear Addressing Example




Figure 25 Bit Test and Branch Addressing Example




Figure 26 Implied Addressing Example

Table 2 Register/Memory Instructions

		İ								Address	ing Mo	des							
Function	Mnemonic	li	mmedia	te		Direct			Extende	d	1	Indexed No Offs	_	1	Indexed Bit Off	_	l	Indexe	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	~ =	_	87	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	D8	3	6
Add Memory and Carry to A	ADC	А9	2	2	89	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	BO	2	4	CO	3	5	F0	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	88	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	віт	A5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	_	-	ВС	2	3	CC	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	-	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

				_				Add	ressing l	Modes						
Function	Mnemonic	im	plied (/	۹)	Im	plied (X)		Direct		ì	Indexed			Indexed Bit Offs	
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	_ 1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	СОМ	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	вні	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

				Address	ing Modes		
Function	Mnemonic	В	Bit Set/Clear		Bit T	est and Bra	nch
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	-	2•n	3	10
Branch IF Bit n is clear	BRCLR n (n=07)	-	_	_	01+2•n	3	10
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_	-	_

Table 6 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

						Address	ing Modes	<u> </u>				ond	ition	Cod	е
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	ı	N	z	С
ADC		×	х	х		×	х,	×			٨	•	Λ	Λ	Λ
ADD	,	x	×	×		×	×	x			Λ	•	Λ	Λ	Λ
AND		×	×	х		×	×	×			•	•	Λ	Λ	•
ASL	×		×			х	×				•	•	Λ	Λ	Λ
ASR	x		×			×	×				•	•	٨	Λ	Λ
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
вні					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		x	×	×		×	×	×			•	•	Λ	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
BMI			1		×						•	•	•	•	•
BMS					×				****		•	•	•	•	•
BNE					×						•	•	•	•	•
BPL	 		<u> </u>		×		 				•	•	•	•	•
BRA			<u> </u>		×						•	•	•	•	•
BRN					×		<u> </u>				•	•	•	•	•
BRCLR			t							×	•	•	•	•	Λ
BRSET										×	•	•	•	•	$\overline{\Lambda}$
BSET									х		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×									-	•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×	<u> </u>	×			×	×				•	•	0	1	•
CMP		x	×	×		×	×	x			•	•	^	٨	1
COM	×		×	-		×	×				•	•	Λ	٨	1
CPX		×	×	×		×	×	×			•	•	Λ	٨	٨
DEC	х		×			×	х .				•	•	_	٨	•
EOR		×	×	×		×	×	×			•	•	٨	٨	•
INC	×		×			×	×				•	•	^	<u>\ \</u>	•
JMP			x	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	x			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	^	1	•
LDX		×	×	×		×	×				<u> </u>	<u> </u>	$\frac{1}{\lambda}$	$\frac{1}{\lambda}$	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)

Table 7 Instruction Set

			Α	ddressing	Modes						C	Cond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	ı	N	z	С
LSL	×		×			×	×				•	•	٨	Λ	Λ
LSR	×		×			×	×				•	•	0	Λ	Λ
NEG	×		×			×	×				•	•	٨	Λ	Λ
NOP	×										•	•	•	•	•
ORA		×	×	x		×	×	×			•	•	Λ	٨	•
ROL	×		×			×	×				•	•	Λ	Λ	Λ
ROR	×		×			×	×				•	•	Λ	Λ	^
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	x		×	×	×			•	•	٨	٨	Λ
SEC	×										•	•	•	•	1
SEI	×								-	,	•	1	•	•	•
STA	1		×	×		×	×	×			•	•	\wedge	٨	•
STX			×	×		×	×	×			•	•	Λ	٨	•
SUB	!	×	×	×		×	×	×			•	•	^	Λ	\wedge
SWI	×										•	1	•	•	•
TAX	×							l			•	•	•	•	•
TST	x		×			×	×				•	•	Λ	Λ	•
TXA	×										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

C ^ • ?

Table 8 Opcode Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Men	nory		1	
	Test & Branch	Set/ Clear	Rel	DIR	Α	х	,X1	,χο	IMP	JIMP	IMM	DIR	EXT	,X2	Д1	,хо		
	0	1	2	3	4	5	6	7	- 8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_				SUB			0	-
1	BRCLRO	BCLR0	BRN			_			RTS*	-	1			CMP			1	
2	BRSET1	BSET1	ВНІ			-			-	-				SBC			2	_
3	BRCLR1	BCLR1	BLS			сом			SWI*	-				CPX			3	L
4	BRSET2	BSET2	всс			LSR				_				AND			4	0
5	BRCLR2	BCLR2	BCS			_			_	_				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			_	-				LDA			6	
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_			STA(+	1)		7	_
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC				EOR			8	_
9	BRCLR4	BCLR4	BHCS			ROL			-	SEC				ADC			9	_
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			Α	
В	BRCLR5	BCLR5	ВМІ							SEI				ADD			В	_
С	BRSET6	BSET6	вмс			INC				RSP	<u> </u>			JMP(~	1)		C	_
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*	<u></u>		JSR(-	3)		D	_
E	BRSET7	BSET7	BIL											LDX			E	-
F	BRCLR7	BCLR7	ВІН			CLR				TXA				STX(+	1)		F	_
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4		

(NOTE) 1. Undefined opcodes are marked with "—".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "a" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

The HD6805V1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 3848 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 24 I/O Ports + 8 Input Port
- (8 Lines LED Compatible; 7 Voltage Comparator Inputs)
- On-Chip Clock Circuit
- Self-Check Mode -
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with MC6805P2

BLOCK DIAGRAM





PIN ARRANGEMENT



HD6805V1

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)		-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in} "	-0.3 ~ +1 2 :0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

İter	nj	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	Vcc	٧
Input "High" Voltage	INT			3.0	_	Vcc	٧
	All Other	V _{IH}		2.0	_	V _{cc}	٧
Janut "High" Voltage Times	Timer Mode			2.0	_	Vcc	V
Input "High" Voltage Timer	Self-Check Mode			9.0	_	11.0	٧
	RES			-0.3	_	0.8	٧
Laure III and Malaga	ĪNT	VIL		-0.3	_	0.8	٧
Input "Low" Voltage	XTAL(Crystal Mode)			-0.3	-	0.6	٧
	All Other			-0.3	_	0.8	V
Power Dissipation		PD		T -	400	700	mW
Low Voltage Recover		LVR			<u> </u>	4.75	V
Low Voltage Inhibit		LVI		_	4.0	_	V
	TIMER			-20	-	20	μΑ
Input Leak Current	INT	ارر	V _{in} =0.4V~V _{CC}	-50	-	50	μΑ
	XTAL(Crystal Mode)			-1200	-	0	μΑ

\bullet AC CHARACTERISTICS (V_{CC}=5.25V \pm 0.5V, V_{SS}=GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)


	Item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	 -	10	μs
Oscillation Frequency (E	xternal Resister Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	2.7	<u> </u>	4.0	MHz
INT Pulse Width		t _{IWL}		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time	(Crystal Mode)	tosc	C_L =22pF±20%, R_S =60 Ω max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	1 -	-	ms
Innut Consitence	EXTAL		V =0V		25	35 -	рF
Input Capacitance	All Other	C _{in}	V _{in} =0V	_	6	10	рF

● PORT ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V ± 0.5V, V_{SS} = GND, Ta = 0 ~ +70°C unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		$I_{OH} = -10 \mu \dot{A}$	3.5	-	_	٧
	PORT A		I _{OH} = -100 μA	2.4	T -	_	٧
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	_	٧
	PORT B		I _{OH} = -1 mA	1.5	_	_	٧
	Port C]	I _{OH} = -100 μA	2.4	-	_	٧
	Port A and C		I _{OL} = 1.6 mA	_	_	0.4	٧
Output "Low" Voltage	Port B	VoL	I _{OL} = 3.2 mA	_		0.4	٧
	PORT B		I _{OL} = 10 mA	_		1.0	٧
Input "High" Voltage	Port A, B, C,	VIH		2.0	_	Vcc	٧
Input "Low" Voltage	and D*	VIL		-0.3		0.8	٧
	D A		V _{in} = 0.8V	-500	_	_	μΑ
Input Leak Current	Port A	I _{IL}	V _{in} = 2V	-300	-	_	μΑ
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	_	20	μΑ
Input "High" Voltage	Port D** $(D_0 \sim D_6)$	V _{IH}		_	V _{TH} +0.2		٧
Input "Low" Voltage	Port D** (D ₀ ~ D ₆)	V _{IL}		_	V _{TH} -0.2	_	٧
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	٧

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074 (P) or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. $V_{\rm CC}$ is +5.25V ±0.5V. $V_{\rm SS}$ is the ground connection.

• IN

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCIL-

LATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

• NUN

This pin is not for user application and should be connected to ground.

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to IN-PUTS/OUTPUTS for additional information.

Input Lines (D₀ ~ D₂)

These are 8-bit input lines, which has two functions. Firstly, these become TTL compatible inputs, by reading \$003 address. The other function of them is 7 Voltage comparators, by reading \$007 address. Please refer to INPUT PORT for more detail.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.




Figure 2 MCU Memory Configuration




Figure 3 Interrupt Stacking Order




Figure 4 Programming Model

■ REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 0000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to

indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the time control register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to




Figure 5 Timer Block Diagram

the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

The Timer Data Register is 8-bit Read/Write Register with address \$008 on Memory-Map. This Timer Data Register and the prescaler are initialize with all logical ones at Reset time.

The Timer Interrupt Request bit (bit 7 of Timer Control Register) is set to one by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of Timer Control Register is writable by program. Both of those bits can be read by MPU.

■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately three hertz.

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (\overline{RES}) and by an internal low voltage detect circuit, (mask option) see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the \overline{RES} input as shown in Figure 8 will provide sufficient delay.




Figure 7 Power Up and RES Timing




Figure 8 Power Up Reset Delay Circuit

INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 10 Crystal Parameters




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart



INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (NT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.


A flowchart of the interrupt processing sequence is given in Fig. 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE and \$FFF
SWI	2	\$FFC and \$FFD
INT	3	\$FFA and \$FFB
TIMER	4	\$FF8 and \$FF9

INPUT/OUTPUT

There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Fig. 13). When port B is



Port A Programmed as output(s) driving CMOS and TTL Load directly.

programmed for outputs, it is capable of sinking 10 millamperes on each pin ($V_{OL} = 1V$ max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


INPUT

Port D is 8-bit input port, which has two functions. One of them is usual digital signal input port and the other is voltage compare type input port. In the former case, the input data can be read by MPU at \$003 address. In the latter case, D_7 (pin 17) is the input pin of V_{TH} (reference level), and the other seven input pins ($D_0 \sim D_6$) are analog level inputs, which are compared with V_{TH} (see Figure 15(a), (b)).


"1" or "0" signals appear at internal data bus, if the input levels are higher or lower respectively when \$007 address is read. This function is effective in such case that unusual logic level inputs are used. A capacitive touch panel interface and a diode isolated keyboard interface are the examples. Figure 15(c) shows the application of Port D to A/D converter, and Figure 15(d) shows 3 levels inputs.

BIT MANIPULATION


The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 16 illustrates the usefulness of the bit manipulation and test



Port B Programmed as output(s) driving Darlington base directly.



Port B Programmed as output(s) driving LED(s) directly.




Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)


Figure 14 Typical Port Connections


instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, pro-

vides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.







Input Voltage	(\$003)	(\$007)
0V ~ 0.8V	0	0
2.0V ~ 3.3V	1	0
3.7V ~ V _{CC}	1	1

(d) Application to 3 levels input

Figure 15 Configuration and Application of Port D




Figure 16 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 17. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 18. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 19. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 20. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

• Indexed (No Offset)

Refer to Figure 21. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 22. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 23. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 24. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 25. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 26. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

• Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 17 Immediate Addressing Example




Figure 18 Direct Addressing Example




Figure 19 Extended Addressing Example




Figure 20 Relative Addressing Example




Figure 21 Indexed (No Offset) Addressing Example




Figure 22 Indexed (8-Bit Offset) Addressing Example




Figure 23 Indexed (16-Bit Offset) Addressing Example




Figure 24 Bit Set/Clear Addressing Example




Figure 25 Bit Test and Branch Addressing Example




Figure 26 Implied Addressing Example

Table 2 Register/Memory Instructions

i										Address	ing Mo	des							
Function	Mnemonic	Ξ	mmedia	te		Direct			Extende	d	1	Indexed No Offs	-	ı	Indexed Bit Off	-		Indexe	
	-	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycle
Load A from Memory	LDA	A6	2	2	B6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	ΑE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	_	_	87	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	_	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	89	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	ВО	2	4	CO	3	5	FO	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	сз	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	_	-	ВС	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing l	Modes						
Function	Mnemonic	lm	plied (/	A)	Im	plied (X)		Direct			Indexed No Offs	-		Indexed Bit Offs	
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	COM	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7.

Table 4 Branch Instructions

		Refa	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	BHI	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

				Address	ing Modes		
Function	Mnemonic	В	it Set/Clear		Bit T	est and Bra	nch
	i.	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is set	BRSET n (n=0 7)	_	-	_	2•n	3	10
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2·n	3	10
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_		_
Clear bit n	BCLR n (n=07)	11+2•n	2	7	_	_	_

Table 6 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	. 1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

						Address	ing Modes	;	**		C	Cond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
ADC		×	×	×		×	×	х			Λ	•	\wedge	Λ	\wedge
ADD		×	×	×		×	×	×			Λ	•	٨	Λ	Λ
AND		×	×	×		×	×	×			•	•	٨	٨	•
ASL	×		×			x	×				•	•	Λ	٨	Λ
ASŖ	×		×			×	×				•	•	Λ	Λ	Λ
всс					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•		•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
ВІН		· · · · · · · · · · · · · · · · · · ·			×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	х	×		×	×	×			•	•	٨	٨	•
BLO					×						•	•	•	•	•
BLS	 			 	x						•	•	•	•	•
BMC			<u> </u>		x						•	•	•	•	•
BMI			 	-	×						•	•	•	•	•
BMS			 		×						•	•	•	•	•
BNE				 	×						•	•		•	•
BPL			 	-	×						•	•	•	•	•
BRA				-	×						•	•	•	-	•
BRN					×						•	•	•	•	•
	 		 	 							-	•	-	 	<u> </u>
BRCLR	-		-							×	•	•	•	•	+-
BRSET	-									×	-	├	 		1
BSET	 		 						X	ļ	•	•	•	•	•
BSR	-		-		×						•	•	•	•	•
CLC	X		 												0
CLI	X		 								•	0	•	•	•
CLR	×		X			×	X				•	•	0	1	•
CMP	ļ	×	X	×		×	X	×			•	•	<u> </u>	^	1
COM	×		×		ļ	×	×				•	•	^	^	1
CPX	 	X	×	×		×	×	×			•	•			^
DEC	×		×			×	×				•	•		^	•
EOR	ļ	х	×	×		×	×	×			•	•	<u>^</u>		•
INC	×		×			×	x				•	•	^	^	•
JMP			x	x		×	x	×			•	•	•	•	•
JSR			×	×		X	×	×			•	•	•	•	•
LDA		×	×	x		×	x	×			•	•	Λ	Λ	•
LDX		×	×	×		×	x	x	_		•	•	Λ	Λ	•

- Condition Code Symbols:

 H Half Carry (From Bit 3)
 I Interrupt Mask
 N Negative (Sign Bit)
 Z Zero

- Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)

Table 7 Instruction Set

			А	ddressing	Modes						С	ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
LSL	×		×			×	×				•	•	Λ	٨	Λ
LSR	×		×			×	×				•	•	0	^	Λ
NEG	х		×			×	×				•	•	٨	Λ	Λ
NOP	×										•	•	•	•	•
ORA		×	×	x		×	×	х			•	•	٨	Λ	•
ROL	×		×			×	×				•	•	٨	Λ	Λ
ROR	×		×			×	×				•	•	٨	Λ	Λ
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	х			•	•	٨	Λ	_
SEC	×										•	•	•	•	1
SEI	×							<u> </u>		i	•	1	•	•	•
STA			×	х		×	×	×			•	•	\wedge	Λ	•
STX			×	х		×	×	x		· · · · · · · · · · · · · · · · · · ·	•	•	$\overline{\Lambda}$	^	•
SUB		×	×	×		×	×	×			•	•	\wedge	\wedge	$\overline{}$
SWI	×								 		•	1	•	•	•
TAX	×							<u> </u>			•	•	•	•	•
TST	×		×			×	×				•	•	$\overline{\Lambda}$	^	•
TXA	×						 	 	 	 	•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 Opcode Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Cor	trol			Reg	ister/Men	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	-	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_				SUB			0	-
1	BRCLRO	BCLR0	BRN			_			RTS*					CMP			1	
2	BRSET1	BSET1	вні			_			-	_				SBC			2	
3	BRCLR1	BCLR1	BLS			COM			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_					AND			4	0
_5	BRCLR2	BCLR2	BCS			_			_					ВІТ			5	W
6	BRSET3	BSET3	BNE			ROR			_					LDA			6	_
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC]			EOR			8	_
9_9	BRCLR4	BCLR4	внсѕ			ROL				SEC				ADC			9	
_A	BRSET5	BSET5	BPL			DEC				CLI				ORA			A	_
B	BRCLR5	BCLR5	вмі							SEI				ADD		_	В	
_c	BRSET6	BSET6	вмс			INC				RSP				JMP(~	1)		C	
_ D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*			JSR(-	3)		D	
E	BRSET7	BSET7	BIL											LDX			E	
F	BRCLR7	BCLR7	він			CLR				TXA	-			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	$]^{-}$	

(NOTE) 1. Undefined opcodes are marked with "-".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

HD6805WO MCU (Microcomputer Unit)

PRELIMINARY—

The HD6805W0 is an 8-bit microcomputer unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, standby RAM, A/D Converter, I/O and two timers. This MCU is a member of the HD6805 family but compared with HD6805S, it is a single-chip microcomputer with strengthened internal functions of standby RAM, A/D Converter, timers and I/O.


The following are some of the hardware and software highlights of the MCU.

■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM (8 bytes are standby RAM functions)
- Memory Mapped I/O
- 3834 Bytes of User ROM
- Internal 8-Bit Timer (Timer 1) with 7-Bit Prescaler
- Internal 8-Bit Programmable Timer (Timer 2)
- Interrupts 2 External and 4 Timers
- 23 TTL/CMOS compatible I/O Lines; 8 Lines LED Direct
- 8-Bit, 4-channel Internal A/D Converter
- Internal Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

SOFTWARE FEATURES

- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2, HD6805S1 and HD6805V1




■ PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



(NOTE) The contents of () items can be changed by software.

ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0°	V
Input Voltage (EXCEPT TIMER)	V	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +15.0	V
Operating Temperature	T _{opr}	0 ~+70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°c

(NOTE) This device has an input protection circuit for high quiescent voltage and field, however, be careful not to impress a high input voltage than the insulation maximum value to the high input impedance circuit. To insure normal operation, the following are recommended for V_{in} and V_{out}:

 $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5.25V ± 0.5 V, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

item		Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	V _{cc}	٧
Input "High" Voltage	INT			3.0	_	Vcc	٧
	All Others	V _{IH}		2.0	_	Vcc	٧
1	Timer Mode			2.0	_	Vcc	٧
Input "High" Voltage Timer	Self-Check Mode			9.0	_	15.0	٧
	RES			-0.3	-	0.8	٧
Input "Low" Voltage	INT	VIL		-0.3		0.8	٧
Impat Low Voltage	All Others (except XTAL)	VIL		-0.3	_	0.8	٧
Power Dissipation		P _D		_	_	850	mW
Low Voltage Recover		LVR		_	_	4.75	٧
Low Voltage Inhibit		LVI		_	4.0	_	٧
	TIMER			-20	_	20	μΑ
Input Leak Current	INT	I _{IL}	V _{in} =0.4V~V _{CC}	-50	_	50	μΑ
	XTAL(Crystal Mode)		·	-1200	_	0	μΑ
C4	Nonoperation Time	V _{SBB}		4.0	_	5.75	.,
Standby Voltage	Operation Time	V _{SB}		4.75	_	5.75	V
Standby Current	Nonoperation Time	ISBB	V _{SBB} =4.0V	_	_	3	mΑ

• AC CHARACTERISTICS ($V_{CC} = 5.25V \pm 0.5V$, $V_{SS} = GND$, $Ta = 0 \sim +70^{\circ}C$, unless otherwise noted.)


Ite	em	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	_	4.0	MHz
Cycle Time		t _{cyc}		1.0	_	10	μs
Oscillation Frequency (E	xternal Resister Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	2.7	_	4.0	MHz
INT Pulse Width		tiwL		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time	(Crystal Mode)	tosc	C_L =22pF±20% R_S =60 Ω max.	_	_	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	_	_	ms
Janua Canasitanas	EXTAL		V -0V	_	25	30	pF
Input Capacitance	All Others	C _{in}	V _{in} =0V	_	6	10	pF


\bullet PORT ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V ±0.5V, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		l _{OH} = -10 μA	3.5	_	_	٧
	FOILA		$I_{OH} = -100 \mu A$	2.4	_	_	٧
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	_	V
	PORTB		I _{OH} = -1 mA	1.5	-	_	٧
	Port C		$I_{OH} = -100 \mu A$	2.4	T -	_	٧
	Ports A and C		I _{OL} = 1.6 mA	_	_	0.4	٧
Output "Low" Voltage	Down D	VoL	I _{OL} = 3.2 mA	_	_	0.4	٧
	Port B		I _{OL} = 10 mA	-	T -	1.0	٧
Input "High" Voltage	Ports A, B, C	V _{IH}		2.0	_	V _{cc}	٧
Input "Low" Voltage	and D	V _{IL}		-0.3	_	0.8	٧
	David A		V _{in} = 0.8V	-500	_		μΑ
Input Leak Current	Port A	l _{IL}	V _{in} = 2V	-300	_	_	μΑ
	Ports B, C and D		V _{in} = 0.4V~V _{CC}	-20	_	20	μΑ

• A/D CONVERTER ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V, ± 0.5 V, V_{SS} = AV_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Analog Power Supply Voltage	AVcc		4.75	5.0	5.25	٧
Analog Input Voltage	AVin		0	_	5.0	V
Reference Voltage	VRH		_	5	AV _{CC} +0.25	٧
Reference Voltage	AVSS		-0.1	0		٧
Analog Multiplexer Input Capacitance			-	_	7.5	рF
Ladder Resistance		VRH = 5.0V, VRL = 0V, Ta = 25°C	2.5	_	12.5	kΩ
Resolution Power				8	_	Bit
Conversion Time		at 4MHz	_	76	_	μs
Input Channels			_	4	_	Channel
Non-Linearity Error		Ta = 25°C, AV _{CC} = 5.0V, VRH = 5.0V	_	_	±1/2	LSB
Offset Error		Ta = 25°C, AV _{CC} = 5.0V, VRH = 5.0V	_	±1/4	±3/8	LSB
Full-scale Error		Ta = 25°C, AV _{CC} = 5.0V, VRH = 5.0V	_	±1/4	±3/8	LSB
Quantum Error		Ta = 25°C, AV _{CC} = 5.0V, VRH = 5.0V	_	-	±1/2	LSB
Absolute Accuracy		Ta = 25°C, AV _{CC} = 5.0V, VRH = 5.0V	_	_	1.0	LSB
Off-channel Leak Current		$AV_{in} = 5.0V$, $AV_{CC} = 4.75V$, $Ta = 25^{\circ}C$, On-channel $AV_{in} = 0V$	_	10	100	nA
Off-channel Leak Current		$AV_{in} = 0V$, $AV_{CC} = 4.75V$, $Ta = 25^{\circ}C$, On-channel $AV_{in} = 5V$	-100	-10	_	nA.





(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.
 2. All diodes are 1S2074 or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Voltage is supplied to the MCU using these two pins. V_{CC} is 5.25V ±0.5V. V_{SS} is the ground connection.

• INT₁/INT₂

This pin provides the capability for applying an external interrupt to the MCU. Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCILLATOR OPTIONS for recommendations about these inputs.

TIMER

This pin allows an external input to be used to count for the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.

• I/O Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_6$)

There 23 lines are arranged as three ports (A, B and C). All lines are programmable as I/O under software control of the data direction registers. Refer to the section on INPUTS/OUTPUTS for details.

Input Lines (D₀ ~ D₅)

Since the input for these 6 lines is TTL compatible, \$003 address is read and they become Port D function.

V_{CC} Standby

When source voltage V_{CC} is down, source voltage $5V\pm5\%$ is impressed to this pin to maintain standby RAM. The content of the low order 8 bytes are maintained when source voltage is off (3 mA max.). The circuit in Figure 2 is an example of a circuit for maintaining V_{CC} standby voltage when source voltage is off. To maintain the RAM contents when source voltage is off, the following hardware and software procedures are necessary.

(1) Software

- Write "0" into the RAM enable bit (RAME). RAME is bit 6 of the RAM control register location \$01F. Since this operation disables the RAM standby part, contents are present with power source off.
- Maintain V_{CC} standby voltage above V_{SBB} (min.).

(2) Hardware

- Set RAME pin to "0" before setting V_{CC} to off.
- · Maintain V_{CC} standby voltage above V_{SBB} (main).

When standby RAM is not needed, standby is connected to $V_{\rm CC}$.




Figure 2 Battery Backup for V_{CC} Standby

RAME

This pin, like \overline{RES} , is for the external control of standby RAM.

After power up, RAME is set to "0" and V_{CC} is set off. Since RAM is disabled, the RAM contents are maintained. The same type of function as this can be realized by software by setting the RAM control register (\$01F) RAME (bit 6) to "0".

AV_{CC}

This pin is used for the power supply of the A/D converter. When high accuracy is requested, a different power source than V_{CC} is impressed as

 $AV_{CC} = 5.25 \pm 0.5V$

Connect to V_{CC} for all other cases.

AN₀ ~ AN₃

This pin is used for A/D converter analog input. An analog signal is used for input during measure. These signals are switched by the internal multiplexer and the analog input selection uses bit 0 through bit 1 of the A/D control status register (ADCSR: \$00E).

V_{RH} and AV_{SS}

The input terminal reference voltage for the A/D converter is "High" (V_{RH}) or "Low" (AV_{SS}) . AV_{SS} is fixed at 0V.

Input Capture (IC)

The timer data register (\$01C) contents are managed by input capture register (\$01E) due to the positive or negative edge of this pin.

Specification of the positive or negative edge is set by bit 1 of the timer control register 2 (\$01B). The specification is for

positive edge when bit 1 is "1" and for the negative edge when bit 1 is set to "0". In this case, the DDR of port C_5 is set to "0".

Output Compare (OC)

When the output compare register (\$01D) and timer data register 2 (\$01C) contents are the same, this pin is used for data output.

Data desired for output is specified by bit 0 of timer control register 2 (\$01B). When bit 0 is "1", OC pin output is "1" and when bit 0 is "0", OC pin output is "0". In this case, DDR of port C_6 is set to "1".

MEMORY

The MCU memory is configured as shown in Figure 3. During the interrupt processing, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 4. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.





Figure 3 MCU Memory Structure



For subroutine calls, only PCH and PCL are stacked

Figure 4 Interrupt Stacking Order

REGISTERS

The MCU has five registers available to the programmer, as shown in Figure 5 and explained below.




Figure 5 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode and contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations or data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented while data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000001. During an MCU reset or reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$041 which allows the programmer to use up to 31 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained below.

Half Carry (H)

The half carry bit is used during arithmetic operations (ADD or ADC) to indicate that a carry occurred between bits 3 and 4.

• Interrupt (i)

This bit is set to mask everything. If an interrupt occurs while this bit is set, it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

The negative bit is used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in a result equal to a logical one).

● Zero (Z)

Zero is used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Carry/borrow is used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts and rotates.

■ TIMER 1

The MCU timer circuitry is shown in Figure 6. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer data register 1 (TDR1) reaches zero, the timer interrupt request bit (bit 7) in the timer control register 1 is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer 1 interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer 1 interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register 1. The interrupt bit (I bit) in the condition code register will also prevent a timer 1 interrupt from being processed.

The clock input to the timer 1 can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when ϕ_2 is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The timer 1 continues to count past zero and its present count can be monitored at any time by monitoring the timer data register 1. This allows a program to determine the length of time since a

timer interrupt has occurred and not disturb the counting process.

At power up or reset, the prescaler and counter are initialized with all logical ones; the timer 1 interrupt request bit (bit 7) is

cleared and the timer 1 interrupt request mask bit (bit 6) is set. To erase the timer 1 interrupt bit, "0" is written into TIF by software.





Figure 6 Timer Clock

• Timer Control Register 1 (TCR1: \$009)

Clock input source selection, prescaler frequency compare selection and timer interrupt control are controlled by software written into timer control register 1 (TCR1: \$009).

Timer Control Register 1 (TCR1: \$009)



As shown in Table 1, clock input source selection is made by the three inputs; ISO or IS1 (bits 4 and 5) of timer control register 1 (TCR1). After reset, internal clock ϕ_2 (bit 4 = 1 and bit 5 = 0) timer control is selected.

As shown in Table 2, prescaler frequency compare is selected by timer control register 1 (TCR1) three bits; MS0 through MS2 (bit 0 through bit 2).

Table 1 Clock Input Source Selection

	Clock Input Source						
Bit 4	Clock Input Source						
0	Internal Clock, ϕ_2						
1	Timer Pin Control φ ₂						
0							
1	Event Input From Timer Pir						
	Bit 4 0 1 0						

Table 2 Prescaler Frequency Comparator Selection

	TCR1		Brasader Francisco Comparator
Bit 2	Bit 1	Bit 0	Prescaler Frequency Comparator
0	0	0	÷ 1
0	0	1	÷ 2
0	1	0	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128

■ TIMER 2

The HD6805W0 contains an on-chip programmable timer (timer 2) which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer 2 hardware consists of

- · an 8-bit control register 2
- an 8-bit status register 2
- an 8-bit timer data register 2
- · an 8-bit output compare register
- · an 8-bit input capture register
- a 5-bit prescaler control register 2
- · a 7-bit prescaler 2

A block diagram of the timer 2 is shown in Figure 7.




Figure 7 Timer 2 Block Diagram

• Timer Data Register 2 (\$01C)

The key element in timer 2 is an 8-bit timer data register 2 free running counter which is driven to increasing values by the internal clock ϕ_2 or by timer input. The counter value may be read by the CPU software at any time. The timer data register 2 is cleared by reset. This counter can also read and write.

• Output Compare Register (\$01D)

The output compare register is an 8-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of timer data register 2. When a match is found, a flag is set (OCF) in the timer status register 2 (TSR2) and the current value of the output level bit (OLVL) in TSR2 is clocked to port C bit 6.

Providing the data direction register for port C, bit 6 contains a "1" (output), the output level register value will appear on the pin for port C, bit 6. The values in the output compare register and output level bit may then be changed to control the output level on the next compare value. The output compare register is set to \$FF by reset.

Input Capture Register (\$01E)

The input capture register is an 8-bit read-only register used to store the current value of the timer data register 2 when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG) in the TCR2. The data direction register bit for port C bit 5 should* be clear (zero) in


order to gate in the external input signal to the edge detect unit in the timer. In all cases, it is necessary to make the input pulse width at least 2 enable cycles in order to mantain the input capture.

*With port C bit 5 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

• Timer Control Register 2 (TCR2: \$01B)

The timer control register 2 consists of an 5-bit register of which all 5 bits are readable and writeable.

Timer Control Register 2 (TCR2: \$01B)



Bit 0 OLVL Output Level

When this value is compared with the counter value and output compare register value, it is moved to bit 6 of Port C.

If DDR is set to "1" according to bit 6 of Port C, this value is output from the line of bit 6 of Port C.

Bit 1 IEDG Input Edge

This bit determines the trigger to change either polarity of input line bit 5 of Port C for data transmission to input capture register from timer/counter 2. When this function is used, it is necessary to clear DDR beforehand, according to Port C bit 5. When IEDG = 0, the negative edge triggers ("High" to "Low" transition). When IEDG = 1, the positive edge triggers ("Low" to "High" transition).

Bit 2 TOIM Timer Overflow Interrupt Mask

When this bit is cleared, internal interrupt (TOI) is enabled by TOF interrupt but when it is set, interrupt is inhibited.

Bit 3 OCIM Output Compare Interrupt Mask

When this bit is cleared, internal interrupt (OCI) by OCF interrupt occurs. When this bit is set, interrupt is inhibited.

Bit 4 ICIM Input Capture Interrupt Mask

When this bit is cleared, internal interrupt (ICI) by ICF interrupt occurs. When this bit is set, interrupt is inhibited.


• Timer Status Register 2 (TSR2: \$01A)

The timer status register is a 3-bit read-only register which indicates that:

- A proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register (ICF).
- (2) A match has been found between the value in the counter and the output compare register (OCF).
- (3) When \$00 is in the counter (TOF)

Each of the flags in the TSR2 has interrupt and inhibit bits, by which the interrupt output request is controlled. If the I bit in the condition code register is cleared, priority vectors are generated in response to clearing these flags. Each bit is discussed below.

Timer Status Register 2 (TSR2: \$01A)



Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter contains \$00. It is cleared by a read of the TSR2, followed by a read of timer/counter 2 (\$01B).

Bit 6 OCF Output Compare Flag

This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TSR2 followed by a CPU write to the output compare register (\$01D).

Bit 7 ICF Input Capture Flag


This read-only bit is set by a change in IEDG specification detected by the edge detection circuit and cleared by a read of the TSR2 followed by a CPU read of the input capture register (\$01E).

Although TCR2 and TSR2 are as described above, output compare output can be written into C_6 port by software. Accordingly, after C_6 port has been written into by software, simultaneous cyclic pulse control with a short width is easy.

• Prescaler Control Register 2 (PCR2: \$019)

The selections of clock input source and prescaler frequency compare are performed by prescaler control register 2 (PCR2: \$019).

Prescaler Control Register 2 (PCR2: \$019)



Selection of clock input source is performed in three different ways by bits 4 and 5 of prescaler control register 2 (PCR2), as shown in Table 3. After reset, internal clock ϕ_2 (bit 4 = 1 and bit 5 = 0) is selected by timer pin control. The prescaler frequency compare is selected by three bits in the prescaler control register 2 (bits 0 through 2), as shown in Table 4. The frequency compare can be selected in seven ways (\div 1, \div 2, \div 4, \div 8, \div 16, \div 32, \div 64 and \div 128). After reset, \div 1 (bit 0 = bit 1 = bit 2 = 0) is set.

When writing into prescaler control register 2, or when writing into time counter 2, prescaler is initialized to \$FF.

Table 3 Clock Input Source Selection

R2	Clock Input Source						
Bit 4	Clock Input Source						
0	Internal Clock φ ₂						
1	Timer Pin Control φ ₂						
0							
1	Timer Pin Input						
PCR2 iit 5 Bit 4 0 0 0 1 1 0 1 1 1							

Table 4 Prescaler Frequency Comparator Selection

	PCR2		Branda Francisco Company
Bit 2	Bit 1	Bit 0	Prescaler Frequency Comparator
0	0	0	÷ 1
0	0	1	÷ 2
0	1	0	÷ 4
0	1	1	÷8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	÷ 128


■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 8 and monitor the output of port C bit 3 for and oscillation of approximately three hertz, if the LSI is normal.

■ RESETS

The MCU can be reset by the external reset input (RES) as shown in Figure 9. The reset conditions are the same as all of the input ports of the MCU (the contents of DDR are cleared).

Upon power up, reset input requires a minimum of 100 milliseconds to stabilize the internal oscillator, then it is necessary to go "Low". As shown in Figure 10, a sufficient delay occurs by connecting a capacitor to the RES input.



* Refer to Figure 9 about crystal option

Figure 8 Self Check Connections




Figure 9 Power Up and Reset Timing




Figure 10 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. Furthermore, a mask option manufactured separately from the LSI is available to provide better matching between the external components and the internal oscillator. Four different connection methods are shown in Figure 11. Crystal specifications are given in Figure 12. A resistor selection graph is shown in Figure 13.




Figure 11 Internal Oscillator Options




Figure 13 Typical Resistor Selection Graph

■ INTERRUPTS

The CPU can be interrupted in seven different ways: through external interrupt (INT₁ and INT₂), internal timer interrupt request (Timer 1, ICI, OCI and OFI) or on command (SWI). Among these, INT₂ and Timer 1 are generated by the same vector address. When interrupt occurs, processing of the program is suspended, the present CPU state is pushed onto the stack. Moreover, the interrupt mask bit (I) of condition code register is set and the external routine priority address is achieved from the special external vector address. After that, the external interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt. The priority interrupts are shown in Table 5 with the vector address that contains the starting address of the appropriate interrupt routine. The interrupt sequence is shown as a flowchart in Figure 14.

Table 5 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE, \$FFF
SWI	2	\$FFC, \$FFD
ĪNT ₁	3	\$FFA, \$FFB
Timer/INT ₂	4	\$FF8, \$FF9
ICI	5	\$FF6, \$FF7
OCI	6	\$FF4,\$FF5
OFI	7	\$FF2, \$FF3





Figure 14 Interrupt Flowchart

Miscellaneous Register (MR: \$00A)

As shown in Table 5, the interrupt vector address of external interrupt vector $\overline{INT_2}$ is the same as Timer 1 interrupt vector address. For that reason, the control register for $\overline{INT_2}$ is the miscellaneous register (MR: \$00A).

Miscellaneous Register (MR: \$00A)



The interrupt of $\overline{INT_2}$ is caused by the negative edge to enable latch. Moreover, interrupt inhibit is the same as the (I) bit for other condition code register (CC).

Miscellaneous register (MR) bit 7 is the $\overline{\text{INT}_2}$ interrupt request flag. When interrupt occurs, bit 7 is set at "1". Bit 7 is checked by software in the vector address (\$FF8, \$FF9) interrupt routine and indicated by interrupt of $\overline{\text{INT}_2}$. Bit 7 is reset by software (BCLR instruction).

Bit 6 is the interrupt mask bit for $\overline{INT_2}$. When bit 6 is "1" $\overline{INT_2}$ interrupt is inhibited.

While read-modify-write instruction is processing IRF, if INT₂ interrupt occurs, INT₂ interrupt request can be received. Accordingly, miscellaneous register set/reset should not be used for read-modify-write instructions (COM, ROL, ROR, LSL, LSR and ASL). The details of these instructions are shown in Table 8.

Since IRF can read/write, IRF is written with software and "1" should not be written in. Accordingly, interrupt request should not be written in with software.

INPUT/OUTPUT

There are 23 input/output pins. All of the pins are controlled by the data direction register and both input and output are programmable. When output is programmed, the I/O port is read, for example, even if the output load of output level changes, the latched logical level data is read as shown in Figure 15. When Port B is output by program, the current from each pin is capable is sinking 10 mA (V_{OL} max. = 1V). Furthermore, port A pin is CMOS compatible at output. Ports B and C are CMOS compatible at input. Several examples of the Port distributions are shown in Figure 16.

On port C, C₅ and C₆ are timer 2 and are selected by soft-


When all of port C is used for input, all of port C DDR (\$006) should be "0". When port C is used for output, all of port C DDR should be "1". At this time the data input uses port C (\$002).


When port C is used as timer 2 input capture (IC), port C bit 5 is reset to "0" (input) and timer control register 2 (TCR2: \$01B) bit 4 (ICIM) is reset to "0".

For either edge, the value in TCR2 bit 1 (IEDG) is input to input capture register as timer data register 2 value.


When timer 2 output compare (OC) is used, port C, DDR (\$006) bit 6 is set to "1" (output). In this case, timer data register 2 matches the content of output compare register and the value of bit 0 of timer control register 2 is output to C_6 .

In this case, data can also be written to C_6 by software. When the output compare match is written with software, the software write has priority and the output compare write is ignored. Moreover, when C_6 is output-only, output matched output is written at C_6 and caution must be taken.







Port A Programmed as output(s) driving CMOS and TTL Load directly.
(a)



Port B Programmed as output(s) driving Darlington base directly.
(b)



Port B Programmed as output(s) driving LED(s) directly.
(c)



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)

Figure 16 Typical Port Connections

INPUT

Port D has 6 TTL compare compatible pins and 4-channel input A/D converter can be used. The conceptual structure of port D is shown in Figure 17.

When \$003 is read in the input is 6 pin TTL compatible. For use as an A/D converter, refer to the section on A/D converters.

■ A/D CONVERTER

The HD6805W0 has an internal 8 bit A/D converter. The A/D converter is shown in Figure 18 and has 4 pins for analog input (AN $_0$ through AN $_3$), result register and control/status register (ADCSR).




Figure 18 A/D Converter Block Diagram

Analog Input (AN₀ through AN₃)

Analog pins AN₀ through AN₃ accept analog voltages of 0V through 5V. The resolution power is 8 bit (256 divisions) with a conversion time of 76 μ s at 1 MHz. Analog conversion is selected by bits 0 through of control status register (ADCSR) analog input. Since the CPU is unnecessary for conversion, other user programs can be executed.

Table 6 Analog Input Selection

AD	CSR	Analan Imput Cinnal					
Bit 1	Bit 0	Analog Input Signal					
0	0	AN ₀					
0	1	AN ₁					
1	0	AN ₂					
1	1	AN ₃					

A/D Control Status Register (ADCSR: \$00E)

Control status register (\$00E) is used to select analog input or A/D conversion termination.

Analog input selection is as shown in Table 6 and is selected by bits 0 through 1 of bit 2. The analog input signal is selected from among AN_0 through AN_3 .

A/D conversion begins when data is writen into bits 0 through 1 of control status register. When A/D conversion ends, bit 7 (CEND flag) is set. Bit 7 is reset after the A/D result register is read. Moreover, when bit 7 is set A/D conversion execution continues. To end the A/D conversion, A/D result register is set to the most recent value. During A/D conversion execution, data is written into the new A/D control status register which selects the input channel and A/D conversion execution at that time is suspended. CEND flag is set and new A/D conversion begins.

A/D Result Register (ADRR: \$00F)

When A/D conversion ends, the result is set in the A/D conversion result register (\$00F). When the ADCSR CEND flag is set, converted result is obtained from A/D result register. Furthermore, ADCSR CEND flag is reset.

STANDBY RAM

The 8 bit RAMs \$020 through \$027 are used for standby RAM. When used as standby RAM, $V_{\rm CC}$ standby is impressed after $V_{\rm CC}$ OFF. Consequently, power supply is connected only to standby RAM and other parts are not connected with power supply. Accordingly, there is a small savings in power supply but the standby RAM data is maintained.

Standby RAM control is performed by RAM control register or RAME signal.




Figure 19 Standby RAM

• RAM Control Register (RCR: \$01F)

This register, which is addressed at \$01F, gives status information about the standby RAM. A "0" in the RAM enable bit (RAME) will disable the standby RAM, thereby protecting it at power down in V_{CC} standby is held greater than V_{SBB} volts as explained previously in the signal description for V_{CC} standby.

RAM Control Register

	7	6	5	4	3	2	1_	0
\$01F	STBY PWR	RAME	х	x	x	x	x	х

Bit 0 Not Used

Bit 1 Not Used

Bit 2 Not Used

Bit 3 Not Used

Bit 4 Not Used

Bit 5 Not Used

Bit 6 RAM Enable

The RAM enable control bit allows the user to disable the standby RAM. The bit which resets the CPU is set to "1" and standby RAM is enabled. This bit can be written to "1" or "0" under program control.

When the RAM is disabled, (logic "0") the RAM address is ineffective.

Bit 7 Standby bit

The standby bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

RAME Signal

The RAME signal can control the RAME bit in the RAM control register to be "0" (RAME is disabled). When in a hardware standby mode, V_{CC} standby remains on and the RAME signal falls, then V_{CC} is set to off, as shown in Figure 20.

With V_{CC} on, RAME as "0" causes the signal to fall and RCR RAME bit is reset at "0", standby RAM is disabled. After this, V_{CC} becomes off and RAME is maintained by the V_{CC} standby power source. Moreover, RAME rises to "1" after V_{CC} on and RCR RAME bit is "1". Standby RAM is then enabled. In this way, without software, RAME signal is used externally to control the RAM.




Figure 20 RAM Control Signal (RAME)

■ BIT MANIPULATION

The MCU has the ability to set or clear any single RAM or input/output port (except the data direction registers) with a single instruction (BSET and BCLR). Any bit in the page zero read only memory can be tested by using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 21 shows the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.

This program, which uses only seven bytes of ROM provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer is also incorporated to provide turn-on at some later time which permits pulse-width modulation of the controlled power.



Figure 21 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. These modes are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 22. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 23. In direct addressing, the address of the operand is contained in the secondbyte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 24. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 25. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA = (PC) + 2 + Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken, Rel = 0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 bytes of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 26. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 27. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 28. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 29. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 30. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00 through \$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit to be tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 31. The implied mode of addressing has no EA. All of the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI and RTI belong to this group. All implied addressing instructions are one byte long.




Figure 22 Immediate Addressing Example




Figure 23 Direct Addressing Example




Figure 24 Extended Addressing Example




Figure 25 Relative Addressing Example




Figure 26 Indexed (No Offset) Addressing Example




Figure 27 Indexed (8-Bit Offset) Addressing Example




Figure 28 Indexed (16-Bit Offset) Addressing Example




Figure 29 Bit Set/Clear Addressing Example




Figure 30 Bit Test and Branch Addressing Example




Figure 31 Implied Addressing Example

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. These instructions can be divided into five different types; register/memory, read/modify/write, branch, bit manipulation and control. Each instruction is breifly explained below. All of the instructions within a given type are presented in individual tables.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory by using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 7.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents and write the modified value back to the memory or register. The TST instruction for test of negative or zero is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 8.

Branch Instructions

The branch instructional cause a branch from a program when a certain condition is met. Refer to Table 9.

Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 10.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 11.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 12.

Opcode Map

Table 13 is an opcode map for the instructions used on the MCU.

Table 7 Register/Memory Instructions

		l								Addressi	ing Mod	des							
Function	Mnemonic	Immediate			Direct		Extended		Indexed (No Offset)		Indexed (8-Bit Offset)			Indexed (16-Bit Offset)					
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	ΑE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	_		_	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	_	_	_	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	- 5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	F0	1	4	E0	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	Α4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	віт	A5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_		_	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Symbols:
Op: Operation Abbreviation
: Instruction Statement

Table 8 Read/Modify/Write Instructions

		Addressing Modes														
Function	Mnemonic	Implied (A)		Implied (X)		Direct			Indexed (No Offset)			Indexed (8-Bit Offset)				
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40~/	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Symbols:
Op: Operation Abbreviation
: Instruction Statement

Table 9 Branch Instructions

		Rela	tive Addressing I	Mode	
Function	Mnemonic	Op Code	# Bytes	# Cycles	
Branch Always	BRA	20	2	4	
Branch Never	BRN	21	2	4	
Branch IF Higher	вні	22	2	4	
Branch IF Lower or Same	BLS	23	2	4	
Branch IF Carry Clear	BCC	24	2	4	
(Branch IF Higher or Same)	(BHS)	24	2	4	
Branch IF Carry Set	BCS	25	2	4	
(Branch IF Lower)	(BLO)	25	2	4	
Branch IF Not Equal	BNE	26	2	4	
Branch IF Equal	BEQ	27	2	4	
Branch IF Half Carry Clear	внсс	28	2	4	
Branch IF Half Carry Set	BHCS	29	2	4	
Branch IF Plus	BPL	2A	2	4	
Branch IF Minus	ВМІ	2B	2	4	
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	4	
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4	
Branch IF Interrupt Line is Low	BIL	2E	2	4	
Branch IF Interrupt Line is High	BIH	2F	2	4	
Branch to Subroutine	BSR	AD	2	8	

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 10 Bit Manipulation Instructions

Function		Addressing Modes								
	Mnemonic	Е	Bit Set/Clear		Bit T	est and Bra	nch			
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles			
Branch IF Bit n is set	BRSET n (n=0 7)	_	_	_	2•n	3	10			
Branch IF Bit n is clear	BRCLR n (n=07)	-	_	_	01+2•n	3	10			
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_		_			
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7	_		_			

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 11 Control Instructions

Function	Mnemonic	Implied		
		Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Symbols: Op: Operation Abbreviation #: Instruction Statement

Table 12 Instruction Set

	T					Address	ing Modes	;			(ond	ition	Cod	
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	٨	\wedge
ADD		×	×	×		х	×	×			Λ	•	Λ	٨	Λ
AND		×	×	×		×	×	×			•	•	Λ	Λ	•
ASL	×		×			×	x				•	•	Λ	Λ	Λ
ASR	×		×			×	×				•	•	Λ	Λ	Λ
BCC					х						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
ВНСС					×						•	•	•	•	•
BHCS			·		×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	٨	Λ	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
вмс					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×					<u> </u>	•	•	•	•	•
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	Λ
BRSET										×	•	•	•	•	\wedge
BSET									х		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	×		×			×	x				•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	Λ	Λ	Λ
СОМ	х		×			×	x				•	•	Λ	Λ	1
CPX		×	×	×		×	×	×			•	•	^	Λ	Λ
DEC	×		×			×	×				•	•	٨	٨	•
EOR		×	×	×		×	×,	×			•	•	٨	٨	•
INC	×		×			×	×				•	•	٨	٨	•
JMP			×	×		×	x	×			•	•	•	•	•
JSR			×	×		×	×	x			•	•	•	•	•
LDA		×	×	×		×	x	x			•	•	^	٨	•
LDX		×	×	×		×	х	х			•	•	^	Λ	•
				<u> </u>	L					L				<u> </u>	

Condition Code Symbols: H Half Carry (From Bit 3) I Interrupt Mask

N Z Zero

Negative (Sign Bit)

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)

Table 12 Instruction Set

			Α	ddressing	Modes						C	ond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	Н	,	N	z	С
LSL	х		×			×	×				•	•	Λ	Λ	Λ
LSR	х		×			×	×				•	•	0	٨	Λ
NEQ	х		×			×	×				•	•	Λ	Λ	^
NOP	х										•	•	•	•	•
ORA		х	×	×		×	×	×			•	•	Λ	^	•
ROL	×		×			×	×				•	•	Λ	Λ	Λ
ROR	×		х			×	×				•	•	Λ	Λ	Λ
RSP	×										•	•	•	•	•
RTI	x										?	?	?	?	?
RTS	х										•	•	•	•	•
SBC		x	×	×		×	×	×			•	•	Λ	Λ	Λ
SEC	x										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			х	×		×	×	×			•	•	Λ	٨	•
STX			×	×		×	×	×			•	•	٨	Λ	•
SUB		×	х	x		×	×	×			•	•	Λ	Λ	Λ
SWI	×										•	1	•	•	•
TAX	x										•	•	•	•	•
TST	×		×			×	×				•	•	Λ	Λ	•
TXA	x					•					•	•	•	•	•

Condition Code Symbols:
H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)

Zero

Carry/Borrow Test and Set if True, Cleared Otherwise

Not Affected

Load CC Register From Stack

Table 13 Opcode Map

	Bit Manis	oulation	Brnch		Read/	Modify/\	Vrite		Cor	trol			Reg	ister/Mer	nory			
	Test & Branch	Set/ Clear	Rel	DIR	A	×	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X 2	,X1	,x0		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIGH
0	BRSET0	BSET0	BRA			NEQ			RTI*	_				SUB			0	-
1	BRCLRO	BCLR0	BRN			_			RTS*	_				CMP			1	
2	BRSET1	BSET1	вні			_			_	-				SBC			2	-
3	BRCLR1	BCLR1	BLS			СОМ			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_					AND			4	0
5	BRCLR2	BCLR2	BCS			_				- <u> </u>				BIT			5	w
6	BRSET3	BSET3	BNE			ROR			I -	_				LDA			6	-
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX				STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC				EOR			8	
9	BRCLR4	BCLR4	BHCS			ROL		_		SEC				ADC			9	
Α	BRSET5	BSET5	BPL		-	DEC			-	CLI				0RA			Α	_
В	BRCLR5	BCLR5	вмі						_	SEI				ADD			В	_
С	BRSET6	BSET6	вмс			INC				RSP				JMP(-	1)		С	_
D	BRCLR6	BCLR6	BMS			TST			-	NOP	BSR*			JSR(-	3)		D	
Ε	BRSET7	BSET7	BIL											LDX			Ε	
F	BRCLR7	BCLR7	він			CLR				TXA				STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	1	

[NOTE] 1. Undefined opcodes are marked with "-"
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

3 () indicate that the number is presented.

) indicate that the number in parenthesis must be added to the cycle count for that instruction.

MCU (Microcomputer Unit)

The HD6805X0 is the 8-bit single chip Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. The HD6805X0 is a member of HD6805 family and has more I/O ports and serial I/O than HD6805V1.


HARDWARE FEATURES

- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 4096 Bytes of ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts 2 External, Timer, Soft and Serial I/O
- 56 I/O Lines (16 Lines LED Compatible)
- On-Chip Serial I/O (Usable as Timer)
- On-Chip Clock Circuit
- Self-Check Mode
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply


SOFTWARE FEATURES

- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instruction
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Mode
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible with MC6805P2
- Compatible with HD6805V1, HD6805U1

-ADVANCE INFORMATION-




PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



HD6301V0, HD63A01V0,—HD63B01V0 CMOS MCU (Microcomputer Unit)

The HD6301V0 is an 8-bit CMOS single-chip microcomputer unit, Object Code compatible with the HD6801. 4kB ROM, 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O terminals as well as three functions of timer on chip are incorporated in the HD6301V0. It is bus compatible with HMCS6800, provided with some additional functions such as an improved execution time of key instruction plus several new instructions of operation to increase system throughput. The HD6301V0 can be expanded up to 65k words. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. By using the Hitachi's 3µm CMOS process, low power consumption is realized. And as lower power dissipation mode, HD6301V0 has Sleep Mode and Stand-By Mode. So flexible low power consumption application is possible.

■ FEATURES


- Object Code Upward Compatible with HD6801 Family
- Abundant On-Chip Functions Compatible with HD6801V0;
 4kB ROM,128 Bytes RAM,29 Parallel I/O Lines, 2 Lines of Data Strobe, 16-bit Timer, Serial Communication Interface
- Low Power Consumption Mode: Sleep Mode, Standby Mode
- Minimum Instruction Cycle Time

 $1\mu s$ (f=1MHz), 0.67 μs (f=1.5MHz), 0.5 μs (f=2MHz)

- Bit Manipulation, Bit Test Instruction
- Protection from System Burst: Address Trap, Op-Code Trap
- Up to 65k Words Address Space
- Wide Operation Range


 V_{CC} =3 to 6V (f=0.5MHz), f=0.1 to 1.5MHz (V_{CC} =5V \pm 10%), f=0.1 to 2.0MHz (V_{CC} =5V \pm 5%)

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



TYPE OF PRODUCTS

Type No.	Bus Timing
HD6301V0	1 MHz
HD63A01V0	1.5 MHz
HD63B01V0	2 MHz

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in} , V_{out} : $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\% - f = 1.0 \sim 1.5$ MHz, $V_{CC} = 5.0V \pm 5\% - f = 2.0$ MHz, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	V _{cc}	
Input "High" Voltage	EXTAL	ViH		V _{CC} x0.7	_	+0.3	V
	Other Inputs			2.0	_	1 0.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	V
Input Leakage Current	NMI, IRQ ₁ , RES, STBY	I _{in}	V _{in} = 0.4~5.1V	_	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, P_{30} \sim P_{37}, P_{40} \sim P_{47}, \overline{IS3}$	li _{tsi} l	V _{in} = 0.4~5.1V	-	_	1.0	μΑ
Output "High" Voltage	All Outputs	V	I _{OH} = -200μA	2.4	_	-	V
Output High Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7	-	_	V
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	_	0.55	V
Input Capacitance	All Inputs	C _{in}	$V_{in} = 0V$, $f = 1.0MHz$, $Ta = 25^{\circ}C$		_	12.5	pF
Standby Current	Non Operation	Icc		_	2.0	15.0	μΑ
C* Dii=+i=-*			Operating (f=1MHz**)	_	6.0	10.0	
Current Dissipation*		cc	Sleeping (f=1MHz**)	_	1.0	2.0	mA
RAM Stand-By Voltage		VRAM		2.0	_	_	٧

^{*} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V

typ. value $(f = x \text{ MHz}) = \text{typ. value } (f = 1 \text{MHz}) \times x$ max, value (f = x MHz) = max, value $(f = 1 \text{MHz}) \times x$

(both the sleeping and operating)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations of the when of f = x MHz operation are decided according to the following formula;

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\% - f = 1.0 \approx 1.5 MHz$, $V_{CC} = 5.0V \pm 5\% - f = 2.0 MHz$, $V_{SS} = 0V$, $T_a = 0 \approx +70 ^{\circ} C$, unless otherwise noted.)

BUS TIMING

144				Test	н	06301	V0	HD	63A0	1V0	ΗD	63B0	1V0	
ltem			Symbol	Con- dition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs
Address Strobe P "High"	ulse Wi	dth	PWASH		200	_	_	135	-	_	120	-	_	ns
Address Strobe R	lise Tim	ne	t _{ASr}		_	_	35	-	_	35		_	35	ns
Address Strobe F	all Tim	е	t _{ASf}			_	35	_	_	35	_	_	35	ns
Address Strobe D	elay Ti	me	t _{ASD}		40	_	_	TBD	-		TBD	-	_	ns
Enable Rise Time	;		t _{Er}		_	_	35	_	_	35	_	-	35	ns
Enable Fall Time			t _{Ef}		_	_	35	_	_	35	_	_	35	ns
Enable Pulse Wid	th "Hig	h" Level	PWEH		450	_	_	TBD	_	_	TBD	-		ns
Enable Pulse Wid	th "Lov	w" Level	PWEL		450	_	-	TBD	_	_	TBD	_	_	ns
Address Strobe to Time	Enabl	e Delay	t _{ASED}		60	_	-	TBD	-	_	TBD	-	-	ns
Address Delay Ti	me		t _{AD1}		-	_	250	-	-	TBD	_	-	TBD	ns
			t _{AD2}	Fig. 1	_	350	_	-	TBD	_	-	TBD	_	ns
Address Delay Ti	me for	Latch	t _{ADL}	Fig. 2	_	_	250	_	-	220	_	_	140	ns
Data Set-up Time		Write	t _{DSW}		230	_	_	TBD		-	TBD	_	-	ns
Data Set-up Time	·	Read	t _{DSR}		80	_	-	TBD	_	_	TBD	-	-	ns
Data Hold Time		Read	t _{HR}		0	-	1	0	_	_	0	-	-	ns
Data Hold Time		Write	t _{HW}		20		_	20	_		20	_	_	ns
Address Set-up T	ime for	Latch	t _{ASL}		60	_	_	TBD	-	_	TBD	_	_	ns
Address Hold Tin	ne for L	_atch	t _{AHL}		20	_	-	TBD	-	_	TBD	_	_	ns
Address Hold Tin	ne		t _{AH}		20	_	_	20	_	_	20	_	_	ns
$A_0 \sim A_7$ Set-up	Time Be	efore E	t _{ASM}		200		_	TBD	_	_	TBD		_	ns
Peripheral Read Access Time	Non-M Bus	lultiplexed	(t _{ACCN})		_	_	(635)	-	-	TBD	-	_	TBD	ns
Access Time	Multip	lexed Bus	(t _{ACCM})		_	_	(635)	_	_	TBD	_	_	TBD	ns
Oscillator stabiliz	ation T	ime	t _{RC}	Fig. 10	20	_	-	20	-	_	20	_	-	ms
Processor Contro	Set-up	Time	t _{PCS}	Fig. 11	250	_	_	250	-	-	250	_	-	ns

PERIPHERAL PORT TIMING

Item			Symbol	Test Con-		6301	V0		63A0	1V0		63B0	1V0	Unit
			,	dition	min	typ	max	min	typ	max	min	typ	max	
Peripheral Data Set-up Time	Port 1,	2, 3, 4	t _{PDSU}	Fig. 3	200	-	-	200	_	-	200	-	-	ns
Peripheral Data Hold Time	Port 1,	2, 3, 4	t _{PDH}	Fig. 3	200	-	-	200	-	ı	200	-	-	ns
Delay Time, Enable Transition to OS3 N Transition			t _{OSD1}	Fig. 5	ı	-	300	-	·	300	-	_	300	ns
Delay Time, Enable Transition to OS3 Po Transition		e	t _{OSD2}	Fig. 5	-	_	300	-	-	300	-		300	ns
Delay Time, Enable tive Transition to Pe pheral Data Valid		Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	-	_	300		_	300	-	-	300	ns
Input Strobe Pulse V	Vidth		t _{PWIS}	Fig. 6	200	_	_	200	_	-	200	_	-	ns
Input Data Hold Tin	ne	Port 3	t _{IH}	Fig. 6	150	_	_	150	_	_	150		_	ns
Input Data Setup Ti	me	Port 3	t _{IS}	Fig. 6	0		_	0	_	_	0		_]	ns

^{*} Except P₂₁

TIMER, SCI TIMING

Item	Sumbal	Test Con-	НС	6301	V0	нс	63A)1V0	н	063BC	1V0	Unit
rtem	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Oiiit
Timer Input Pulse Width	t _{PWT}		2.5	_	-	TBD	_	-	TBD	_	_	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	_	_	400	-	_	400	-	_	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	_	_	TBD	_	_	TBD	_	-	μs
SCI Input Clock Pulse Width	t _{PWSCK}		0.4	_	0.6	0.4	-	0.6	0.4		0.6	t _{cyc}

MODE PROGRAMMING

Item	Symbol	Test	нс	6301	V0	нс	063A0)1V0	н)63B0	1V0	Unit
rtem	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Oiiit
RES "Low" Pulse Width	PWRSTL		3	_	_	3	_	_	3	_	_	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 8	2	_	_	2	_	-	2	_	_	t _{cyc}
Mode Programming Hold Time	t _{HMP}		150	_	_	150	-	-	150	-	_	ns




Figure 1 Expanded Multiplexed Bus Timing





Figure 2 Expanded Non-Multiplexed Bus Timing



*Port 3 Non-Latched Operation

Figure 3 Port Data Set-up and Hold Times (MPU Read)





Figure 4 Port Data Delay Times (MPU Write)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)





Figure 6 Port 3 Latch Timing (Single Chip Mode)







Figure 7 Timer Output Timing






Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$ (HD6301V0, HD63A01V0), $5V \pm 5\%$ (HD63B01V0) or 3 to 6V other than for high speed operation (500kHz).

XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is useful because the devide by 4 circuitry is included. EXTAL accepts an external clock input of duty 50% (±10%) to drive, then internal clock is a quarter the frequency of an external clock. External driving frequency will be less than 4 times as maximum internal clock. For external driving, no XTAL should be connected. An example of connection circuit is shown in Fig. 12.




Figure 12 Crystal interface

• STBY

This pin is used to place the MCU in the Stand-by mode. Setting to "Low" level, the internal condition is reset with inactive oscillation and fixed internal clock. In order to retain information in RAM during stand-by, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the stand-by mode, see the STAND-BY section.

Reset (RES)

This input is used to reset the MCU and start it from a power off condition. RES must be held "Low" for at least 20ms when power is on. To reset the MCU during system operation, it must be held "Low" at least 3 system clock cycles. From the third cycle on, all address buses become "High" with RES at "Low" level. Detecting "High" level, MPU does the following.

- I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the MPU recognize the maskable interrupts IRQ₁ and IRQ₂, clear it beforehand.

Enable (E)

With the internal oscillator in use, this supplies system clock for the rest of the system. Output is a single-phase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF.

Non maskable Interrupt (NMI)

When the input signal of this pin is recognized to fall, NMI sequence starts. The current instruction may be continued to the last if $\overline{\text{NMI}}$ signal is detected as well as the following $\overline{\text{IRQ}_1}$ interrupt. Interrupt mask bit in Condition Code Register has no effect on NMI. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and FFFD will occur to load the contents to the program counter and branch to a non maskable interrupt service routine.

Inputs $\overline{IRQ_1}$, and \overline{NMI} are hardware interrupt lines sampled by internal clock. After the execution of instructions, start the interrupt routine in synchronization with E.

● Interrupt Request (IRQ₁)

This level sensitive input requests that an interrupt sequence be generated within the machine. The MPU will wait receiving the request until it completes the current instruction that being executed before it recognizes the request. At that time, if the interrupt mask bit in Condition Code Register is not set, MPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the MPU sets the interrupt bit so that no further maskable interrupts may occur.

Table 1 Interrupt Vectoring memory map

		-	
	Vec	tor	Interrupt
Highest	MSB	LSB	Interrupt
Priority	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	Software Interrupt (SWI)
	FFF8	FFF9	IRQ, (or IS3)
	FFF6	FFF7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compare
	FFF2	FFF3	TOF (Timer Overflow)
Lowest	FFFO	FFF1	SCI (RDRF + ORFE + TDRE)

Lowest Priority

At the end of the cycle, the MPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and locates the contents in Program Counter to branch to an interrupt service routine.

The Internal Interrut will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7.

When $\overline{IRQ_1}$ and $\overline{IRQ_2}$ are generated at the same time, the former precede the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of following Address Error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Independently of the Mask Bit condition, the MPU will start an interrupt sequence. The vector for this interrupt will be FFEE, FFEF.

The following pins are available only for Port 3 in single chip mode.

• Input Strobe (IS3) (SC1)

This signal controls $\overline{1S3}$ interrupt and the latch of Port 3. When detected the signal fall, the flag of Port 3 Control Status Register is set.

For respective bits of Port 3 Control Status Register, see the I/O PORT 3 CONTROL STATUS REGISTER section.

Output Strobe (OS3) (SC₂)

This signal is used to strobe to an external device, indicating effective data is on the I/O pins. The timing chart for Output Strobe are shown in figure 5.

The following pins are available for Expanded Modes.

Read/Write (R/W) (SC₂)

This TTL compatible output signal indicates peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF.

• I/O Strobe (IOS) (SC₁)

In expanded non multiplexed mode 5 of operation, \overline{IOS} decodes internally A_9 to A_{15} as zero's and A_8 as a one. This allows external access up to 256 addresses from \$0100 to \$01FF in memory. The timing chart is shown in Figure 2.

Address Strobe (AS) (SC₁)

In the expanded multiplexed mode, address strobe appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at Port 3 and to control the 8-bit latch by address strobe as shown in Figure 18. Thereby, I/O Port 3 can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

PORTS

There are four I/O ports on HD6301V MCU (three 8-bit ports and one 5-bit port). 2 control pins are connected to one of the 8-bit port. Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for an input.

There are four ports.: Port 1, Port 2, Port 3, and Port 4. Addresses of each port and associated Data Direction Register are shown in Table 2.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

• I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to

be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MCU has been reset, all I/O lines are configured as inputs in all modes except mode 1. In all modes other than expanded non multiplexed mode, mode 1, Port 1 is always parallel I/O. In mode 1, Port 1 will be output line for lower order address lines (A₀ to A₇).

I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MCU has been reset, I/O lines are configured as inputs. These pins on Port 2 (pins 10, 9, 8 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5), which is expanded in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 (P_{21}) is the only pin restricted to data input or Timer output.

• I/O Port 3

This is an 8-bit port which can be configured as I/O lines, a data bus, or an address bus multiplexed with data bus. Its function depends on hardware operation mode programmed by the user using 3 bits of Port 2 during Reset. Port 3 as a data bus is bi-directional. For an input from peripherals, regular TTL level must be supplied, that is greater than 2.0V for a logic "1" and less than 0.8V for a logic "0". This TTL compatible three-state buffer can drive one TTL load and 90pF. In the expanded Modes, data direction register will be inhibited after Reset and data flow will be dependent on the state of the R/\overline{W} line. Port 3 in each mode assumes the following characteristics.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its corresponding Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe ($\overline{IS3}$) and an output strobe ($\overline{OS3}$), both being used for handshaking. They are controlled by I/O Port 3 Control/Status Register. Additional 3 characteristics of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using IS3 (SC₁) as a control signal.
- (2) OS3 can be generated by MPU read or write to Port 3's data register.
- (3) $\overline{IRQ_1}$ interrupt can be generated by an $\overline{IS3}$ negative edge.

Port 3 strobe and latch timing is shown in Figs. 5 and 6, respectively.

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0
	100	īS3	x	oss	LATCH	х	х	×
******	IS3	IRQ: ENABLE		1	ENABLE			
3000F	FLAG	ENABLE			LIVABLE			

Bit 0 Not used. Bit 1 Not used. Bit 2 Not used.

Bit 3 LATCH ENABLE.

Bit 3 is used to control the input latch of Port 3. If the bit is set at "1", the input data on Port 3 is latched by the falling edge of $\overline{1S3}$. The latch is cleared by the MCU read to Port 3; it can now be latched again. Bit 3 is cleared by a reset.

Bit 4 OSS (Output Strobe Select)

This bit identifies the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is not cleared, the strobe will be generated by a write operation. Bit 4 is cleared by a reset.

Bit 5 Not used.

Bit 6 IS3 ENABLE.

If the $\overline{1S3}$ flag (bit 7) is set with bit 6 set, an interrupt is enabled. Clearing the flag causes the interrupt to be disabled. The bit is cleared by a reset.

Bit 7 IS3 FLAG.

Bit 7 is a read-only bit which is set by the falling edge of $\overline{IS3}$ (SC₁). It is cleared by a read of the Control/Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset. **Expanded non multiplexed mode (mode 1.5)**

In this mode, Port 3 becomes data bus. (D₀ to D₇)

Expanded Multiplexed Mode (mode 0, 4, 6)

Port 3 becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$. An address strobe output is true when the address is on the port.

I/O Port 4

This is an 8-bit port that becomes either I/O or address outputs depending on the operation mode selected. In order to be read accurately, the voltage at the input lines must be greater than 2.0V for a logic "1", and less than 0.8V for a logic "0". For outputs, each line is TTL compatible and can drive one TTL load and 90pF. After reset, this port becomes inputs. To use these pins as addresses, they should be programmed as outputs.

In each mode, Port 4 assumes following characteristics.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its associated data direction register.

Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address lines $(A_0 \text{ to } A_7)$ by writing "1"s on the data direction register.

When all of the eight bits are not required as addresses, the remaining lines can be used as I/O lines (Inputs only) starting with the MSB.


Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper order address lines $(A_8 \text{ to } A_{15})$.

Expanded Multiplexed Mode (Mode 0, 4): In this mode, Port 4 becomes output for upper order address lines (A_8 to A_{15}) regardless of the value of data direction register. The relation between each mode and I/O Port 1 to 4 is summarized in Table 3

■ MODE SELECTION

The operation mode after the rest must be determined by the user wiring the 10, 9, and 8 externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the programmed control bits PCO, PC1, PC2 in I/O Port 2 register when reset goes "High", I/O Port 2 Register is shown below.

Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Fig. 13. During reset, the HD14053B is available to seperate the peripheral device from the MCU. It is necessary where the data conflict can occur between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 are for read only. The mode selection of the HD6301V0 is shown in Table 4.

The HD6301V0 operates in three basic modes: (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with the HMCS6800 peripheral family), (3) Expanded Non Multiplexed Mode (compatible with HMCS6800 peripheral family)

Single Chip Mode

In the Single Chip Mode, all ports will become I/O. This is shown in figure 15. In this mode, SC1, SC2 pins are configured for control lines of Port 3 and can be used as input strobe ($\overline{IS3}$) and output strobe ($\overline{OS3}$) for handshaking data.

Expanded Multiplexed Mode

In this mode, Port 4 is configured for I/O (inputs only) or address lines. The data bus and the lower order address bus are multiplexed in Port 3 and can be seperated by an output called Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O. In this mode, HD6301V0 is expandable to 65k words (See Fig. 16).

Expanded Non Multiplexed Mode

In this mode, the HD6301V0 can directly address HMCS6800 peripherals with no external logic. In mode 5, Port 3 becomes a data bus. Port 4 becomes A_0 to A_7 address bus or partial address bus and I/O (inputs only). Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination thereof. Port 1 is configured as a parallel I/O only.

In this mode, HD6301V0 is expandable to 256 locations. In the application system enough with fewer addresses, idle pins of Port 4 can be used as I/O lines (inputs only) (See Fig. 17).

In mode 1, Port 3 becomes a data bus and Port 1 becomes A_0 to A_7 address bus, and Port 4 becomes A_8 to A_{15} address bus

In this mode, the HD6301V0 is expandable to 65k words with no external logic.

Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in Port 3 in the expanded multiplexed mode, address bits must be latched outside the board. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6301V0 is shown in Figure 18.




Figure 13 Recommended Circuit for Mode Selection




Figure 14 HD14053B Multiplexers/De-Multiplexers




Figure 15 HD6301V0 MCU Single-Chip Mode




Figure 16 HD6301V0 MCU Expanded Multiplexed Mode




Figure 17 HD6301V0 MCU Expanded Non Multiplexed Mode




Figure 18 Latch Connection

• Mode and Port Summary MCU Signal Description

This section gives a description of the MCU signals for the various modes. SC₁ and SC₂ are signals which vary with the mode that the chip is in.

Table 3	Feature of	each	mode	and	lines
---------	------------	------	------	-----	-------

MOI	DE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC₂
SINGLE CHI	P	I/O	1/0	1/0	1/0	īS3 (I)	OS3 (O)
EXPANDED	MUX	1/0	I/O	ADDRESS BUS (A ₀ ~A ₇) DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₈ ~A ₁₅)	AS(O)	R/ W (O)
EXPANDED	Mode 5	1/0	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS* (A ₀ ~A ₇)	ĪŌS(O)	R/W(O)
NON-MUX	Mode 1	ADDRESS BUS (A ₀ ~A ₇)	1/0	DATA BUS (D ₀ ~D ₇)	ADDRESS BUS (A ₈ ~A ₁₅)	Not Used	R/W(O)

*These lines can be substituted for I/O (Input Only) starting with the MSB (except Mode 0, 4).

- = Input 0 = Output
- ÖŞ3
- = Input Strobe = Output Strobe
- SC = Strobe Control

- R/W = Read/Write
- IOS = I/O Select
- AS = Address Strobe

Table 4 Mode Selection Summary

Mode	P ₂₃ (PC2)	P21 (PC1)	P. (PCO)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	ı	1	ı	I	Single Chip
6	Н	н	L	ı	1	1	MUX(4)	Multiplexed/Partial Decode
5	н	L	н	ı	ı	ı	NMUX(4)	Non-Multiplexed/Partial Decode
4	н	L	L	E ⁽²⁾	J(1)	E	MUX	Multiplexed/RAM
3	L	н	н	-	_	_	T T	Not Used
2	L	н	L	_		_		Not Used
1	L	L	Н	E ⁽²⁾	1	1	NMUX	Non-Multiplexed
0	L	L	L		1	J(3)	MUX	Multiplexed Test

LEGEND :

I — Internal E — External

MUX — Multiplexed NMUX — Non-Multiplexed

L - Logic "0" H - Logic "1"

(NOTES)

- 1) Internal RAM is addressed at \$0080.
- 2) Internal ROM is disabled,
- 3) Reset vector is external for 3 or 4 cycles after RES goes "high".
- 4) Idle lines of Port 4 address outputs can be assigned to Input Port.

■ Memory Map

The MCU can provide up to 65k byte address space depending on the operating mode. Fig. 19 shows a memory map for each operating mode. The first 32 locations of each map are for the MCU's internal register only, as shown in Table 5.

Table 5 Internal Register Area

Register	Address
Port 1 Data Direction Register***	00.
Port 2 Data Direction Register****	01
Port 1 Data Register	02.
Port 2 Data Register	03
Port 3 Data Direction Register ****	04**
Port 4 Data Direction Register ****	05***
Port 3 Data Register	06**
Port 4 Data Register	07***
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	08
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	OD.
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	0F**
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Mode 1
- ** External address in modes 0, 1, 4, 6; cannot be accessed in Mode 5
- *** External address in Modes 0, 1, 4
- **** 1 = Output, 0 = Input





Figure 19 HD6301V0 Memory Maps



(to be continued)

Figure 19 HD6301V0 Memory Maps




Figure 19 HD6301V0 Memory Maps

■ PROGRAMMABLE TIMER

The HD6301V0 contains 16-bit programmable timer and used to make measurement of input waveform. In addition independently it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to many seconds.

The timer hardware consists of

- an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register, and
- · a 16-bit input capture register

A block diagram of the timr is shown in Figure 20.





Figure 20 Programmable Timer Block Diagram

Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the MPU software at any time desired with no effects on the counter. Reset will clear the counter.

When the MPU writes arbitrary data to the MSB of \$09, then value of \$FFF8 is being pre set to the counte (\$09, \$0A) indepently of the write data value. When the MPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low", on the other hand, the data preceedingly written in "High" byte is set to "High".

The counter value written to the counter using the double store instruction is shown in Figure 21.



(5AF3 written to the counter)

Figure 21 Counter Write Timing

* To write to the counter can disturb serial operations, so it should be inhibited during using the SCI.

• Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit should be changed to control an output level again on the next compare values.

The output compare register is set to \$FFFF during reset. The compare function is inhibited for one cycle immediately after writing of the output compare register to the upper bytes, or, a writing of the Counter to the upper bytes. This is because for one thing, the operation makes sure to set the values of 16 bits in the register before comparing, and for another, the counter is set to FFF8 in the cycle following writing to "High" of the counter.*

* For the data writing on Compare Register, 2-byte transfer instruction such as STX is available,

Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter obtained when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG).

To allow the external input signal to gate in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.


Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information below.

- (1) A proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag may contains an individual enable bit in TCSR where controls whether or not an interrupt request may be output to internal interrupt signal $(\overline{IRQ_2})$. If the 1-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag being set. A description of each bit is as follows.

Timer Control / Status Register



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output compare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

HD6301V0, HD63A01V0, HD63B01V0-

- Bit 1 IEDG (Input Edge); This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function. When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a leading edge ("Low"-to-"High" transition).
- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ₂) but when clear, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ₂), when clear, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ₂) but when clear, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set when the counter value is \$0000. It is cleared by MPU read of TCSR (with TOF set) following an MPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) following an MCU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by an MPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6301V0 contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate and comprises a transmitter and a receiver which operate independently on each other but with the same data format at the same data rate. Both of transmitter and receiver communicate with the MPU via the data bus and with the outside world, through Port 2 bit 2, 3 and 4. Description of hardware, software, register is as follows.

Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is triggered by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol needs an idle period between the messages.

With this hardware feature, the non-selected MPU be re-enabled (or "wakes-up") for the appearing next message.

Programmable Option

The HD6301V0 has the following optional features provided for its Serial I/O. They are all programmable.

- · data format; standard mark/space (NRZ)
- · Clock Source; external or internal
- baud rate; one of 4 rates per given MPU E clock frequency or 1/8 of external clock
- · wake-up feature; Enabled or disabled
- Interrupt requests; enabled or masked individually for transmitter and receive data registers
- Clock Output; internal clock enabled or disabled to Port 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually for receiver and transmitter

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 22. The registers include:

- · an 8-bit control/status register
- · a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

• Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS register are defined as follows.

Transmit / Receiver Control Status Register

7	6	5	4	3	2	1	0	_
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	w	ADDR:
								'SOO11

- Bit 0 WU (Wake Up); Set by software and clear by hardware on receipt of ten consecutive "1"s. It should be noted that RE flag has already set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); Set to produce preample of ten consecutive "1"s and to enable the data of transmitter to output subsequently to the Port 2 bit 4 independently of its corresponding DDR value. When clear, serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set with TDRE (bit 5) set, it will permit an IRQ2 interrupt. When clear, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit. When clear, the serial I/O affects nothing on Port 2 bit 3.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set with bit 7 (RDRF) or a bit 6 (ORFE) set, it will permit an IRQ2. When clear, IRQ2 interrupt is masked.
- Bit 5 TDRE (Transmit Data Register Empty); When the data transfer is made from the Transmit Data Register to Output Shift Register, it is set by hardware. The bit is cleared by reading the status register and followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or

framing error occurs (receive only), it is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register with the RDRF set. Framing Error occurs when the bit counters are not synchronized with the boundary of the byte in the bit stream. The bit is cleared by reading the status register and

followed by reading the receive data register, or by \overline{RES} .

Bit 7 RDRF (Receive Data Register Full); It is set by hardware when the data transfer is made from the receive shift register to the receive data register. It is cleared by reading the status register and followed by reading the receive data register, or by RES.




Table 6 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1:	SS0	E	614.4 kHz	1.0 MHz	1.2288MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Bauc
0	1	E ÷ 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104.2μs/ 9,600Bau
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3μs/ 1,200Bau
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms/ 300Bauc

Table 7 SCI Format and Clock Source Control

CC1, CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4 -
00	_	_	_	_	
01	NRZ	Internal	Not Used	•••	••
10	NRZ	Internal	Output*	••	••
11	NRZ	External	Input	••	••

^{*} Clock output is available regardless of values for bits RE and TE.

^{**} Bit 3 is used for serial input if RE = "1" in TRCS.
Bit 4 is used for serial output if TE = "1" in TRCS.

• Transfer rate/Mode Control Register (RMCR)

The register controls the following serial I/O variables:

· Bauds rate · data format

· Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

· clock source

Bit 0 SS0 | Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency within the MPU. Table 6 lists the available Band Rates.

Bit 2 CC0 Bit 3 CC1 Clock Control/Format Select

They control the data format and the clock select logic. Table 7 defines the bit field.

• Internally Generated Clock

If the user wish to employ externaly a internal clock for the serial I/O, the following requirements should be noted.

- The values of RE and TE have no effect.
- · CC1, CC0 must be set to "10".
- The maximum clock rate will be E/16.
- · The clock is once the bit rate.

• Externally Generated Clock

If the user wish to supply an external clock for the Serial I/O, the following requirements should be noted.

- The CC1, CC0, field in the Rate and Mode Control Register must be set to "11" (See Table 7).
- The external clock must be set to 8 times the desired baud rate.
- The maximum external clock frequency is the same as E clock.

Serial Operations

The serial I/O hardware must be initialized by the HD6301V0 software prior to operation. The sequence will be normally as follows.

- Writing the desired operation control bits to the Rate and Mode Control Register.
- Writing the desired operation control bits to the TRCS register.

If using Port 2 bit 3, 4 for serial I/O exclusively, TE, RE bits may be preserved set. When TE, RE bit cleared during SCI operation, and subsequently set again, it should be noted that the setting of TE, RE must refrain for at least one bit time of the current baud rate. If set within one bit time, there may be the case where the initializing of internal function for transmit and receive does not take place.

• Transmit Operation

Data transmission is enabled by the TE bit in the TRCS register. When set, gates the output of the serial transmit shift register to Port 2 bit 4 which is unconditionally configured as an output irrespectively of corresponding DDR value.

Following RES the user should configure both the RMC register and the TRCS register for desired operation. Setting the TE bit during this procedure causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter section is ready to operate. Then either of the following states exists.

(1) If the transmit data register is empty (TDRE = 1), the

consecutive "1"s are transmitted indicating an idle lines.

(2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the 0 start bit is first transferred. Next the 8-bit data (beggining at bit0) and the stop bit. When the transmit data register has been empty, the hardware sets the TDRE flag bit: If the MCU fails to respond to the flag within the proper time, TDRE is preserved set and then a 1 will be sent (instead of a 0 at start bit time) and more 1s will be set successively until the data is supplied to the data register. While the TDRE remains a "1", no "0" will be sent.

• Receive Operation


The receive operation is enabled by the RE bit, gating the serial input through Port 2 bit 3. The receive section operation is conditioned by the contents of the TRCS and RMC register. In the normal non-biphase mode, the received bit stream is synchronized by the first "0" (space). During 10-bit time, the approximate center is strobed. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, with the interrupt flag set. If the tenth bit of the next data is received, however, still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the MCU read of the status register as a response to RDRF flag or ORFE flag, following the MCU read of the receive data register, RDRF or ORFE will be cleared.

■ RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM.



Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. When the MPU is reset, "1" is set in the RAM Enable bit thus enabling the standby RAM. With the program control, it is capable of writing "1" or "0". With the disabled RAM (logic "0"), the RAM address becomes external address and the MPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit is cleared when the V_{CC} voltage is removed. This bit is a read/write status flag that user can read. If this bit is preserved set, indicating that V_{CC} voltage is applied and the data in the RAM is valid.

■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6301V0 has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the change instruction of the index and the accumulator, the sleep instruction are added. This section describes:

- MCU programming model (See Fig. 23)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 8)
- · New instructions
- ·Index register and stack manipulation instructions (See Table 9)
- Jump and branch instructions (See Table 10)
- Condition code register manipulation instructions (See Table 11)
- · Op-code map (See Table 12)

• MCU Programming Model

The programming model for the HD6301V0 is shown in Figure 23. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 23 MCU Programming Model

MCU Addressing Modes

The HD6301V0 has seven address modes which depend on both of the instruction type and the code. The address mode for every instruction is shown along with execution time given in terms of machine cycles (Table 8 to 12). When the clock frequency is 4 MHz, the machine cycle will be microseconds.

Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 Bytes in the machine ie; locations zero through 255. Enhanced execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM each have three.

Extended Addressing

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in

memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, this carry is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.

Table 8 Accumulator, Memory Manipulation Instructions

		Addressing Modes IMMED DIRECT INDEX EXTEND IMPLIED Arithmetic Operation OP ~ # OP ~ # OP ~ # OP ~ # OP ~ #									C			on (iste									
Operations .	Mnemonic	IMI	ME	<u> </u>	DIF	REC	т	IN	DE	x	EX	ΓEΝ	D	IMF	LIE	D		5	4	3	2	1	0
		ОР	~	#	OP	~	#	ОР	~	#	ОР	~	#	OP	~	#	Artimetic Operation	н		N	z	٧	С
Add	ADDA	88	2	2	9B	3	2	AB	4	2	вв	4	3				A + M→ A	1	•	1	1	:	#
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	1	•	1	1	\$:
Add Double	ADDD	СЗ	3	3	D3	4	2	E3	5	2	F3	5	3				A:B+M:M+1-A:8	•	•	:	1	:	1
Add Accumulators	ABA	t^{-}	\vdash	_		1		<u> </u>		\vdash			Γ	1B	1	1	A+B→A	1	•	1	1	:	*
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C → A	\$	•	:	1	1	\$
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	1	•	:	1	‡	;
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3				A·M → A	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	1	1	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B 5	4	3				A·M	•	•	1	1	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3		Ţ	_	B·M	•	•	1	1	R	•
Clear	CLR		1			Г	T	6F	5	2	7F	5	3		Г	Г	00 → M	•	•	R	s	R	R
	CLRA	1	T	-	_	\vdash	Τ	1	1		\vdash		\vdash	4F	1	1	00 → A	•	•	R	s	R	R
	CLRB			\vdash	Ι	\vdash	T		Τ	T		T	_	5F	1	1	00 → B	•	•	R	s	R	R
Compare	CMPA	81	2	2	91	3	2	AI	4	2	B1	4	3		Ė	Г	A - M	•	•	1	1	1	1
,	СМРВ	C1	2	2	D1	3	2	E1	4	2	FI	4	3		<u> </u>		B - M	•	•	:	1	1	1
Compare Accumulators	CBA						T		Γ	Γ			Г	11	1	1	A - B	•	•	:	1	:	:
Complement, 1's	сом	 	✝	1	-	┢	Ħ	63	6	2	73	6	3	_		T	M→M	•	•	1	1	R	s
	COMA		+	 		 	\vdash	t^-		 	 	 	-	43	1	1	Ā→A	•	•	1	1	R	s
	COMB	T	\vdash	1			T		_			\vdash	Г	53	1	1	B→B	•	•	1	:	R	s
Complement, 2's	NEG	_	1	1			1	60	6	2	70	6	3	_		1	00 - M → M	•	•	1	1	1	3
(Negate)	NEGA		Τ	1			1		T	T	1	1		40	1	1	00 - A → A	•	•	1	1	0	(2)
	NEGB		1		1			T		Τ	T		-	50	1	1	00 - B → B	•	•	1	1	1	(2)
Decimal Adjust, A	DAA		T	Γ			Ī			Γ				19	1	1	Converts binary add of BCD characters into BCD format	•	•	:	:	:	3
Decrement	DEC	T	t	t	\vdash	T	T	6A	6	2	7A	6	3	-	-	1	M - 1 → M	•	•	:	1	(1)	•
	DECA	T	1	T		1	Т		T	T			Г	4A	1	1	A - 1 → A	•	•	:	1	(1)	•
	DECB		Τ			T			Т	1		Π	Γ	5A	1	1	B ~ 1 → B	•	•	1	1	(4)	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3				A ⊕ M → A	•	•	1	1	R	•
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	<u> </u>			B ⊕ M→ B	•	•	1	1	R	•
Increment	INC	†	1	1	-	1		6C	6	2	7C	6	3	· · ·	1	\vdash	M + 1 → M	•	•	1	1	(3)	•
	INCA	1		1				T	1	T	1		Г	4C	1	1	A + 1 → A	•	•	1	1	3	•
	INCB	T		t	t^-	T	1		Т					5C	1	1	B + 1 → B	•	•	1	1	3	•
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		T		M → A	•	•	1	1	R	•
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	1	1	R	•
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	1	:	R	•
Multiply Unsigned	MUL	T	T	Γ		Γ	T	Γ	Г	Τ		Γ	Г	3D	7	1	A × B → A : B	•	•	•	•	•	0
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3			Γ	A + M → A	•	•	:	:	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3		Γ	Γ	B + M → B	•	•	1	1	R	•
Push Data	PSHA	\Box	Γ	\Box			I		Γ	L	\Box	Γ	\Box	36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	•
	PSHB		Γ	L		L	L			Г		L	L	37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	•
Pull Date	PULA		Ĺ			L				L				32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	•
	PULB	\perp	Ĺ	L	L	Ĺ	Ľ	匚	Ľ	L			Ĺ	33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	•
Rotate Left	ROL	乚	Ĺ	Ĺ	L	Ĺ	Ľ	69	6	2	79	6	3	L	Ĺ	Ĺ	м,	•	•	1	:	(6)	\$
	ROLA		Γ		Γ	Γ	Γ						Γ	49	1	1]*}ṛ₾ઃ@᠋	•	•	1	1	6	\$
	ROLB		Ι	Γ		Γ	Γ		Γ	1	Ι.		Γ	59	1	1	B C 67 60	•	•	1	1	0	1
Rotate Right	ROR						I	66	6	2	76	6	3			L	M	•	•	1	1	(6)	1
	RORA		L				Γ		L	Γ				46	1	1]^\~[•	•	1	:	•	1
	RORB			[Į	Γ	Г	1	Γ.			T	Γ	56	1	1] B '	•	•	1	1	(6)	1

Note) Condition Code Register will be explained in Note of Table 11.

(to be continued)

Condition Code Addressing Modes Register Boolean/ Operations Mnemonic IMMED DIRECT INDEX EXTEND IMPLIED 4 3 2 1 0 Arithmetic Operation INZV С ΛP OP OP OP OP н • ; ; 6 ; Shift Left ASI 68 6 2 78 6 3 • Arithmetic ASLA 48 1 1 • • t t 6 t • : : **6** : ASLB 58 1 1 Double Shift 1: 6 ASLD 05 1 1 t Left, Arithmetic 6 2 77 6 • t t 6 t Shift Right ASR Arithmetic • • t t 6 t ASRA 47 1 1 • t : 6 : ASRR 57 1 1 • R 1 6 1 Shift Right LSR 64 6 2 74 6 3 Logical • R 1 6 1 LSRA 44 1 1 54 1 1 • R t 6 t LSRB ACC A/ ACC B Double Shift • R 1 6 1 LSRD 04 1 1 Right Logical • ‡ ‡ R • STAA 3 2 A7 4 2 B7 4 3 $A \rightarrow M$ • Store Accumulator • | 1 R • 3 2 E7 4 2 F7 R → M STAB D7 4 3 A → M B → M + 1 Store Double • : : R 4 2 ED 5 2 FD 5 3 • STD Accumulator 0 1 1 1 1 2 2 3 2 ΑO 4 2 4 3 A - M → A • Subtract SUBA 80 90 во 2 2 D0 3 2 E0 4 2 F0 4 3 B - M → B • • 1 1 1 1 SUBB œ • : : : : A : B - M : M + 1 → A : B Double Subtract SUBD 83 3 3 93 4 2 A3 5 2 B3 5 3 Subtract • | : | : | 1 1 SBA 10 A - B → A Accumulators SBCA 2 2 92 3 2 A2 4 2 B2 4 3 A - M - C - A • • : : : : Subtract With Carry • • ; ; ; ; SBCB C2 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C - B • • ; ; R • Transfer TAB 16 1 1 A → B Accumulators 17 1 1 B → A • • : : R • TBA Test Zero or 6D 4 2 7D 4 M - 00 . . . R R TST Minus • • ‡ ‡ R R TSTA 4D 1 A - 00 TSTB 5D 1 1 B - 00 • • ‡ ‡ R R And Immediate AIM • 1 1 R • 71 6 3 61 7 3 $M \cdot IMM \rightarrow M$ • OR Immediate OIM 72 6 3 62 7 3 • 1 1 R • M+IMM→M • **EOR Immediate** EIM 75 6 3 65 7 3 M⊕IMM→M • 1 1 R • • 4 3 M-IMM Test Immediate TIM 7B 6B 5 • 1 1 R 3 •

Table 8 Accumulator, Memory Manipulation Instructions

Note) Condition Code Register will be explained in Note of Table 11.

New Instructions

In addition to the HD6801 Instruction Set, the HD6301V0 has the following new instructions:

 $AIM - \cdots (M) \cdot (IMM) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM - \cdots (M) + (IMM) \rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM - \cdots - (M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the contents of memory, places the result in memory.

TIM----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

XGDX--(ACCD) ↔ (IX)

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 9 Index Register, Stack Manipulation Instructions

							Add	dress	ing	Mod	des						Boolean/	C			on (iste		e
Pointer Operations	Mnemonic	IM	MEI	D	DII	REC	T	IN	DE:	×	EX	ΓEΝ	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	-	N	z	>	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X-M:M+1	•	•	1	‡	1	1
Decrement Index Reg	DEX													09	1	1	X – 1 → X	•	•	•	ŧ	•	•
Decrement Stack Potr	DES	Т					Γ							34	1	1	SP - 1 - SP	•	•	•	•	•	•
Increment Index Reg	INX			Г			1		Γ					08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Potr	INS	\top					Τ			Γ			Г	31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	()	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	8E	5	3	[M → SPH, (M+1) → SPL	•	•	0	‡	R	•
Store Index Reg	STX	T			DF	4	2	EF	5	2	FF	5	3		Г	Γ	$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	7	‡	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	0	‡	R	•
Index Reg → Stack Pntr	TXS								Γ					35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	T				1				1		Г		30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	1	T				T		1				1	3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX	T				Γ			T				Γ	3C	5	1	X _L → M _{sp} , SP – 1 → SP	•	•	•	•	•	•
			-		ļ						1						X _H → M _{sp} , SP – 1 → SP	ļ	l	1		ļ	[
Pull Data	PULX			Г		Г	1					Γ		38	4	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
								1									SP + 1 → SP, M _{sp} → X _L	ĺ	-				
Exchange	XGDX	1					T		1	1			Π	18	2	1	ACCD↔IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 11.

Table 10 Jump, Branch Instruction

							Ad	dres	sing	Мо	des							(on (e
Operations	Mnemonic	REI	ATI	VE	DII	REC	СТ	IN	DE.	x	EX.	ΓEΝ	D	IMF	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	z	v	С
Branch Always	BRA	20	3	2			Γ						Γ				None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2	-			Ī									C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2			T										Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	BHI	22	3	2					Γ				Г				C + Z = 0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2			Ī				Г		П				Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2	Γ.		T		Γ		T		Γ				N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	BMI	2B	3	2			1	T				T	1				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2			Г										Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2			Γ										v-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2									L				V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2			Г	П	Γ		Ī						N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2			Г	T	Г		Γ						1	•	•	•	•	•	•
Jump	JMP							6E	3	2	7E	3	3				See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR			Г	9D	5	2	AD	5	2	BD	6	3)	•	•	•	•	•	•
No Operation	NOP													01	1	,	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI			Π			T		Γ		T		Т	3B	10	1	1	1-		- (8	_	_
Return From Subroutine	RTS													39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI										Γ			3F	12	1		•	s	•	•	•	•
Wait for Interrupt*	WAI			-		\						Г	Г	3E	9	1	γ .	•	9	•	•	•	•
Sleep	SLP	1					1	1	1		1		1	1A	4	1		•	•	•	•	•	•

Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state level.

Condition Register will be explained in Note of Table 11.

Table 11 Condition Code Register Manipulation Instructions

		Addre	ssing	Modes		C	ondit	ion C	ode F	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		н	1	N	Z	V	C
Clear Carry	CLC	ос	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 - 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	1	1	1 → V	. •	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A→ CCR	_		(0 –		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•

[NOTE] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000?
- (Bit C) Test: Result + 00000000?
- Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set) (Bit C)
- (Bit V) Test: Operand = 10000000 prior to execution?
- **4 5 6** Test: Operand = 01111111 prior to execution? (Bit V)
- Test: Set equal to N⊕C=1 after the execution of instructions (Bit N)
- Ŏ Test: Result less than zero? (Bit 15=1) (Bit N)
- Load Condition Code Register from Stack. (AII)
- Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait (Bit 1)
- (All Bit) Set according to the contents of Accumulator A.
- Ĭ Result of Multiplication Bit 7=1? (ACCB) (Bit C)

Table 12 OP-Code Map

OP						ACC	ACC		EXT		ACCA	or SP			ACCE	or X		7
COL	E					Α	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
\ \	ll .	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
LO,	V	0	1	2	3	4	5	6	7	8	9	Α	8	С	D	E	F	1
1000	0		SBA	BRA	TSX		N	EG					SI	UB				0
0001	-	NOP	CBA	BRN	INS		AIM CMP						1					
0010	2			ВНІ	PULA			0	IM						2			
0011	3			BLS	PULB		COM SUBD ADDD LSR AND						DD		3			
0100	4	LSRD		BCC	DES		B						4					
0101	5	ASLD		BCS	TXS						BIT						5	
0110	6	TAP	TAB	BNE	PSHA		ROR						L	.DA				
0111	7	TPA	TBA	BEQ	PSHB							STA		STA				7
1000	8	INX	XGDX	BVC	PULX								8					
1001	9	DEX	DAA	BVS	RTS		R	OL					Al	DC				9
1010	Α	CLV	SLP	BPL	ABX		D	EC					QI	RA				A
1011	В	SEV	ABA	ВМІ	RTI			Т	IM				Al	DD				В
1100	C	CLC		BGE	PSHX		11	IC.			CI	PX			L	OD		С
1101	O	SEC		BLT	MUL		T	ST		BSR		JSR		STD			D	
1110	E	CLI		BGT	WAI			JI	MP		L	LDS LDX				E		
1111	F	SEI		BLE	SWI		С	LR				STS				STX		F
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	

UNDEFINED OF CODE

LOW POWER CONSUMPTION MODE

The HD6301V0 has two low power consumption modes; sleep and standby mode

Sleep Mode

On execution of SLP instruction, the MCU is brought to the sleep mode. In the sleep mode, the MPU sleeps (the MPU clock becomes inactive), but the contents of the register in the MPU is secured. In this mode, the peripherals of MPU will remain operational. So the operations such as transmit and receive of the SCI data and counter may keep on functioning. In this mode, the power consumption is reduced to about 1/10 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the MPU and accepted, the sleep mode escapes, then the MPU is brought to the operation mode and vectors to the interrupt routine. When the MPU has masked the interrupt, after releasing from the sleep mode, the next instruction of

^{*} Only each instructions of AIM, OIM, EIM, TIM

HD6301V0, HD63A01V0, HD63B01V0

sleep starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the MPII

This sleep mode is available to reduce an average power consumption in the applications of the HD6301V0 which may not always drive.

Standby Mode

Bringing STBY "Low", the MPU becomes reset with all clocks of the HD6301V0 inactive and goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6301V0.

In the standby mode, the HD6301V0 is continuously supplied with power so the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the MCU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the STBY bit, and then goes into the standby mode. If the STBY bit keeps set on reset start, it means that the power supply and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 24.




Figure 24 Standby Mode Timing

■ ERROR PROCESSING

When the HD6301V0 fetches an undefined instruction or fetches an instruction from nonresident memory area, it generates the most precedent internal interrupt, that may protect the system from system burst due to noise or a program error.

Op-Code Error

Fetching an undefined op-code, the HD6301V0 will stack the MPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident ROM, RAM, or an external memory area, the MPU starts the same interrupt as op-code error. In case where the instruction is fetched from external memory area of non-resident memory, it cannot function.

The addresses which cause address error in particular mode are as shown in Table 13.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Table 13 Address Error

Mode	0	1	4	5	6	7
- 1	\$0000	\$ 0000	\$ 0000	\$ 0000	\$0000	\$ 0000
	\$.	5	,	1	5	- 1
Address	\$001F	\$001F	\$001F	\$ 007F	\$001F	\$007F
Addition				\$ 0200		\$0100
				·- \$		s
				\$ EFFF		\$ EFFF

Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 25. Figures 26, 27, 28 and 29 shows a system configuration.




Figure 25 Transitions among Active Mode, Standby Mode Sleep Mode, and Reset





Figure 26 HD6301V0 MCU Single-Chip Dual Processor Configuration



HD6301V0
MCU
Address
8
ROM
RAM
PIA
GPIA
PTM
Address Bus
Data Bus

Figure 27 HD6301V0 MCU Expanded Non-Multiplexed Mode (Mode 5)

Figure 28 HD6301V0 MCU Expanded Multiplexed Mode




Figure 29 HD6301V0 MCU Expanded Non-Multiplexed Mode (Mode 1)

HD6303,HD63A03,HD63B03 - CMOS MPU (Micro Processing Unit)


-ADVANCE INFORMATION-


The HD6303 is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V0. 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O terminals as well as three functions of timer on-chip are incorporated in the HD6303. It is bus compatible with HMCS6800 and can be expanded up to 65k words. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As the HD6303 is CMOS MPU, power dissipation is extremely low. And also Sleep Mode and Stand-By Mode which the HD6303 has for low power dissipation make lower power application possible.

■ FEATURES


- Object Code Upward Compatible with the HD6800, HD6802, HD6801
- Multiplexed Bus (D₀~D₇/A₀~A₇)
- Abundant On-Chip Functions Compatible with the HD6301V0; 128 Bytes RAM, 13 Parallel I/O Lines (including Timer, SCI I/O Terminals), 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode; Sleep Mode, Stand-By Mode
- Minimum Instruction Cycle Time
 1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2.0MHz)
- Bit Manipulation, Bit Test Instruction
- Error Detecting Function; Address Trap, Op Code Trap
- Up to 65k Words Address Space

BLOCK DIAGRAM






■ PIN ARRANGEMENT



TYPE OF PRODUCTS

Type No.	Bus Timing				
HD6303	1.0 MHz				
HD63A03	1.5 MHz				
HD63B03	2.0 MHz				

■ MEMORY MAP



(Note) \$04, \$05, \$06, \$07, \$0F are external address.

HD63L05 CMOS MCU (Microcomputer Unit)

The HD63L05 is a CMOS single-chip microcomputer suitable for low-voltage and low-current operation. Having CPU functions similar to those of the HMCS6800 family, the HD63L05 is equipped with a 4k bytes ROM, 96 bytes RAM, I/O, timer, 8 bits A/D, and LCD (6 \times 7 segments) drivers, all on one chip.


■ HARDWARE FEATURES

- 3V Power Supply
- 8-Bit Architecture
- Built-in 4k Bytes ROM (Mask ROM)
- Built-in 96 Bytes RAM
- 20 Parallel I/O Ports
- Built-in 6 x 7 Segments LCD Driver Capability
- Built-in 8-Bit Timer
- Built-in 8-Bit A/D Converter
- Program Halt Function for Low Power Dissipation
- Stand-by Input Terminal for Data Holding


SOFTWARE FEATURES

- An Instruction Set Similar to That of The HMCS6800 Family (Compatible with The HD6805S)
- HMCS6800 Family Software Development System Is Applicable

– PRELIMINARY –




PIN ARRANGEMENT



(Top View)

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +5.5	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Output Voltage	V _{out}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stq}	-55 ∼ +125	°C

(NOTE) If LSI's are used at rating exceeding the absolute maximum rating, they can be permanently destroyed.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 3.0V \pm 0.8V, V_{SS} = 0V, Ta = -20 \sim +75°C, typ means typical value at 3V unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
	RES			_	2.4	T -	V
	INT			_	2.4	max	V
Input "High" Voltage	Others	V _{IH}			2.2	_	V
	Timer Mode				2.2	_	V
	Self-check Mode			_	1.5		V
	RES			_	0.6	- - - - - - - -	V
Input "Low" Voltage	ĪNT	VIL		_	0.6	_	V
	Others			-	0.8	_	V
	During System Operation			_	100	-	μΑ
Owner of Dissipation	At Halt	7.		_	40	_	μΑ
Current Dissipation	At Stand-By	lcc		_	2	_	μΑ
	During A/D Operation	7 [_	300	_	μΑ
Input Leakage Current	TIMER		$V_{in} = 0V \sim V_{CC}$	_	0.1		μΑ
input Leakage Current	INT	'IL	V _{in} - UV - VCC	-	0.1	-	μΑ

AC CHARACTERISTICS (V_{CC} = 3.0V ±0.8V, V_{SS} = 0V, Ta = -20 ~ +75°C, typ means typical value at 3V unless otherwise noted.)

Item		Symbol	Test Conditions	min	typ	max	Unit
Operating Clock Freq	uency	f _{cl}		_	400	_	kHz
Cycle Time		t _{cyc}		_	10	_	μs
INT Pulse Width		tiwL		_	t _{cyc} +1	-	μs
RES Pulse Width		t _{RWL}		_	t _{cyc} +1	-	μs
TIMER Pulse Width		t _{TWL}		-	t _{cyc} +1	_	μs
Oscillation Start Time (Crystal Option)	}	t _{oscf}	C _L = 10 pF ±20%	_	100	_	ms
Oscillation Start Time (32 kHz)	•	t _{osci}	C _G = 10 pF ±20%	_	1.0	_	s
Reset Delay Time		t _{RHL}	Ext. Capacitance = 2.2 μF	_	400	-	ms
Oscillation Frequency (Resistor Option)	,	f _{EXT}	R = 90 kΩ ±1%	_	400	_	kHz
	EXTAL			_	10	_	pF
Input Capacitance	XOUT	C _{in}		_	10	-	pF
Others		1		_	5	_	pF


PORT CHARACTERISTICS (V_{CC} = 3.0V ±0.8V, V_{SS} = 0V, Ta = -20 ~ +75°C, typ means typical value at 3V unless otherwise noted.)

İtem	put "High" Voltage Port A, B, C V _{OH} put "Low" Voltage Port A, B, C V _{OL} ut "High" Voltage Port A, B, C V _{IH}	Symbol	Test Condition	min	typ	max	Unit
Output "High" Voltage	Port A, B, C	V _{OH}	I _{OH} = -100 μA	_	2.7	_	V
Output "Low" Voltage	Port A, B, C	VoL	I _{OL} = 100 μA		0.3	_	V
Input "High" Voltage	Port A, B, C	V _{IH}		_	2.2	_	V
Input "Low" Voltage	Port A, B, C	VIL		_	0.8		V
Input Leakage Current	Port A, B, C	LiH	V _{in} = 3.0V	T	0.1	_	μΑ
Input Leakage Current	Port A, B, C	IIL	V _{in} = 0V		0.1	_	μΑ
Input Leakage Current (Resistor Option)	Port A, B, C	IILR	V _{in} = 0V	-	20		μА

LCD DRIVER OUTPUT CHARACTERISTICS (V_{CC} = 3.0V, V_{SS} = 0V, Ta = -20 ~+75°C, unless otherwise noted.)

Item	ut "High" Voltage Segment ut "Low" Voltage Segment		Test Condition	min	typ	max	Unit
		V _{OH1}	I _{OH} = -1 μA	2.8	_	-	V
Output "High" Voltage	Segment	V _{OH2}	$I_{OH} = -1 \mu A$	1.8	_	_	V
		V _{онз}	I _{OH} = -1 μA	0.8	_	_	V
		V _{OL1}	I _{OL} = 1 μA	_		2.2	V
Output "Low" Voltage	Segment	V _{OL2}	$I_{OL} = 1 \mu A$	_	_	1.2	V
		Vol3	I _{OL} = 1 μA			0.2	V
		V _{OH1}	I _{OH} = -5 μA	2.8		-	V
output "High" Voltage	Common	V _{OH2}	I _{OH} = -5 μA	1.8	_	-	V
		V _{OH3}	I _{OH} = -5 μA	0.8	_	_	٧
		V _{OL1}	I _{OL} = 5 μA			2.2	V
Output "Low" Voltage	Common	V _{OL2}	I _{OL} = 5 μA	-	-	1.2	V
		V _{OL3}	I _{OL} = 5 μA	_		0.2	V

(NOTE) V_{OH1} and V_{OL3} characteristics apply to the output obtained when segment terminals are used as output ports ($I_{OH} = -30 \, \mu A, \, I_{OL} = 30 \, \mu A$).



• A/D CONVERTER CHARACTERISTICS ($V_{CC} = 3.0V$, $V_{SS} = 0V$, Ta = -20°C \sim +75°C, C = 300 pF, typ means typical value at 3V unless otherwise noted.)

Ite	m	Symbol	Test Condition	min	typ	max	Unit
A	Resolution			_	8	_	Bit
Accuracy	Non-Linear Error			_	±1.5	_	LSB
	"High" Side	V _{RH}		1 -	2.2	_	V
Reference Voltage	"Low" Side	V _{RL}		T	0.2	_	٧
	V _{RH} - V _{RL}	ΔV _{REF}		T -	2.0	_	٧
Input Voltage Range		ViN		V _{RL}	_	V _{RH}	V
Conversion Time		t _{CNV}		2	_	4	ms

SIGNALS

The input and output signals of the MCU are described in the following:

V_{CC}, V_{SS}

Power is applied to the MCU at these two terminals. V_{CC} is a positive power input port and V_{SS} is grounded.

INT

This terminal is used to envoke an external interruption to the MCU. For details, see the information given under the title, "Interruptions".

XTAL, EXTAL

These are control input ports to the built-in clock circuit. A crystal or resistor is connected to each of them depending on the degree of stability of the internal oscillation. For the method of using the input terminals, see the information, "Internal Oscillator Option".

XIN, XOUT

Connected to these terminals are crystals for the oscillator on the time base. A clock operation is possible by using a 32.768kHz crystal. For details, see "Internal Oscillator Option".

TIMER

An external input terminal at which the internal timer is counted down. For details, see the information, "Timer".

• RES

Used to reset the MCU. For details, see "Reset".

STANDBY

An external input terminal used halt all MCU operations and hold data. For details, see "Internal Oscillator Option".

A/D Input Terminals (CH₁ ~ CH₈)

Input terminals for analog voltages needed for A/D conversion. These may also be used as level check inputs under program control. For details, see the information, "A/D Converter".

V_{RH}, V_{RL}

Reference voltages for A/D conversion are applied to these two terminals. For details, see "A/D Converter".

CC₁, CC₂

Connected to CC₁ and CC₂ are A/D converter offset compensating capacitors. For details, see "A/D Converter".

NUM

This is not intended for user applications. Connect it to V_{CC} .

• Input/Output Terminals ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_3$)

Each of these 20 terminals consists of two 8 bits ports and one 4 bits ports. It may be used as an input or output under program control of the data direction register. For details, see "Input/Output".

Liquid Crystal Driver Terminals (COM₁ ~ COM₃, SEG₁ ~ SEG₂)

These are 6×7 segments LCD terminals. $COM_1 \sim COM_3$ are for driving common electrodes, while $SEG_1 \sim SEG_{17}$ are for

driving segments. They can be used as outputs only under program control. For details, see "LCD Circuit".

V_{CH}

Output Terminal from Internal Voltage Regulator (A capacitor is connected between V_{CH} and V_{CC}).

• E

System Clock Output (Cycle clock).

V₁, V₂

These are terminals for LCD driver. Capacitors are connected between V_1 , V_2 and V_{CC} .

MEMORY

The memory map of the MCU is shown in Figure 1. During processing of an interruption, the contents of the MCU registers are saved into the stack in the order shown in Figure 2. During saving, the stack pointer is decremented and the lower byte (PCL) of the program counter is the first to be stacked. Then the upper 4 bits (PCH) are stacked. For pulling, the saved contents are pulled in order while the stack pointer is being incremented. In the case of a subroutine call, the contents of only the program counters (PCH, PCL) are saved into the stack.





Figure 1 MCU Memory Map



* Only the PCH and PCL are stacked in the case of a subroutine call.

Figure 2 Interruption Stack Sequence

REGISTER

The CPU has five registers that can be operated by the programmer. They are shown in Figure 3.




Figure 3 Programming Model

Accumulator (A)

This accumulator is an ordinary 8 bits register. It is used to accumulate operands and the results of arithmetic operations or data processing.

Index Register (X)

Being an 8 bits register, this index register is used for index addressing mode. The address contained in the register is composed of 8 bits. An execution address can be obtained by adding the 8 bits to an offset value.

The index register X may also be used for processing a limited range of data at a Read/Modify/Write instruction. When the register is not referenced to by the instruction being executed, it can be used as a temporary storage area.

• Program Counter (PC)

The program counter, a 12 bits register, contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12 bits register that indicates the address the next save space on the stack. At the beginning, the stack pointer is set at address \$07F. It is decremented each time data is saved, and incremented each time data is reset. The upper 7 bits of the stack pointer are fixed to 00000011

During MCU resetting or a reset stack pointer (RSP) instruction, the stack pointer is set to address \$07F. Since a subroutine or interruption can use addresses up to \$061 for saving, it is possible to call subroutines up to level 15.

• Condition Code Register (CC)

The condition code register is a 5 bits register, each bit showing the result of an instruction having just been executed. All bits can be tested by conditional Branch instructions. The five bits of the condition code register are used as follows:

Half Carry (H)

Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).

Interrupt (I)

When this bit is set, all of the timer, external (INT), A/D and time base interruptions are masked. If an interruption occurs with this bit (I) set, the interruption information is held. It is processed immediately after the interruption mask bit (I) is reset.

Negative (N)

Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (i.e., bit 7 being at logical "1").

Zero (Z)


Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is a zero.

Carry/Borrow (C)

Indicates the carry/borrow that occurred in the most recent arithmetic operation. This bit is affected by the Bit Test and Branch instruction, Shift instruction and Rotate instructions.

■ SYSTEM CONTROL REGISTER

Apart from the registers for program operation explained above, there is a register that controls system operation. Its configuration is shown in Figure 4.



• Time Base Interruption Request Flag (TB INT)

Stores an interruption request flag from the time base which is selected by the TB select bit. If the TB mask or I (Interrupt Mask Bit in the CCR) is set, the Interruption Request Flag is not acknowledged.

Time Base Interruption Mask (TB MASK)

If this bit is set, any interrupt request from the time base is not acknowledged.

Time Base Select Bit (TB SELECT)

This bit selects the time base. In logical "1", an interruption from the 1-second cycle time base is acknowledged. In logical "0", 1/16-second cycle time base is acknowledged.

Time Base Reset Bit (TB RESET)

This bit resets the frequency divider behind the 32kHz oscillator. When this bit is set, one shot reset pulse is generated by the hardware. Then, it resets the frequency divider and after that, the frequency divider restarts. As this bit has not a register, it indicates logical "0" to the CPU.

The frequency divider provides the system clocks to the A/D converter and LCD driver. So, it is need to pay an attention when "TB RESET" is used.

Halt (HALT)

Used to halt the CPU, when this bit is set, the registers are saved into the stack in the same sequence as in interruption processing. After all registers have been saved, the CPU halts and is wait-for-interrupt state.

If the bit is reset by an external interruption or time base interruption, the CPU restarts operating. A combined use of the Halt and Time Base Interruption functions permits the CPU to operate intermittently.

EXT

Used to switch the hardware configuration for expanded LCD capabilities. Normally, it is reset.

Duty Select Bit (DUTY)

The LCD drive signal is based on 1/3 bias -1/3 duty. However, there are switching circuits built in for expanded LCD capabilities and output only ports. For details, see the infor-

mation given in "LCD Circuit".

TIMER

Figure 5 shows a block diagram of the MCU timer. This 8 bits counters is loaded under program control. It starts countingdown immediately after clock inputs are applied. When the timer count comes to zero, the timer interruption request bit (bit 7) in the timer control register is set. In response to the interruption request, the MCU saves its contents into the stack.

Then it fetches a timer interruption vector and executes an interruption routine. Any timer interruption can be masked by setting the timer mask bit (bit 6) within the timer control register. The interruption mask bit (I) within the condition code register also inhibits a timer interruption.

Clock inputs to the timer may be the input signal that is applied from an external source to the timer input terminal, or the clock signal within the MCU. If the internal clock signal is used as the source, the clock input is gated by the input applied to the timer input terminal; this permits easy measurement of its pulse width. Also, there are two types of internal clock signals within the MCU to allow timer operation when the CPU is halted. These clock signals are under program control.

A 7 bits prescaler is provided to increase the timer's timing interval. The number of bits of the prescaler can be program controlled by the lower 3 bits within the timer control register. If the count comes to below zero, the timer continues counting; the count below zero can be monitored anytime by reading the timer data register, without disturbing the contents of the counter.

At the time of resetting, the prescaler and the counter are all initialized to logical "1". Then the timer interruption request bit is cleared and the timer interruption request mask bit is set.




Figure 5 Timer Block Diagram




Figure 6 Timer Control Register Configuration

RESET

The MCU can be reset either by an external reset input (RES) or by applying power. In the latter case, the reset input must be "Low" for a sufficient length of time to have the internal oscillator stabilized. A sufficient time of delay is generated by connecting a capacitor to the RES input as shown.




Figure 7 Application of Power and Reset Timing

■ INTERNAL OSCILLATOR OPTION

The MCU incorporates two oscillators: oscillator 1 for system clock supply and oscillator 2 for time base interruption, LCD driving and clock supply.

Oscillator 1 (XTAL, EXTAL)

The internal oscillator circuit can be driven by an external crystal or resistor depending on the stability. Which to select, crystals or resistors, is determined by the mask option at the time of LSI production. The oscillator 1 can stop when power is applied in either Halt or Standby status. Figure 9 shows the connection.





Figure 9 Mask Option for Oscillator 1

Oscillator 2 (XIN, XOUT)

Clocks for time base interruption and LCD driving can be supplied by connecting a 32.768kHz crystal. In Halt status, oscillator 2 operates and this permits low power dissipation,

as well as steady LCD driving and clock operation. In Standby status, this oscillator stops when power is applied. Figure 10 shows the connection; the relation between oscillators 1 and 2 is shown in Figures 11 and 12.



CPU Clock

OSC

1

Mask Option

Freq. Divider

Time base Interrupt

Figure 11 Relation between Oscillators 1 and 2

Figure 10 Connection of Oscillator 2

			When OSC	is X-TA	۸L				When OS	C1 is RC	:		
Mask Option	N	OSC: ot Avai	-		OSC2 Availab		N	OSC2 ot Avail		OSC2 Available			
System	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	OSC1	CPU	Peripheral	
During System Operation	0	0	0.	0	0	0	0	0	0	0	0	0	
At Halt	0	X	0	0	Х	0	0	X	0	X	X	0	
At Standby	X	×	X	X	Х	X	X	×	X	X	X	Х	

(NOTE) O run X stop

Figure 12 Oscillator 2 Mask Option and System Operation

NOTE IN OSCILLATOR SELECTION

When OSC2 is not available, the clocks for the A/D converter and LCD drivers are provided by the OSC1 through the frequency divider. When OSC1 is crystal, OSC1 is not allowend to stop at HALT. Because the response of the oscillator is not so fast. The accuracy of the time base is kept when OSC2 is 32.768 kHz crystal oscillator.

INTERRUPTION


There are six different interruptions to the MCU: external interruption (INT), interruption envoked via an input terminal, internal timer interruption, interruption by termination of A/D conversion, time base interruption (2 types), and interruption by an instruction (SWI).

When an interruption is envoked, the job in progress is suspended and the state of the MCU is saved into the stack. Also, the interruption mask bit (I) of the condition code register is set and the start address of the interruption routine is obtained from the specified vector address. Then, the routine is executed. The RTI instruction is used where control is returned to the program to which the interruption was envoked, after the interruption service routine has been completed.

Table 1 shows the relation between interruptions, priority and vector addresses. Figure 13 shows the system operation flow, in which the portion surrounded with dot-dash lines contains the interruption execution sequence.

Table 1 Interruption Priority

Interruption	Priority	Vector Address
RES	1	\$FFFE, \$FFFF
SWI	2	\$FFFC, \$FFFD
INT	3	\$FFFA, \$FFFE
TIMER	4	\$FFF8, \$FFF9
A/D	5	\$FFF6, \$FFF7
TIME BASE	6	\$FFF4, \$FFF5



Acknowledging an INT in HALT Status

In HALT status, the CPU is not operating but the peripherals are operating. When an interruption is acknowledged, the CPU is activated and executes interruption service matching the interruption condition by means of vectoring.

Acknowledging an INT in Standby Status


In Standby status, the system is not operating with power supplied to it, therefore, any interruption request (including RES) is not acknowledged.

INPUT/OUTPUT

There are 20 input/output terminals, which are program controlled by data direction registers for use as either input or output. If an I/O port has been programmed as an output and is read, then the latched logical level data is read even though

the output level changes due to the output load.

If a port is to be used as an input terminal, the user must specify whether or not it will be equipped with a pull-up PMOS. Figure 14 shows the port I/O circuit.



Configuration of Port

Figure 15 shows the configuration of I/O ports. As the output is on/off controlled by a data direction register, an I/O port may directly be applied as an input terminal. No problem

is involved with the input if both "High" and "Low" levels are applied. For only one level, the user must specify the use of a pull-up PMOS for "Open/Low" input application.




Figure 15 Selection of Input Configuration for I/O Port

A/D CONVERTER

The MCU incorporates an 8 bits A/D converter based on the resistor ladder system. Figure 16 shows its block diagram.

Offset Comp. Capacitor




Figure 16 8 Bits A/D Converter Block Diagram

The "High" signal of reference voltage is applied V_{RH} , while the "Low" signal is applied to V_{RL} . The reference voltage is divided by resistors into voltages matching each bit, which then is compared with analog input voltage for A/D conversion.




Figure 17 A/D Control Register Configuration

This voltage comparison system achieves high input impedance. Offset are compensated for by external capacitors. Figure 17 shows the configuration of the A/D control register.

A/D INT

Used to request an interruption after completion of A/D conversion (Request at "1").

A/D MASK

Used to mask interruptions after completion of A/D conversion (Masking at "1").

• CNV

To start A/D conversion, set this bit to "1". During conversion, "1" is held. The bit is automatically reset to "0" when

the A/D conversion ends.

In A/D conversion, supply voltage is applied to the comparator only when CNV = "1". The digital data obtained by the A/D conversion is held in the A/D data register. This data is reset when the CNV is set to "1" again.

Auto/Program

Used to select either auto-run 8 bits A/D conversion or 8 bits programmed comparator operation (Auto 8 bits A/D conversion at "0").

COMP OUT

The result of comparator operation under program control can be read from this bit (At "1", input > reference voltage).

MP>

Used to select 8-channel analog inputs. The multiplexer is an analog switch based on CMOS.

LCD CIRCUIT

The system configuration of the LCD circuits is shown in Figure 18. Segment data for display are stored in data registers LCD1 to LCD8. Since the circuits are connected to the output terminals via a pin location block, the user may specify a combination of data to be multiplexed to the segment output terminals.




Figure 18 LCD Circuit System Configuration

■ LIQUID CRYSTAL DRIVER WAVEFORMS

The LCD circuit is based on 1/3 bias -1/3 duty driving. Figure 19 shows the common electrode output signal waveforms (COM1, COM2, COM3), segment signal waveforms (SEG₁ through SEG₁₇), and LCD bias waveforms (COM-SEGMENT).

The segment output terminal may be used as an output-

only terminal if the duty of the system control register is so specified. Assignment of segment terminals to the bits of the LCD data register, including the case where they are used as output-only terminals, is to be specified by the user when he orders masks.




Figure 19 LCD Waveforms

BIT PROCESSING

This MCU can use one instruction (BSET, BCLR) to set or clear one bit of the RAM or I/O port (except for the data direction register). All bits of I/O or memory on page 0 are tested by the BRSET and BRCLR instructions. Depending on the result of the test, the program can be branched. Since the bits within the RAM, ROM or I/O can be processed by the MCU, the user can easily use a bit in the RAM as a flag or utilize a single I/O bit as an independent control terminal.

■ ADDRESSING MODE

There are 10 addressing modes available to the MCU for programming. Familiarize yourself with these modes by reading the information and referring to the diagrams that follow.

Immediate

See Figure 20. In immediate addressing mode, constants that will not change during execution of a program are accessed. The instruction used for that purpose has a length of 2 bytes. The effective address (EA) is PC. The operand is fetched from the byte that follows the OP code.

Direct

See Figure 21. In direct addressing mode, the address of the operand is contained in the second byte of the instruction. The user can gain direct access to the LSB 256 of memory. All RAM bytes, I/O registers, and 128 bytes of ROM are located on page 0 in order to utilize this useful addressing mode.

Extended

See Figure 22. The extended addressing mode is used for referencing to all addresses of memory. The EA consists of the contents of the two bytes that follow the OP code. The instruction used for extended addressing has a length of 3 bytes.

Relative

See Figure 23. Only Branch instructions are used in relative addressing mode. When a branching takes place, the contents of the byte next to the OP code are added to the program counter. EA = (PC) + 2 + Rel., where Rel. indicates signed 8 bits data at the address following the OP code. When no branching takes place, Rel. = 0. When a branching occurs, the program jumps to any byte of +129 to -127 of the current instruction. The length of the Branch instruction is 2 bytes.

Indexed (without Offset)

See Figure 24. In this addressing mode, the lower 256 bytes of memory are accessed. The length of the instruction used for this mode is one byte. The EA consists of the contents of the index register.

Indexed (8 Bits Offset)

See Figure 25. The EA consists of the contents of the byte following the OP code, and the contents of the index register. In this mode, the lower addresses of memory up to 511 can be accessed. Two bytes are required for the instruction.

Indexed (16 Bits Offset)

See Figure 26. The EA consists of the contents of the two bytes following the OP code, and the contents of the index register. In this mode, the whole of the memory can be accessed. The instruction using this addressing mode has a length of 3 bytes.

Bit Set/Clear

See Figure 27. This addressing mode can be applied to any instruction that permits any bit on page 0 to be set or cleared. The byte following the OP code indicates an address within page 0.

Bit Test, Branch

See Figure 28. This addressing mode can be applied to instructions that test bits at the first 256 addresses (\$00 to \$FF) and are branched by relative qualification. The byte to be tested is addressed by the contents of the address next to the OP code. The individual bits of the byte to be tested are designated by the lower 3 bits of the OP code. The third byte indicates a relative value that is to be added to the program counter when a branch condition is satisfied. The instruction has a length of 3 bytes. The value of the bit that has been tested is written at the carry bit of the condition code register.

Implied

See Figure 29. There is no EA for this mode. All information needed for execution of instructions is contained in the OP code. Operations that are carried out directly on the accumulator and index register are included in the implied addressing mode. In addition, the SWI and RTI instructions are also included in the group of this operation. The instruction using this addressing has a length of one byte.




Figure 20 Example of Immediate Addressing




Figure 21 Example of Direct Addressing




Figure 22 Example of Extended Addressing




Figure 23 Example of Relative Addressing




Figure 24 Example of Indexed (without Offset) Addressing




Figure 25 Example of Indexed (8 Bits Offset) Addressing




Figure 26 Example of Indexed (16 Bits Offset) Addressing




Figure 27 Example of Bit Set/Clear Addressing




Figure 28 Example of Bit Test and Branch Addressing




Figure 29 Example of Implied Addressing

■ INSTRUCTION SET

There are 59 instructions available to the MCU. They can be divided into five groups: Register/Memory, Read/Modify/Write, Branch, Bit Processing, and Control. All of these instructions are explained below according to the groups, and are summarized in individual tables.

Register/Memory

Most of these instructions use two operands. One operand is either the accumulator or index register, while the other is acquired from memory using one of the addressing modes. No operand of register is available in the unconditional Jump (JMP) and Subroutine Jump (JSR) instructions. See Table 2.

Read/Modify/Write

These instructions read a memory address or register, modify or test its contents, and writes a new value into the memory or register. Negative or Zero instructions (TST) do not provide writing, and are exceptions for the Read/Modify/Write. See Table 3.

Branch

A Branch instruction will branch from the program sequence in progress if the specific branch condition is satisfied. See Table 4.

Bit Processing

This instruction can be used for any bit of the first 256 bytes of memory. One group is used for setting or clearing, while the other is used for bit testing and branching. See Table 5.

Control

The Control instruction controls the operation of the MCU for which a program is being executed. See Table 6.

A List of Instructions Arranged in Alphabetical Order

All instructions are listed in Table 7 in the alphabetical order.

OP Code Map

Table 8 shows an OP code map of the instructions used with the MCU.

Table 2 Register/Memory Instructions

							Addressing Mode												
		i le	nmedia	te		Direct		E	xtende	d		Indexed			Indexed Bit Offs			Indexed Bit Off	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	2	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	2	EE	2	4	DE	3	5
Store A in Memory	STA	-	_	_	В7	2	4	C7	3	5	F7	1	3	E7	2	5	D7	3	6
Store X in Memory	STX	_	_	_	BF	2	4	CF	3	5	FF	1	3	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	88	2	3	СВ	3	4	FB	1	2	ЕB	2	4	DB	3	5
Add Memory and Carry to A	ADC	А9	2	2	В9	2	3	С9	3	4	F9	1	2	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	В0	2	3	CO	3	4	FQ	1	2	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	. 3	4	F2	1	2	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	2	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	2	EA	2	4	DΑ	3	5
Exclusive OR Memory with A	EOR	A8	2	2	88	2	3	С8	3	4	F8	1	2	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	3	C1	3	4	F1	1	2	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	А3	2	2	В3	2	3	СЗ	3	4	F3	1	2	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	В5	2	3	C5	3	4	F5	1	2	E5	2	4	D5	3	5
Jump Unconditional	JMP	_	-	-	BC	2	2	cc	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	_		-	BD	2	4	CD	3	5	FD	1	3	€D	2	4	DD	3	5

Symbols: Op = Operation

= Instruction

Table 3 Read/Modify/Write Instructions

								Add	dressing N	/lode						
		1	mplied (#	A)	ı	mplied (X)		Direct		(Indexed No Offse		(8	Indexed Bit Offs	
Operation	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	1	5C	1	1	3C	2	4	7C	1	3	6C	2	5
Decrement	DEC	4A	1	1	5A	1	1	3A	2	4	7A	1	3	6A	2	5
Clear	CLR	4F	1	1	5F	1	1	3F	2	4	7F	1	3	6F	2	5
Complement	COM	43	1	1	53	1	1	33	2	4	· 73	1	3	63	2	5
Negate (2's Complement)	NEG	40	1	1	50	1	1	30	2	4	70	1	3	60	2	5
Rotate Left Thru Carry	ROL	49	1	1	59	1	1	39	2	4	79	1	3	69	2	5
Rotate Right Thru Carry	ROR	46	1	1	56	1	1	36	2	4	76	1	3	66	2	5
Logical Shift Left	LSL	48	1	1	58	1	1	38	2	4	78	1	3 .	68	2	5
Logical Shift Right	LSR	44	1	1	54	1	1	34	2	4	74	1	3	64	2	5
Arithmetic Shift Right	ASR	47	1	1	57	1	1	37	2	4	77	1	3	67	2	5
Arithmetic Shift Left	ASL	48	1	1	58	1	1	38	2	4	78	1	3	68	2	5
Test for Negative or Zero	тѕт	4D	1	1	5D	1	1	3D	2	4	7D	1	3	6D	2	5

Symbols: Op = Operation

= Instruction

Table 4 Branch Instructions

		Re	elative Addressing M	ode
Operation	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	2 or 3 1
Branch IF Higher	вні	22	2	2 or 3 *
Branch IF Lower or Same	BLS	23	2	2 or 3 *
Branch IF Carry Clear	BCC	24	2	2 or 3 '
(Branch IF Higher or Same)	(BHS)	24	2	2 or 3 1
Branch IF Carry Set	BCS	25	2	2 or 3 1
(Branch IF Lower)	(BLO)	25	2	2 or 3 '
Branch IF Not Equal	BNE	26	2	2 or 3 ¹
Branch IF Equal	BEQ	27	2	2 or 3 '
Branch IF Half Carry Clear	BHCC	28	2	2 or 3 1
Branch IF Half Carry Set	BHCS	29	2	2 or 3 1
Branch IF Plus	BPL	2A	2	2 or 3 ¹
Branch IF Minus	BMI	2B	2	2 or 3 °
Branch IF Interrupt Mask Bit is Clear	ВМС	2C	2	2 or 3 ¹
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	2 or 3 ⁴
Branch IF Interrupt Line is Low	BIL	2E	2	2 or 3
Branch IF Interrupt Line is High	ВІН	2F	2	2 or 3 '
Branch to Subroutine	BSR	AD	2	4

Symbol: Op = Operation

Table 5 Bit Processing Instructions

				Addressi	ng Mode		
		В	it Set/Clear		Bit Te	st and Bra	nch
Operations	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IF Bit n is Set	BRSET n (n = 07)	ļ <u> </u>		_	2 · n	3	4 or 5 *
Branch IF Bit n is Clear	BRCLR n (n = 07)	_	_	-	01 + 2 · n	3	4 or 5 *
Set Bit n	BSET n (n = 07)	10 + 2 · n	2	4	_	_	_
Clear Bit n	BCLR n (n = 07)	11 + 2 · n	2	4		_	_

Symbol: Op = Operation

^{# =} Instruction

[•] If branched, each instruction will be a 3-cycle instruction.

^{# =} Instruction

^{*} If Branched, each instruction will be a 5-cycle instruction.

Table 6 Control Instructions

			Implied	
Operation	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	1
Transfer X to A	TXA	9F	1	1
Set Carry Bit	SEC	99	1	1
Clear Carry Bit	CLC	98	1	1
Set Interrupt Mask Bit	SEI	9B	1	1
Clear Interrupt Mask Bit	CLI	9A	1	1
Software Interrupt	SWI	83	1	9
Return from Subroutine	RTS	81	1	4
Return from Interrupt	RTI	80	1	7
Reset Stack Pointer	RSP	9C	1	1
No-Operation	NOP	9D	1	1

Symbol: Op = Operation

= Instruction

Table 7 Instruction Set

			···			Address	ing Modes	;			(ond	ition	Cod	е
Mnemonic	Implied	lmme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	x			٨	•	Λ	Λ	Λ
AND		×	×	×		×	×	x			•	•	Λ	٨	•
ASL	×		×			×	×				•	•	Λ	Λ	٨
ASR	×		x			×	×				•	•	Λ	Λ	Λ
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					x						•	•	•	•	•
BEQ					×						•	•	•	•	•
ВНСС					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					х						•	. •		•	•
BIL					×	-					•	•	•	•	•
BIT		×	х	×		х	×	×			•	•	Λ	٨	•
BLO					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
BMI					×						•	•	•	•	•
BMS					х						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•

Symbols for condition code:

H Half Carry (From Bit 3)
I Interrupt Mask

- Negative (Sign Bit) Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected

(Continued)

Table 7 Instruction Set (Continued)

			A	ddressing	Modes						(Cond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
BRN					×						•	•	•	•	•
BRCLR								•		×	•	•	•	•	Λ
BRSET										×	•	•	•	•	Λ
BSET									x		•	•	•	•	•
BSR					×		,				•	•	•	•	•
CLC	x			<u> </u>							•	•	•	•	0
CLI	×										•	0	•	•	•
CLR	x		x			×	×				•	•	0	1	•
СМР		×	×	×		×	×	×			•	•	Λ	Λ	Λ
СОМ	×		×			×	×				•	•	Λ	Λ	1
CPX		×	×	×		×	×	×			•	•	Λ	٨	۸
DEC	×		×			×	×				•	•	Λ	٨	•
EOR	T	×	х	×		×	×	×			•	•	Λ	Λ	•
INC	×		×			×	×				•	•	Λ	٨	•
JMP			~×-	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA	1,	×	×	×		×	×	×			•	•	_	\wedge	•
LDX		×	×	×		×	×	x			•	•	٨	Λ	•
LSL	×	<u> </u>	. х			×	×				•	•	\wedge	^	$\overline{}$
LSR	×		×	T .		×	x				•	•	0	Λ	$\overline{\Lambda}$
NEG	×		×			×	×				•	•	٨	Λ	$\overline{\Lambda}$
NOP	×			<u> </u>	ļ		<u> </u>			·	•	•	•	•	•
ORA	1	×	×	×	l	×	×	×			•	•	Λ	Λ	•
ROL	×		×			×	×				•	•	Λ	Λ	\wedge
ROR	×		×			×	×			 	•	•	1	_	\wedge
RSP	×						 				•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×								1		•	•	•	•	•
SBC	1	×	×	x		×	×	×			•	•	Λ	Λ	Λ
SEC	×					 				 	•	•	•	•	1
SEI	×				<u> </u>	1					•	1	•	•	•
STA	1		×	×		×	×	×			•	•	\wedge	^	•
STX			×	×		×	×	×			•	•	\wedge	^	•
SUB	1	×	x	x		×	×	×		 	•	•	$\overline{}$	Λ	\downarrow
SWI	×		<u> </u>			†	t			 	•	1	•	•	•
TAX	×		 			 	 	1		1	•	•	•	•	•
TST	×		×	T		×	×				•	•	1^{\wedge}	^	•
TXA	×		 	 	 	+	 	 	 	 	•	•	•	1	•

Symbols for condition code:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 OP Code Map

	Bit Manip	oulation	Branch		Read/	Modify/V	Vrite		Cor	trol			Reg	ister/Mer	nory			
	Test & Branch	Set/ Clear	Rel	DIR	Α	×	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	←I	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*				S	UB			0	
_1	BRCLR0	BCLRO	BRN			_			RTS*	j –] `		c	MP			1	
2	BRSET1	BSET1	вні							_			S	вс			2	
3	BRCLR1	BCLR1	BLS			COM			SWI*	_	I		C	PX			3	L
4	BRSET2	BSET2	всс			LSR			_	_			Α	ND			4	0
5	BRCLR2	BCLR2	BCS			_			-				В	IT			5	w
6	BRSET3	BSET3	BNE			ROR			_	-			L	DA			6	
7	BRCLR3	BCLR3	BEQ			ASR			<u> </u>	TAX	_		S	TA (+1)			7	
8	BRSET4	BSET4	внсс			LSL/A	SL			CLC			E	OR			8	
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC			Α	DC			9	
Α	BRSET5	BSET5	BPL			DEC			_	CLI			0	RA			Α	
В	BRCLR5	BCLR5	BMI							SEI			Α	DD			В	
С	BRSET6	BSET6	вмс			INC				RSP			ال	MP(-1)			С	
D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*	JSR	(+1)	J:	SR	JSR(+1)	D	
E	BRSET7	BSET7	BIL										L	DX			Ε	
F	BRCLR7	BCLR7	він	CLR				_	TXA	- STX(+1)						F		
	3/4 or 5	2/4	2/2 or 3	2/4	1/1	1/1	2/5	1/3	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/2		

(NOTES)

1. "—" is an undefined operation code.

2. The figure in the lowest row of each column gives the number of bytes and the cycles needed for the instruction. The number of cycles for the asterisked (*) mnemonics is a follows:

RTI 7

RTS 4

SWI 9

BSR 4

The parenthesized figure must be added to the cycle count of the associated instruction.
 If the instruction is branched, the cycle count is the larger figure.

■ HD63L05 LCD PIN LOCATION COMPOSITION TABLE

		Mu	ltiple Fimir	xed						Seg	men		tput	Terr	ninal						
Register	Bit	COM1	CON	υο∑ო	SEG1	S E G 2	SEG 3	SEG 4	SEG 5	லய்பு 6	SEG 7	SEG 8	SEG9	SEG19	SEG1	S E G 12	S E G 13	SE G 14	S E G 15	S E G 16	S E G 17
LCD1	0																				
	2																		_	-	
	3																				
	5						_	-													
	1 2 3 4 5 6 7																				
LCD2	0				_	_															
LCD2	1																				
	3		 																		
	4																				
	2 3 4 5 6																				
	7				_																
LCD3	0																				
!	2				-																-
	4																				
	2 3 4 5 6								-					· · · · ·							
LCD4	Ō																				
	2						-	-	-		-			-				-	-		
	0 1 2 3 4 5																				
ŀ	5		-									_		-	-	-			ļ		-
LCD5	0		-				-	-			-									_	\vdash
	2 3 4																		ļ		
1	4					-															
	5																				-
LCD6	0																				
	1		-		-	-			-	-	-						_				-
	2 3 4																				
	5		-	-		-		<u> </u>			-				-						-
	5																				
LCD7	0 1									_	-			-					-	-	-
	2																				
	4					-	-	_	-	-			_	-			-	-	-		-
	2 3 4 5 6																				
LCD8	į	_			<u> </u>			_			_										
1000	1				<u> </u>		-									_	<u> </u>		-	ļ	\Box
	2 3 4						\vdash							<u> </u>							
	4																				
	5 6	_						<u> </u>													
φw	RITE	0																			

(NOTE) Mark a selected Multiplexed Timing and Segment Output Terminal with a circle (0). In the case of Output or Static LCD driver, Multiplexed Timing is fixed at COM₁. ϕ WRITE is a write clock for the external option (EXT = "1"). It is generated when LCD1 is rewritten by the CPU.

■ HD63L05 I/O COMPOSITION TABLE

Pin Name	1/0		1/0 (Option		Remarks
1 III I III	1,70	A	В	С	D	Homarks
A٥	1/0					
A 1	1/0					
A2	1/0					
A3	1/0					
A4	1/0					
A5	1/0					
A 6	1/0					
A7	1/0					
Bo	1/0					
B1	1/0					
B2	1/0					
Вз	1/0					
B4	1/0					
B5	1/0					
B6	1/0					
B7	1/0					
Co	1/0					
C1 ·	1/0					
C2	1/0					
<u>C3</u>	1/0					
INT						
			1/0 (Option		
Pin Name	1/0	E	F	G	н	Remarks
750	l .	-		_	, ,,	
I SEG1	0	-		<u> </u>	1	
SEG1 SEG2	0	1		J	1	
SEG ₂ SEG ₃					\	
SEG ₂ SEG ₃	0					
SEG2 SEG3 SEG4 SEG5	0 0					
SEG2 SEG3 SEG4 SEG5 SEG6	0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7	0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8	0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9	0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 9	0 0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11	0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11 SEG 12	0 0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11 SEG 12 SEG 13/CH6	0 0 0 0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11 SEG 12 SEG 13/CH6 SEG 14/CH5	0 0 0 0 0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11 SEG 12 SEG 12/CH6 SEG 14/CH5 SEG 15/CH4	0 0 0 0 0 0 0 0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11 SEG 12 SEG 13/CH6 SEG 14/CH5 SEG 16/CH4 SEG 16/CH4	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11 SEG 12 SEG 13/CH6 SEG 14/CH5 SEG 16/CH4 SEG 16/CH4 SEG 16/CH4 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					
SEG 2 SEG 3 SEG 4 SEG 5 SEG 6 SEG 7 SEG 8 SEG 9 SEG 10 SEG 11 SEG 12 SEG 13/CH6 SEG 14/CH5 SEG 16/CH4 SEG 16/CH4	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					

(NOTE) Mark a selected composition with a circle (0).
A. No pull up MOS
B. With pull up MOS
C. CMOS Output
D. Open Drain Output
E. A/D Input
F. Segment Output
G. Output Port
H. LCD Power Supply

HD68P01SO, HD68P01V05,-HD68P01V07

MCU (Microcomputer Unit)

-PRELIMINARY-

The HD68P01 is an 8-bit single chip microcomputer unit (MCU) which significantly enhances the capabilities of the HMCS6800 family of parts. It can be used in production systems to allow for easy firmware changes with minimum delay or it can be used to emulate the HD6801 for software development. It includes 128 bytes of RAM, Serial Communications Interface (SCI), parallel I/O and a three function Programmable Timer on chip, and 2048 bytes, 4096 bytes or 8192 bytes of EPROM on package. It includes an upgrade HD6800 microprocessing unit (MPU) while retaining upward source and object code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned 8 by 8 multiply with 16-bit result. The HD68P01 can function as a monolithic microcomputer or can be expanded to a 65k byte address space. It is TTL compatible and requires one +5 volt power supply. A summary of HD68P01 features includes:

FEATURES

- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatible with HD6800
- 16-bit Three-function Programmable Timer
- Applicable to All Type of EPROM

2048 bytes; HN462716


4096 bytes; HN462732 or HN462532

8192 bytes; HN482764


- 128 Bytes of RAM (64 bytes Retainable on Powerdown)
- 29 Parallel I/O and Two Handshake Control Line
- Internal Clock Generator with Divide-by-Four Output
- Full TTL Compatibility
- Full Interrupt Capability
- Single-Chip or Expandable to 65k Bytes Address Space
- Bus compatible with HMCS6800 Family

■ TYPE OF PRODUCTS


Type No.	Bus Timing	EPROM Type No.
HD68P01S0	1 MHz	HN462716
HD68P01V05	1 MHz	HN462532
HD68P01V07	1 MHz	HN462732




■ PIN ARRANGEMENT (Top View)







BLOCK DIAGRAM



HD68P01S0, HD68P01V05, HD68P01V07 ---

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°C

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

lter	n	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES			4.0	_	V _{cc}	
input High Voltage	Other Inputs*	ViH		2.0	_	V _{cc}	V
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	V
	P ₄₀ ~ P ₄₇		V 0 0 0 0 V	_	_	0.5	
Input Load Current	SC ₁	I _{in}	Vin = 0 ~ 2.4V	_	_	0.8	mΑ
`	EXTAL		V _{in} = 0 ~ V _{CC}	_	-	0.8	
Input Leakage Current	NMI, IRQ ₁ , RES	I _{in}	V _{in} = 0 ~ 5.25V	_		2.5	μΑ
Three State (Offset)	$P_{10} \sim P_{17}, P_{30} \sim P_{37}$	111	V _{in} = 0.5 ~ 2.4V	_	1	10	μΑ
Leakage Current	$P_{20} \sim P_{24}$	I _{TSI}	Vin - 0.5 2.4V		_	100	μ^
	$P_{30} \sim P_{37}$]	$I_{LOAD} = -205 \mu A$	2.4			
Output "High" Voltage	$P_{40} \sim P_{47}$, E, SC_1 , SC_2	Voh	$I_{LOAD} = -145 \mu\text{A}$	2.4	_	_	٧
	Other Outputs		$I_{LOAD} = -100 \mu\text{A}$	2.4	-	-	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	-	_	0.5	V
Darlington Drive Current	$P_{10} \sim P_{17}$	-Іон	V _{out} = 1.5V	1.0	_	10.0	mA
Power Dissipation		PD		_	_	1200	mW
In 4 On	$P_{30} \sim P_{37}, P_{40} \sim P_{47}, SC_1$	_	$V_{in} = 0V$, $Ta = 25$ °C,	_	_	12.5	
Input Capacitance	Other Inputs	Cin	f = 1.0 MHz	_	-	10.0	pF
Van Standby	Powerdown	V _{SBB}		4.0	_	5.25	V
V _{CC} Standby	Operating	V _{SB}		4.75	_	5.25	V
Standby Current	Powerdown	I _{SBB}	V _{SBB} = 4.0V	-	_	8.0	mA
Fraguency of Operation	Extarnal Clock	4f ₀		2.0	_	4.0	MHz
Frequency of Operation	Crystal	fXTAL		3.579	_	4.0	IVITIZ

^{*}Except Mode Programming Levels: See Figure 8.

[[]NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS BUS TIMING ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_{A} = 0 \sim +70^{\circ}$ C, unless otherwise noted.)

I	tem	Symbol	Test Condition	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	μs
Address Strobe Puls	e Width "High"	PW _{ASH}	1	200	_		nş
Address Strobe Rise	Time	t _{ASr}		5	_	50	ns
Address Strobe Fall	Time	t _{ASf}]	5	-	50	ns
Address Strobe Dela	y Time	t _{ASD}		60	_		ns
Enable Rise Time		t _{Er}	1	5		50	ns
Enable Fall Time		tef		5	_	50	ns
Enable Pulse Width	"High" Time	PWEH	1	450	_	-	ns
Enable Pulse Width	"Low" Time	PWEL		450	_		ns
Address Strobe to E	Address Strobe to Enable Delay Time		1	60	_	†	ns
Address Delay Time		t _{AD}	Fig. 1	_		260	ns
Address Delay Time	for Latch (f=1.0MHz)	t _{ADL}	Fig. 2	_	_	270	ns
Data Set-up Write T	ime	t _{DSW}		225	_	_	ns
Data Set-up Read Ti	me	t _{DSR}	1	80		_	ns
Data Hald Time	Read	t _{HR}		10	_		
Data Hold Time	Write	t _{HW}		20	_		ns
Address Set-up Time	for Latch	tasL		60	-	_	ns
Address Hold Time	Address Hold Time for Latch			20	_		ns
Address Hold Time		t _{AH}		20	_	-	ns
Peripheral Read	Non-Multiplexed Bus	(t _{ACCN})		_	_	(610)	1
Access Time Multiplexed Bus		(tACCM)	1	_	_	(600)	ns
Oscillator stabilization Time		t _{RC}	Fig. 11	100			ms
Processor Control Se	et-up Time	t _{PCS}	Fig. 12	200		_	ns

PERIPHERAL PORT TIMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2, 3, 4	t _{PDSU}	Fig. 3	200		_	ns
Peripheral Data Hold Time	Port 1, 2, 3, 4	t _{PDH}	Fig. 3	200	T -	_	. ns
Delay Time, Enable Positive T to OS3 Negative Transition	Fransition	t _{OSD1}	Fig. 5	_	_	350	ns
Delay Time, Enable Positive T to OS3 Positive Transition	Fransition	t _{OSD2}	Fig. 5	-	_	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*, 3, 4	t _{PWD}	Fig. 4	_	_	400	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	Port 2**, 4	tcmos	Fig. 4	_	_	2.0	μs
Input Strobe Pulse Width		tpwis	Fig. 6	200	_	-	ns
Input Data Hold Time	port 3	t _{IH}	Fig. 6	50	_	-	ns
Input Data Set-up Time	Port 3	t _{iS}	Fig. 6	20	_		ns

^{*}Except P_{21} **10k Ω pull up register required for Port 2

TIMER, SCI TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

ltem	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2 t _{cyc} +200	_	_	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 7	-	_	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	_	_	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4		0.6	tscyc

MODE PROGRAMMING (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage	V _{MPL}		_	-	1.7	V
Mode Programming Input "High" Voltage	V _{MPH}		4.0		_	٧
RES "Low" Pulse Width	PWRSTL	Fig. 8	3.0	T -	_	tcyc
Mode Programming Set-up Time	t _{MPS}	- -	2.0	_	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}	1	150	-		ns




Figure 1 Expanded Multiplexed Bus Timing






Figure 2 Expanded Non-Multiplexed Bus Timing




*Port 3 Non-Latched Operation (LATCH ENABLE = 0)

Figure 3 Data Set-up and Hold Times (MPU Read)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

Figure 5 Port 3 Output Strobe Timing (Single Chip Mode)



- $\begin{array}{ll} \text{(NOTE)} & 1. & 10 \ k\Omega \ \text{Pullup resistor required for Port 2 to reach 0.7 V}_{CC} \\ & 2. & \text{Not applicable to P}_{21} \\ & 3. & \text{Port 4 cannot be pulled above V}_{CC} \\ \end{array}$

Figure 4 Port Data Delay Timing (MPU Write)




Figure 6 Port 3 Latch Timing (Single Chip Mode)




Figure 7 Timer Output Timing




Figure 8 Mode Programming Timing




Figure 9 Bus Timing Test Loads

INTRODUCTION

The HD68P01 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the MCU's 40 pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set).

The term "port", by itself, refers to all of its associated hardware. When the port is used as a "data port" or "I/O port", it is controlled by its Data Direction Register and the programmer has direct access to its pins using the port's Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit.

The Microprocessor Unit (MPU) is an enhanced HD6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the HD6800. The programming model is depicted in Figure 10 where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the HMCS6800 instruction set are shown in Table 8.

The basic difference between the HD6801 and the HD68P01 is that the HD6801 has an on-chip ROM while the HD68P01 has

an on-package EPROM. The HD68P01 is pin and code compatible with the HD6801 and can be used to emulate the HD6801, allowing easy software development using the on-package EPROM. Software developed using the HD68P01 can then be masked into the HD6801 ROM.




Figure 10 HD68P01 Programming Model

■ INTERRUPTS

The MCU supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt (\overline{NMI}) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register's I-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts, there are two types: $\overline{IRQ_1}$ and $\overline{IRQ_2}$. The Programmable Timer and Serial Communications Interface use an internal $\overline{IRQ_2}$ interrupt line, as shown in BLOCK DIAGRAM. External devices (and $\overline{IS3}$) use $\overline{IRQ_1}$. An $\overline{IRQ_1}$ interrupt is serviced before $\overline{IRQ_2}$ if both are pending.

All $\overline{IRQ_2}$ interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order where each is vectored to a separate location. All MCU interrupt vector locations are shown in Table 1.

The Interrupt flowchart is depicted in Figure 13 and is common to every MCU interrupt excluding Reset. The Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is

set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RES timing is illustrated in Figure 11 and 12.

Table 1 MCU Interrupt Vector Locations

MSB	LSB	Interrupt
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĪRQ ₁ (or IS3)
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)




Figure 11 Interrupt Sequence




Figure 12 Reset Timing




Figure 13 Interrupt Flowchart

■ FUNCTIONAL PIN DESCRIPTIONS

V_{CC} and V_{SS}

 V_{CC} and V_{SS} provide power to a large portion of the MCU. The power supply should provide +5 volts (±5%) to V_{CC} , and V_{SS} should be tied to ground. Total power dissipation (including V_{CC} Standby), will not exceed P_D milliwatts.

V_{CC} Standby

 V_{CC} Standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts ($\pm 5\%$) and must reach V_{SB} volts before \overline{RES} reaches 4.0 volts. During powerdown, V_{CC} Standby must remain above V_{SBB} (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed I_{SBB} .

It is typical to power both V_{CC} and V_{CC} Standby from the same source during normal operation. A diode must be used between them to prevent supplying power to V_{CC} during powerdown operation. V_{CC} Standby should be tied to either ground or V_{CC} in Mode 3.




Figure 14 Battery Backup for V_{CC} Standby

• RAM Control Register (\$14)

The RAM Control Register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during powerdown operation. It is intended that RAME be cleared and STBY PWR be set as part of a powerdown procedure.

R	MA	Conti	rol	Register

7	6	5	4	3	2	1	0	
STBY PWR	RAME	х	х	×	x	х	×	

Bit 0~5 Not Used Bit 6 RAME

RAM Enable. This Read/Write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during Reset provided standby power is available on the positive edge of RES. If RAME is clear, any access to a RAM address is external. If RAME is set and not in Mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a Read/Write status bit which is cleared whenever V_{CC} Standby decreases below V_{SBB} (min). It can be set only by software and is not affected by \overline{RES} .

XTAL and EXTAL

These two input pins interface either a crystal or TTL com-

patible clock to the MCU's internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz Color Burst TV crystals. A 22 pF capacitor is required from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL may be driven with an external TTL compatible clock of $4f_0$ with a duty cycle of 50% (±10%) with XTAL connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator or a ceramic resonator operated in parallel resonance mode in the frequency range specified for f_{XTAL}. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals and ceramic resonators and nominal crystal parameters are shown in Figure 15.

• RES

This input is used to reset the MCU's internal state and provide an orderly startup procedure. During powerup, \overline{RES} must be held below 0.8 volts: (1) at least t_{RC} after V_{CC} reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until V_{CC} Standby reaches 4.75 volts. \overline{RES} must be held low at least three E-cycles if asserted during powerup operation.

When a "High" level is detected, the MCU does the following:

- 1) All the higher order address lines will be forced "High".
- I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set; must be cleared before the MPU can recognize maskable interrupts.

• E (Enable)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divide-by-four result of the MCU input frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

NMI (Non-Maskable Interrupt)

An $\overline{\text{NMI}}$ negative edge request an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD, transferred to the Program Counter and instruction execution resumes. $\overline{\text{NMI}}$ typically requires a 3.3 k Ω (nominal) resistor to V_{CC} . There is no internal $\overline{\text{NMI}}$ pullup resistor. $\overline{\text{NMI}}$ must be held low for at least one E-cycle to be recognized under all conditions.

• IRQ1 (Maskable Interrupt Request 1)

IRQ₁ is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MCU will begin an interrupt sequence. Finally, a vector is fetched from \$FFF8\$ and \$FFF9\$, transferred to the Program Counter, and instruction execution is resumed.

 \overline{IRQ}_1 typically requires an external 3.3 $k\Omega$ (nominal) resistor to V_{CC} for wire-OR application. \overline{IRQ}_1 has no internal pullup resistor.

• SC1 and SC2 (Strobe Control 1 and 2)

The function of SC_1 and SC_2 depends on the operating mode. SC_1 is configured as an output in all modes except single chip mode, whereas SC_2 is always an output. SC_1 and SC_2 can drive one Schottky load and 90 pF.

SC₁ and SC₂ in Single Chip Mode

In Single Chip Modes, SC_1 and SC_2 are configured as an input and output, respectively, and both function as Port 3 control lines. SC_1 functions as $\overline{IS3}$ and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with $\overline{IS3}$ are controlled by Port 3's Control and Status Register and are discussed in Port 3's description. If unused, $\overline{IS3}$ can remain unconnected.

 SC_2 is configured as $\overline{OS3}$ and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in Port 3's Control and Status Register. The strobe is generated by a read (OSS= 0) or write (OSS= 1) to Port 3's Data Register. $\overline{OS3}$ timing is shown in Figure 5.

SC₁ and SC₂ in Expanded Non-Multiplexed Mode


In the Expanded Non-Multiplexed Mode, both SC_1 and SC_2 are configured as outputs. SC_1 functions as Input/Output Select (\overline{IOS}) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC₂ is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.


SC1 and SC2 in Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC_1 and SC_2 are configured as outputs. SC_1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 20.

SC₂ is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.



(a) Nominal Recommended Crystal Parameters



(b) Oscillator Stabilization Time (tpc)

Figure 15 Oscillator Characteristics

PORTS

There are four I/O ports on the MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause the I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address			
I/O Port 1	\$0002	\$0000			
1/O Port 2	\$0003	\$0001			
I/O Port 3	\$0006	\$0004			
I/O Port 4	\$0007	\$0005			

P₁₀~P₁₇ (Port 1)

Port 1 is a mode independent 8-bit I/O port where each line is an input or output as defined by its Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by RES. Unused lines can remain unconnected.

P₂₀~P₂₄ (Port 2)

Port 2 is a mode independent 5-bit I/O port where each line is configured by its Data Direction Register. During RES, all lines are configured as inputs. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF or CMOS devices using external pullup resistors. P₂₀, P₂₁ and P₂₂ must always be connected to provide the operating mode. If lines P₂₃ and P₂₄ are unused, they can remain unconnected.

 P_{20} , P_{21} , and P_{22} provide the operating mode which is latched into the Program Control Register on the positive edge of \overline{RES} . The mode may be read from Port 2 Data Register as shown where PC2 is latched from pin 10.

Port 2 also provides an interface for the Serial Communications Interface and Timer. Bit 1, if configured as an output, is dedicated to the timer's Output Compare function and cannot be used to provide output from Port 2 Data Register.

Port 2 Data Register

7	6	5	4	3	2	_1_	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

P30~P37 (Port 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

Port 3 in Single-Chip Mode

Port 3 is an 8-bit I/O port in Single-Chip Mode where each line is configured by its Data Direction Register. There are also

two lines, $\overline{IS3}$ and $\overline{OS3}$, which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and available only in Single-Chip Mode: (1) Port 3 input data can be latched using $\overline{IS3}$ as a control signal, (2) $\overline{OS3}$ can be generated by either an MPU read or write to Port 3's Data Register, and (3) an $\overline{IRQ_1}$ interrupt can be enabled by an $\overline{IS3}$ negative edge. Port 3 latch timing is shown in Figure 6.

Port 3 Control and Status Register

7	6	5	4	3	2	1	0	
IS3 Flag	IS3 IRQ1 Enable	х	oss	Latch Enable	х	x	x	\$000F

Bit 0~2	Not used.
Bit 3	LATCH ENABLE. This bit controls the in-
	put latch for Port 3. If set, input data is
	latched by an IS3 negative edge. The latch
	is transparent after a read of Port 3's Data
	Register. LATCH ENABLE is cleared by
	RES.
Bit 4	OSS (Output Strobe Select). This bit deter-
	mines whether OS3 will be generated by a
	read or write of Port 3's Data Register.
	When clear, the strobe is generated by a
	read; when set, it is generated by a write.
	OSS is cleared by RES.
Bit 5	Not used.
Bit 6	$\overline{IS3}$ $\overline{IRQ_1}$ ENABLE. When set, an $\overline{IRQ_1}$
	interrupt will be enabled whenever IS3
	FLAG is set; when clear, the interrupt is
	inhibited. This bit is cleared by RES.
Bit 7	IS3 FLAG. This read-only status bit is set
	by an IS3 negative edge. It is cleared by a
	read of the Port 3 Control and Status
	Register (with IS3 FLAG set) followed by
	a read or write to Port 3's Data Register or
	by RES.

Port 3 in Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus $(D_0 \sim D_7)$ in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC_2) and clocked by E (Enable).

Port 3 in Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address $(A_0 \sim A_7)$ and data bus $(D_0 \sim D_7)$ in Expanded Multiplexed Mode where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent potential bus conflicts.

P40∼P47 (Port 4)

Port 4 is configured as an 8-bit I/O port, address outputs, or data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

Port 4 in Single Chip Mode

In Single Chip Mode, Port 4 functions as an 8-bit I/O port where each line is configured by its Data Direction Register.

Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

Port 4 in Expanded Non-Multiplexed Mode

Port 4 is configured from RES as an 8-bit input port where its Data Direction Register can be written to provide any or all of address lines, Ao to A7. Internal pullup resistors are intended to pull the lines high until its Data Direction Register is configured.

Port 4 in Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A₈ to A₁₅. In Mode 6, the port is configured from RES as an 8-bit parallel input port where its Data Direction Register can be written to provide any or all of address lines, A₈ to A₁₅. Internal pullup resistors are intended to pull the lines high until its Data Direction Register is configured where bit 0 controls A₈.

OPERATING MODES

The MCU provides eight different operating modes which are selectable by hardware programming and referred to as Mode 0 through Mode 7. The operating mode controls the memory map, configuration of Port 3, Port 4, SC₁, SC₂, and the physical location of interrupt vectors.

Fundamental Modes

The MCU's eight modes can be grouped into three fundamental modes which refer to the type of bus it supports: Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed. Single chip modes include 4 and 7, Expanded Non-Multiplexed is Mode 5 and the remaining five are Expanded Multiplexed modes. Table 3 summarizes the characteristics of the operating modes.

Single Chip Modes (4, 7)

In Single-Chip Mode, the MCU's four ports are configured as parallel input/output data ports, as shown in Figure 16. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. In addition to other peripherals, another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 17.

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the ROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is Reset and then programmed into Mode 4, execution will begin at \$XXFE: XXFF. Mode 5 can be irreversibly entered from Mode 4 without going through Reset by setting bit 5 of Port 2's Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

Expanded Non-Multiplexed Mode (5)

A modest amount of external memory space is provided in the Expanded Non-Multiplexed Mode while retaining significant on-chip resources. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to Port 4's Data Direction Register. Stated alternatively, any combination of A₀ to A₇ may be provided while retaining the remainder as input data lines. Internal pull-

up resistors are intended to pull Port 4's lines high until it is configured.

Figure 18 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directly with HMCS6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used similarly to an address or chip select line.

Table 3 Summary of HD6800 Operating Modes

Common to all Modes: Reserved Register Area Port 1 Port 2 Programmable Times Serial Communication Interface

Single Chip Mode 7

128 bytes of RAM: 2048 bytes of ROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port SC₁ is Input Strobe 3 (IS3)

SC₂ is Output Strobe 3 (OS3)

Expanded Non-Multiplexed Mode 5

128 bytes of RAM; 2048 bytes of ROM 256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

SC₁ is Input/Output Select (IOS)

SC₂ is read/write (R/W)

Expanded Multiplexed Modes 1, 2, 3, 6

Four memory space options (65k address space):

- (1) No internal RAM or ROM (Mode 3)
- (2) Internal RAM, no ROM (Mode 2)
- (3) Internal RAM and ROM (Mode 1)
- (4) Internal RAM, ROM with partial address bus (Mode 6)

Port 3 is a multiplexed address/data bus

Port 4 is an address bus (inputs/address in Mode 6)

SC₁ is Address Strobe (AS)

SC₂ is Read/Write (R/W)

Test Modes 0 and 4

Expanded Multiplexed Test Mode 0 May be used to test RAM and ROM

Single Chip and Non-Multiplexed Test Mode 4

(1) May be changed to Mode 5 without going through Reset

(2) May be used to test Ports 3 and 4 as I/O ports

Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

In the Expanded-Multiplexed Modes, the MCU has the ability to access a 65k bytes memory space. Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS) and the data bus valid while E is high. In Modes 0 to 3, Port 4 provides address lines As to A15. In Mode 6, however, Port 4 is configured during RES as data port inputs and the Data Direction Register can be changed to provide any combination of address lines, A₈ to A₁₅. Stated alternatively, any subset of A₈ to A₁₅ can be provided while retaining the remainder as input data lines. Internal pullup resistors are intended to pull Port 4's lines high until software configures the port.

Figure 19 depicts a typical configuration for the Expanded-Multiplexed Modes. Address Strobe can be used to-control a transparent D-type latch to capture addresses A₀ to A₇, as shown in Figure 20. This allows Port 3 to function as a Data Bus when E is high.

In Mode 0, the Reset vector is external for the first two Ecycles after the positive edge of RES and internal thereafter. In

addition, the internal and external data buses are connected and there must be no memory map overlap to avoid potential bus conflicts. Mode 0 is used primarily to verify the ROM pattern

and monitor the internal data bus with the automated test equipment.




Figure 16 Single Chip Mode

Single Chip Dual Processor Configuration




Figure 18 Expanded Non-Multiplexed Configuration





Figure 19 Expanded Multiplexed Configuration



Function Table

Output	Ena	ble	Output
Control	G	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	×	Q ₀
H	X	х	Z

Figure 20 Typical Latch Arrangement

Programming The Mode

The operating mode is programmed by the levels asserted on P22, P21, and P20 which are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RES. The operating mode may be read from Port 2 Data Register as shown below, and programming levels and timing must be met as shown in Figure 8. A brief outline of the operating modes is shown in Table 4.

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 21 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

Port 2 Data Register

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

Table 4 Mode Selection Summary

Mode	P ₂₂ (PC2)	P ₂₁ (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	1	ı	l	1	Single Chip
6	Н	Н	L	ı	1	ı	MUX(5, 6)	Multiplexed/Partial Decode
5	Н	L	Н	ı	1	ı	NMUX(5, 6)	Non-Multiplexed/Partial Decode
4	Н	L	L	J(2)	ļ(1)	ı	1	Single Chip Test
3	L	Н	Н	E	E	E	MUX(4)	Multiplexed /No RAM or ROM
2	L	Н	L	E	ı	E	MUX ⁽⁴⁾	Multiplexed /RAM
1	L	L	Н	1	1	E	MUX(4)	Multiplexed/RAM & ROM
0	L	L	L	ı	ı	Į(3)	MUX ⁽⁴⁾	Multiplexed Test

Legend:

- I Internal
- External
- UX Multiplexed **'UX -- Non-Multiplexed**
 - Logic "0"
 - ogic "1"

- (1) Internal RAM is addressed at \$XX80
- (2) Internal ROM is disabled
- (3) RES vector is external for 2 cycles after RES goes high
- (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0, 1, 2, and 3
- (5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- (6) Port 4 default is user data input; address output is optional by writing to Port 4 Data Direction Register

Yo Χo

 Y_0

Υ1

 Y_0 $\mathbf{X}_{\mathbf{0}}$

Yo X_1

 Y_1 Xı

 X_1

 $\mathbf{x_0}$ Yı

 X_1

 $\mathbf{x}_{\mathbf{0}}$




Figure 21 Recommended Circuit for Mode Selection




Figure 22 HD14053B Multiplexers/Demultiplexers

HD68P01S0, HD68P01V05, HD68P01V07

MEMORY MAPS

The MCU can provide up to 65k byte address space depending on the operating mode. The HD68P01 provides 8k byte address space for EPROM, but the maps differ in EPROM types as follows.

1) HN462716 (a 2k byte ROM)

In order to support the HD6801SO, EPROM of the HD68P01SO must be located at \$F800-\$FFFF.

2) HN462532, HN462732 (a 4k byte ROM)

In order to support the HD6801V0 EPROM of the HD68P01V05 and the HD68P01V07 must be located at \$F000-\$FFFF.

3) HN482764 (a 8k byte ROM)

The HD68P01 can provide up to 8k byte address space using HN482764 instead of HN462732. In this case, EPROM of the HD68P01 is located at \$E000-\$FFFF.

A memory map for each operating mode is shown in Figure 23. The first 32 locations of each map are reserved for the MCU's internal register area, as shown in Table 5, with exceptions as indicated.

Table 5 Internal Register Area

Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register***	04*
Port 4 Data Direction Register***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	90
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	OB
Output Compare Register (Low Byte)	OC.
Input Capture Register (High Byte)	Q0
Input Capture Register (Low Byte)	0E
Port 3 control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*} External address in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No IOS)

^{**} External addresses in Modes 0, 1, 2, 3

^{*** 1 =} Output, 0 = Input




Figure 23 HD68P01 Memory Maps




Figure 23 HD68P01 Memory Maps (Continued)




Figure 23 HD68P01 Memory Maps (Continued)




Figure 23 HD68P01 Memory Maps (Continued)

■ PROGRAMMABLE TIME

The Programmable Timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the Timer is shown in Figure 24.

Counter (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (Enable). It is cleared during RES and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI's internal bit rate clock. TOF is set whenever the counter contains all 1's.

Output Compare Register (\$08:0C)

The Output Compare Register is a 16-bit Read/Write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E-cycle. When a match is found, OCF is set and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P21 and the Output Compare Register and OLVL can then be changed for the next compare. The function is inhibited for one cycle after a write to its high byte of the Compare Resister (\$0B) to ensure a valid compare.

The Output Compare Register is set to \$FFFF by RES.

Input Capture Register (\$0D: 0E)

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always senses P_{20} even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

• Timer Control and Status Register (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable while bits 0~4 can be written. The three most significant bits provide the timer's status and indicate if:

- · a proper level transition has been dtected,
- a match has been found between the free-running counter and the output compare register, and
- · the free-running counter has overflowed.

Each of the three events can generate an \overline{IRQ}_2 interrupt and is controlled by an individual enable bit in the TCSR.




Figure 24 Block Diagram of Programmable Timer

Timer Control and Status Register (TCSR)

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

Bit 0 OLVL Output level. OLVL is clocked to the output level register by a successful output compare and will appear at P₂₁ if Bit 1 of Port 2's Data Direction Register is set. It is cleared by RES.

Bit 1 IEDG Input Edge. IEDG is cleared by RES and controls which level transition will trigger a counter transfer to the Input Capture Register:

IEDG = 0 Transfer on a negative-edge IEDG = 1 Transfer on a positive-edge.

Bit 2 ETOI Enable Timer Overflow Interrupt. When set, an \overline{IRQ}_2 interrupt is enabled for a timer overflow; when clear, the interrupt is inhibited. It is cleared by \overline{RES} .

Bit 3 EOCI Enable Output Compare Interrupt. When set, an \overline{IRQ}_2 interrupt is enabled for an output compare; when clear, the interrupt is inhibited. It is cleared by \overline{RES} .

Bit 4 EICI Enable Input Capture Interrupt. When set, an \overline{IRQ}_2 interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared by \overline{RES} .

Bit 5 TOF Timer Overflow Flag. TOF is set when the counter contains all 1's. It is cleared by reading the TCSR (with TOF set) followed by the counter's high byte (\$09), or by RES.

Bit 6 OFC

Output Compare Flag. OCF is set when the Output Compare Register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$0C), or by RES.

Bit 7 ICF Input Capture Flag. ICF is set to indicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or by RES.

■ SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with a data format and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data format is standard mark/space (NRZ) and provides one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

Wake-Up Feature

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive 1's or by RES. Software must provide for the required idle string between consecutive messages and prevent it within messages.

Programmable Options

The following features of the SCI are programmable:

format: Standard mark/space (NRZ)

- · clock: external or internal bit rate clock
- Baud (or bit rate): one of 4 per E-clock frequency, or external bit rate (X8) input
- · wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to P₂₂
- Port 2 (bit 3, 4): dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Registers

The Serial Communications Interface includes four addressable registers as depicted in Figure 25. It is controlled by the Rate and Mode Control Register and the Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.




Figure 25 SCI Registers

Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P_{22} . The register consists of four write-only bits which are cleared by \overline{RES} . The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

Rate and Mode Control Register (RMCR)

7	6	5	4	3	2	1	0	
×	×	×	×	CC1	CC0	SS1	SS0	\$0010

Bit 1: Bit 0 SS1: SSO Speed Select. These two bits select the Baud when using the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates

for three selected MCU frequencies.

Nit 3: Bit 2 CC1:CC0 Clock Control Select. These two bits select the serial clock source. If CC1 is set, the DDR value for P₂₂ is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the clock source, and use of P₂₂.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P_{22} at eight times (8×) the desired bit rate, but not greater than E, with a duty cycle of 50% (\pm 10%). If CC1:CC0 = 10, the internal bit rate clock is provided at P_{22} regardless of the values for TE or RE.

(Note) The source of SCI internal bit rate clock is the timer's free running counter. An MPU write to the counter can disturb serial operations.

Transmit/Receive Control and Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RES.

Transmit/Receive Control and Status Register (TRCSR)

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$0011
	ł					l.	i i	

Bit 0 WU

"Wake-up" on Idle Line. When set, WU enables the wake-up function; it is cleared by ten consecutive 1's or by RES. WU will not set if the line is idle.

Bit 1 TE

Transmit Enable. When set, P₂₄ DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P₂₄

and a preamble of nine consecutive 1's is transmitted. TE is cleared by RES.

Bit 2 TIE

Transmit Interrupt Enable. When set, an IRQ
interrupt is enabled when TDRE is set; when
clear, the interrupt is inhibited. TE is cleared by

RES.

Bit 3 RE

Bit 6 ORFE

Receive Enable. When set, P23's DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared by RES.

Bit 4 RIE

Receiver Interrupt Enable. When set, an IRQ₂ interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is

cleared by \overline{RES} .

Bit 5 TDRE

Transmit Data Register Empty. TDRE is set when the Transmit Data Register is transferred to the output serial shift register or by RES. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register.

Additional data will be transmitted only if TDRE

has been cleared.

Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the Receiver Data Register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the value of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun or framing error condition. ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data Register, or by RES.

Bit 7 RDRF Receive Data Register Full. RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the Re-

ceive Data Register, or by RES.

Table 6 SCI Bit Times and Rates

		4f ₀	2.4576 MHz	4.0 MHz
SS1	: SS0	· E	614.4 kHz	1.0 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud
0	1	E ÷ 128	208μs/4,800 Baud	128µs/7812.5 Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud

Table 7 SCI Format and Clock Source Control

CC1, CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
00	_	_	_	**	**
01	NRZ	Internal	Not Used	**	**
10	NRZ	Internal	Output*	**	**
11	NRZ	External	Input	**	**

^{*} Clock output is available regardless of values for bits RE and TE.

^{**} Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

HD68P01S0, HD68P01V05, HD68P01V07-

Internally Generated Clcok

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- · the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1X the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (X8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

Serial Operations

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then to the Transmit/Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit operations

The transmit operation is enabled by TE in the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P_{24} and the serial output by first transmitting to a ten-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- if a byte has been written to the Transmit Data Register (TDRE = 0), it is transferred to the output serial shift register and transmission will begin.

During the transfer itself, the start bit (0) is first transmitted.

Then the 8 data bits (beginning with bit 0) followed by the stop bit (1), are transmitted. When the Transmitter Data Register has been emptied, the TDRE flag bit is set.

If the MCU fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operations

The receive operation is enabled by RE which configures P_{23} . The receive operation is controled by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and ORFE is set. If the tenth bit is a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the MCU responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cieared.

■ INSTRUCTION SET

The HD68P01 is upward source and object code compatible with the HD6800. Execution times of key instructions have been reduced and several new instructions have been added, including hardware multiply. A list of new operations added to the HD6800 instruction set is shown in Table 8.

In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the Program Counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

Table 8 New Instructions

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD	Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit
BRN	Branch Never
LDD	Loads double accumulator from memory
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply; multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator

Programming Model

A programming model for the HD68P01 is shown in Figure 10. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

Program Counter

The program counter is a 16-bit register which always points to the next instruction.

Stack Pointer

The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

Index Register

The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators

The MCU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers

The condition code register indicates the results of an instruction and includes the following five condition bits: Negative (N), Zero (Z), Overflow (V), Carry/Borrow from MSB (C), and Half Carry from bit 3 (H). These bits are testable by the conditional branch instruction. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, b6 and b7 are read as ones.

Addressing Modes

The MCU provides six addressing modes which can be used to reference memory. A summary of addressing modes for all instructions is presented in Table 9, 10, 11, and 12 where execution times are provided in E-cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E-cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in Figure 26.

Immediate Addressing

The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

Direct Addressing

The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

Extended Addressing

The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

Indexed Addressing

The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions.

Table 9 Index Register and Stack Manipulation Instructions

					Γ.			Γ.			_						Boolean/	С	onc	ı. C	ode	Re	g.
Pointer Operations	Mnemonic	ım	nme	a	י ו	irec	τ	ır	ide	K	E×	ten	a)m	plie	a	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	N	Z	٧	С
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M: M + 1	•	•	\$	‡	\$	‡
Decrement Index Reg	DEX	П		Г		Ī								09	3	1	X – 1 → X	•	•	•	\$	•	•
Decrement Stack Pntr	DES													34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	3	1	X + 1 → X	•	•	•	\$	•	•
Increment Stack Pntr	INS													31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	\$	\$	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	ВE	5	3				$M \rightarrow SP_H, (M+1) \rightarrow SP_L$	•	•	\$	\$	R	•
Store Index Reg	STX			\Box	DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	\$	\$	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M$, $SP_L \rightarrow (M+1)$	•	•	‡	\$	R	•
Index Reg → Stack Pntr	TXS			Γ										35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX					Τ							Γ	30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX											Г		3C	4	1	$X_L \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•	•	•	•	•	•
				1		1							١				X _H → M _{SP} , SP - 1 → SP						Į
Pull Data	PULX					Г	1		Γ					38	5	1	SP + 1 → SP, MSP → XH	•	•	•	•	•	•
					Ì	1			1								SP + 1 → SP, M _{SP} → X _L						

The Condition Code Register notes are listed after Table 12.

Implied Addressing

The operand(s) are registers and no memory reference is required. These are single byte instructions.

Relative Addressing

Relative addressing is used only for branch instructions. If

the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of -126 to 129 bytes from the first byte of the instruction. These are two byte instructions.

Table 10 Accumulator and Memory Instructions

Accumulator and	Mnemonic	\vdash	me	_		rec	_		de>	-		ten	_	-	plie	_	Boolean Expression	-	onc		_	e R	<u> </u>
Memory Operations	Willemonic	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	Boolean Expression	Н	1	Z	Z	V	, c
Add Acmitrs	ABA	1	_	_		<u> </u>	_	<u> </u>	<u> </u>	L	<u> </u>	L	L	18	2	1	A+B→A	\$	•	\$	1	- \$	‡
Add B to X	ABX	Ļ		L	<u> </u>	<u> </u>	<u> </u>		L	_	L	_	L	3A	3	1	B+X→X	•	•	•	•	-	-
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3	L	L	_	A+M+C→A	1	•	\$	1	+	-+-
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		L	L	B + M + C → B	1	•	\$	1	_	
Add	ADDA	88	2	2	9В	3	2	AB	4	2	BB	4	3		L		A+M→A	\$	•	\$	\$		_
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3		L		B+M→A	\$	٠	\$	\$	\$	‡
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3			_	D + M:M + 1 → D	•	•	\$	\$	_	1
And	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3		L	<u> </u>	A·M→A	•	•	\$	\$	_	1 •
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3		L		B·M→B	•	•	\$	\$		-
Shift Left, Arithmetic	ASL	L_	<u> </u>					68	6	2	78	6	3	<u> </u>	L			•	•	\$	\$	\$	1
	ASLA		L	<u> </u>		_	L	<u> </u>			<u> </u>		L	48	2	1		•	•	\$	\$	- ‡	1
	ASLB	L			L					L			L	58	2	1		•	•	\$	\$	1	1
Shift Left Dbl	ASLD	L	<u> </u>	L						L				05	3	1		•	•	\$	\$	‡	1
Shift Right, Arithmetic	ASR			L			<u> </u>	67	6	2	77	6	3	ļ	<u> </u>			•	•	\$	\$	1	1
	ASRA			Γ						Γ			Γ	47	2	1		•	•	\$	\$	1	1
	ASRB													57	2	1		•	•	\$	\$	1	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3	Π	Π		A • M	•	•	\$	1	R	1
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3		Π		В•М	•	•	\$	\$	R	1 4
Compare Acmitrs	CBA													11	2	1	A - B	•	•	\$	\$	\$	
Clear	CLR	1	П	Г		Г	Π	6F	6	2	7F	6	3		Т		00 → M	•	•	R	s	R	₹ F
•	CLRA	1	Г	Γ	Ī		T					Ī		4F	2	1	00 → A	•	•	R	s	R	1 1
	CLRB				Г		T			1		T-	T	5F	2	1	00 → B	•	•	R	s	R	₹ F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3		T		A - M	•	•	\$	\$	1	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3		T	T	B - M	•	•	†	-	_	_
1's Complement	сом		Г			\vdash		63	6	2	73	6	3			<u> </u>	M→M	•	•	\$	\$		_
	COMA	T		T			┢		<u> </u>		-		1	43	2	1	Ā→A	•	•	\$	\$	-	1 5
	COMB	†	1	T	 	T	一		一	1	\vdash	1	T	53	2	1	B→B	•	•	\$	†	-	1 5
Decimal Adj, A	DAA	T	T	╁		T	1			T		✝		19	2	1	Adj binary sum to BCD	•	•	\$	\$	_	_
Decrement	DEC	t^-	1	t^{-}	†		<u> </u>	6A	6	2	7A	6	3		1-	T	M - 1 → M	•	•	\$	\$		-
	DECA	1	T			†			1	T		1	\vdash	4A	2	1	A - 1 → A	•	•	\$		_	-
	DECB	 			t		1		†	Τ-			T	5A	2	1	B - 1 → B	•	•	\$	_		_
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	-	1-	Ė	A⊕M→A	•	•	\$	\$		-
	EORB	СВ	2	2	D8	3	2	E8	4	2	F8	4	3	—	t^{-}	 	B⊕M→B	1.	•	\$	+		-
Increment	INC	+	Ť	Ť		Ť	┢	6C	6	2	7C	6	3	†	十一	T	M + 1 → M	•	•	\$	-		-
	INCA	+-	+-	\vdash	 	+	\vdash		+	+=-	+	۲	╀	4C	2	1	A+1→A	•	•	\$			→-
	INCB	†	+-	+	t-	+	\vdash	├	\vdash	┢	+	┢	-	5C	2	1	B+1→B	•	•	\$			
Load Acmitrs	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		╀	ا	M→A	•	•	\$	-	_	-
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	┼	╁	\vdash	M → B	-	•	\$	1	_	
Load Double	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3	 	+	\vdash	M:M + 1 → D	•	•	\$	_	━	-
Logical Shift, Left	LSL	100	╁	۲	100	+	F	68	6	2	78	6	3	┼	╁	╁╌	William	+	•	\$	÷		-
and the state of t	LSLA	+-	+-	H	 	╁	+-	1	۲	+	1.5	۴	۲	48	2	1		-	•	\$	+-	_	-
	LSLB	┼~	+	\vdash	├	+	\vdash	+-	+-	+-	+-	╁	+	58	2	1		-	•	\$	_		_
	LSLD	+-	+-	+	-	⊢	\vdash	├	⊢	-	-	+-	╁	05	3	1		-	•	\$	_	_	_
Shife Diabe I select		+	╁	╁	╁	┼-	├-	64	-	1-	74	-	3	05	13	+ <u>'</u> -		+	-	+-		_	-
Shift Right, Logical	LSR	┼	+	┼	├	-	⊢	64	В	2	74	6	3	1	-	-		+	•	R	÷	-+-	_
	LSRA	┼	-	1	├	-	├-	├—	+-	╀	 	╀-	⊬	44	2	1		•	•	R	÷		_
	LSRB	ـ	1	-	-	H	-	├—	-		├ ─		┼	54	2	1		•	•	R	<u> </u>	$\overline{}$	_
	LSRD	1		\perp	L		L	1	L	1_	İ.	1	1_	04	3	1		•	•	R	\$: 1	1

Table 10 Accumulator and Memory Instructions (Continued)

Accumulator and	Mnemonic	Im	me	d	ום	irec	t	In	dex	<	E×	ten	d	Im	plie	d	Boolean Expression	C	one	d. C	ode	Re	g.
Memory Operations	Willethonic	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	Boolean Expression	Н	L	N	z	V	С
Multiply	MUL	I				1	Γ		Γ	Π		П	Γ	3D	10	1	AXB→D	•	•	•	•	•	\$
2's Complement	NEG					Γ		60	6	2	70	6	3				00 - M → M	•	•	\$	\$	\$	\$
(Negate)	NEGA													40	2	1	00 - A → A	•	•	\$	\$	\$	\$
	NEGB					Г	Π	-	Γ	Г				50	2	1	00 - B → B	•	•	\$	\$	\$	\$
No Operation	NOP						Г							01	2	1	PC + 1 → PC	•	•	•	•	•	•
Inclusive OR	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3				A+M→A	•	•	\$	\$	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M → B	•	•	\$	\$	R	•
Push Data	PSHA													36	3	1	A → Stack	•	•	•	•	•	•
	PSHB													37	3	1	B → Stack	•	•	•	•	•	•
Pull Data	PULA													32	4	1	Stack → A	•	•	•	•	•	•
	PULB													33	4	1	Stack → B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3					•	•	\$	\$	\$	\$
	ROLA			П						Γ			Г	49	2	1		•	•	\$	\$	\$	\$
	ROLB						Г			Г			Г	59	2	1		•	•	\$	\$	\$	\$
Rotate Right	ROR							66	6	2	76	6	3					•	•	\$	\$	\$	\$
	RORA													46	2	1		•	•	\$	\$	\$	\$
	RORB		Г			Π				Γ				56	2	1		•	•	\$	\$	\$	\$
Subtract Acmitr	SBA													10	2	1	A - B → A	•	•	\$	\$	\$	\$
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3				A - M - C → A	•	•	\$	\$	\$	\$
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C → B	•	•	\$	\$	\$	\$
Store Acmitrs	STAA				97	3	2	A7	4	2	В7	4	3				$A \rightarrow M$	•	•	\$	\$	R	•
	STAB				D7	3	2	E7	4	2	F7	4	3				B→M	•	•	\$	\$	R	•
	STD		Г		DD	4	2	ED	5	2	FD	5	3				D → M:M + 1	•	•	\$	\$	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	В0	4	3				$A - M \rightarrow A$	•	•	\$	\$	\$	\$
	SUBB	CO	2	2	DO	3	2	EO	4	2	F0	4	3				B - M → B	•	•	\$	\$	\$	\$
Subtract Double	SUBD	83	4	3	93	5	2	A3	6	2	В3	6	3				D - M:M + 1 → D	•	•	\$	\$	\$	\$
Transfer Acmitr	TAB													16	2	1	A→B	•	•	\$	\$	R	•
	TBA								_				Г	17	2	1	B→A	•	•	\$	\$	R	•
Test, Zero or Minus	TST					Г		6D	6	2	7D	6	3				M - 00	•	•	\$	\$		R
	TSTA						Г			Π				4D	2	1	A - 00	•	•	\$	\$	R	R
	TSTB						Г			Γ				5D	2	1	B - 00	•	•	\$			R

The Condition Code Register notes are listed after Table 12.

Table 11 Jump and Branch Instructions

		Г	irec		Rel	ativ	, <u> </u>	1	dex	,	F	ten	<u> </u>	Im	plie	7		С	one	1. C	ode	Re	g.
Operations	Mnemonic					ativ			iue,	`	^	1011	<u> </u>	_ ''''	Pile	٠	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	ОP	~	#	ÔР	~	#	OP	~	#		Н	I	N	Z	٧	С
Branch Always	BRA				20	3	2										None	•	•	•	•	•	•
Branch Never	BRN		Π		21	3	2		Ī								None	•	•	•	•	•	•
Branch If Carry Clear	BCC		Γ		24	3	2								П		C=0	•	•	•	•	•	•
Branch If Carry Set	BCS				25	3	2								Π		C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ				27	3	2								Π		Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE				2C	3	2						Π				N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT		T		2E	3	2						Г				Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні				22	3	2		Π			Γ					C + Z = 0	•	•	•	•	•	•
Branch If Higher or Same	BHS				24	3	2										C = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE		1		2F	3	2					Π	Г				Z + (N + V) = 1	•	•	•	•	•	•
Branch If Carry Set	BLO		Γ		25	3	2						Γ		Γ		C = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS				23	3	2					Γ				Γ.	C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT		i		2D	3	2										N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ				2B	3	2					П	Г				N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE		Г		26	3	2					Γ	Γ				N = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC				28	3	2										V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS				29	3	2		Π	Г							V = 1	•	•	•	•	•	•
Branch If Plus	BPL				2A	3	2										N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	1	Г		8D	6	2										1	•	•	•	•	•	•
Jump	JMP	1				Г	Г	6E	3	2	7E	3	3				See Special Operations Figure 26	•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2			Г	AD	6	2	BD	6	3)	•	•	•	•	•	•
No Operation	NOP		Ţ	Г		Γ		T						01	2	1		•	•	•	•	•	•
Return From Interrupt	RTI		Т			Γ			Π	Г			Γ	3B	10	1)	\$	\$	1	\$	\$	1
Return From Subroutine	RTS	Π	T			Γ			Π	Π				39	5	1	See Special Operations	•	•	•	•	•	•
Software Interrupt	SWI													3F	12	1	Figure 26	•	s	•	•	•	•
Wait For Interrupt	WAI		Π						Γ					3E	9	1	ין	•	•	•	•	•	•

The Condition Code Register notes are listed after Table 12.

Table 12 Condition Code Register Manipulation Instructions

							Cor	nd. Co	ode R	leg.	
Operations 5 control of the control	. "	mplied			Boolean Operation	5	4	3	2	1	0
	Mnemonic	OP	~	#		Н	ı	N	Z	V	С
Clear Carry	CLC	OC.	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR	\$	\$	1	\$	1	1
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- **Arithmetic Minus**
- Boolean AND
- X Arithmetic Multiply
- + Boolean Inclusive OR
- Boolean Exclusive OR
- M Complement of M
- → Transfer Into
- 0 Bit = Zero 00 Byte = Zero

- CONDITION CODE SYMBOLS H Half-carry from bit 3
 - I Interrupt mask

 - N Negative (sign bit)
 - Z Zero (byte) V Overflow, 2's complement
 - C Carry/Borrow from MSB
 - R Reset Always
 - S Set Always
 - ‡ Affected
 - Not Affected

Table 13 Instruction Execution Times in E-Cycles

		Δ	ddressi	ng Mode	•	
	Immediate	Direct	Extended	Indexed	Implied	Relative
ABA ABX ADC ADD ADDD AND ASL	• • • • • • • • • • • • • • • • • • •	3 3 5 3	• 4 4 6 4 6	• 4 4 6 4 6	2 3 • • • 2	•
ASLD ASR BCC BCS BEQ BGE BGT	•	•	6 • • • •	• • • • •	3 2	•
BHI BHS BIT BLE BLO BLS BLT	•	3	4	4	•	3 • 3 3 3
BMI BNE BPL BRA BRN BSR BVC	•	•	•	•	•	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
BVS CBA CLC CLI CLR CLV CMP	•	•	6	6 4	2 2 2 2 2	•
COM CPX DAA DEC DES DEX EOR INC INS	• 4 • • • • • • • • • • • • • • • • • •	• 5 • • • • • • • • • • • • • • • • • •	6 6 • 6 • 4 6	6 6 • 4 6 •	2 2 2 3 3 •	•

		P	Addressi	ng Mod	е	
	Immediate	Direct	Extended	Indexed	Implied	Relative
INX JMP JSR LDA LDD LDS LDX	• • 2 3 3	• • 5 3 4 4 4	• 3 6 4 5 5 5	• 3 6 4 5 5 5	3	•
LSL LSLD LSR LSRD MUL NEG NOP	•	•	6 • 6 • 6	6 • 6 •	2 3 2 3 10 2 2 • 3 4	•
ORA PSH PSHX PUL PULX ROL ROR	2	3	4 • • 6 6	4 • • 6 6	• 3 4 4 5 2 2	•
RTI RTS SBA SBC SEC SEI SEV	2	3	4	4	10 5 2	•
STA STD STS STX SUB SUBD SWI	• • • 2 4	3 4 4 4 3 5	4 5 5 5 4 6	4 5 5 5 4 6	2 2 2	• • • • •
TAB TAP TBA TPA TST TSX TXS WAI	•	•	6	6	2 2 2 2 2 3 3 9	•

■ SUMMARY OF CYCLE BY CYCLE OPERATION

Table 14 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write (R/\overline{W}) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug to both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruc-

tion. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external Data Bus except in Mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

Table 14 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
	1	4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC					
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
	-	2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		. 2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
		5	Stack Pointer + 1	0	Return Address (High Order Byte)

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
	}	3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	ļ	4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD	ĺ	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
		4	Subroutine Starting Address	1	Op Code of Next Instruction
	1	5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer – 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, the line condition of the sixth cycle does the following: R/W = "High", AB = FFFF, DB = Low Byte of Reset Vector.

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
- * *		2	Op Code Address + 1	i	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX	3	2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
310		4	Index Register Plus Offset	ó	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	Ö	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG	0	2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST *		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	Ö	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD	"	2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
	"	2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
•		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	Ö	Return Address (Low Order Byte)
		6	Stack Pointer – 1	Ô	Return Address (High Order Byte)

^{*} In the TST instruction, the line condition of the sixth cycle does the following: R/W = "High", AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
IMPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Instruction
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Operand Data from Stack
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte) Index Register (High Order Byte)
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI **	9	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
	1	3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer 1	0	Return Address
				_	(High Order Byte)
	1	5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer — 3	ő	Index Register (High Order Byte)
	•	7	Stack Pointer – 3	ő	Contents of Accumulator A
		8		1	1
			Stack Pointer – 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
	1	6	Address Bus FFFF	i	Low Byte of Restart Vector
		7	Address Bus FFFF	;	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
	-	9	Address Bus FFFF	1	Low Byte of Restart Vector
	1	10	Address Bus FFFF	li	,
					Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		. 2	Op Code Address + 1	1	Irrelevant Data
	į	3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
					from Stack
	1	5	Stack Pointer + 2	1	Contents of Accumulator B
					from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A
		ŀ			from Stack
		7	Stack Pointer + 4	1	Index Register from Stack
	1				(High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack
			Jan San San San San San San San San San S	·	(Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from
			Stack Former + 0	•	Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from
	1	10	Stack Former 7	'	Stack (Low Order Byte)
CIAU	10	 			
SWI	12	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	0	Return Address (Low Order Byte)
	1	4	Stack Pointer – 1	0	Return Address
	1				(High Order Byte)
	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer - 3	0	Index Register (High Order Byte)
	1	7	Stack Pointer – 4	0	Contents of Accumulator A
	ŀ	8	Stack Pointer - 5	0	Contents of Accumulator B
	1	9	Stack Pointer – 6	O	Contents of Cond. Code Register
	1	10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	i	Address of Subroutine
		1 ''	Cotor Address (FFA (Hex)	'	(High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine
		12	vector Address FFFB (Hex)	•	
	1	j	1		(Low Order Byte)

^{**} While the MCU is in the "Wait" state, its bus state will appear as a series of the MCU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 14 Cycle by Cycle Operation (Continued)

Address Mode & Instruction	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
RELATIVE					
BCC BHT BNE BLO	3	1	Op Code Address	1	Op Code
BCS BLE BPL BHS		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC					1
BGT BMT BVS					
BSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer — 1	0	Return Address (High Order Byte)

■ SUMMARY OF UNDEFINED INSTRUCTIONS OPERA-

The MCU has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 15 Op Codes Map

					HD68	P01 MI	CROCO	MPUT	ER INS	STRUCT	IONS							1		
OP						ACC	ACC	IND	EXT	Ī	ACCA	or SP			ACC	B or X		1		
COD	E					Α	В	IND	E 7 1	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT]		
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111			
LO		0	1	2	3	4 5 6 7				8	9	Α	В	С	D	E	F			
0000	0		SBA	BRA	TSX						SL	JB				0				
0001	1	NOP	CBA	BRN	INS				CMP											
0010	2			вні	PULA (+1)					l			SE	BC .				2		
0011	3			BLS	PULB (+1)		co	М		*	S	UBD (+2	2)	*	A	DDD (+	2)	3		
0100	4	LSRD (+1)		всс	DES		LS	R		AND										
0101	5	ASLD (+1)		BCS	TXS					ВІТ										
0110	6	TAP	TAB	BNE	PSHA		RC	R					LC	PΑ				6		
0111	7	TPA	TBA	BEQ	PSHB		AS	R			S	TA				STA		7		
1000	8	INX (+1)		BVC	PULX (+2)		AS	L		EOR										
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		RC)L					ΑI	oc				9		
1010	Α	CLV		BPL	ABX		DE	C					OF	RA				Α		
1011	В	SEV	ABA	ВМІ	RTI (+7)								A[D D				В		
1100	С	CLC		BGE	PSHX (+1)		IN	С		*		CPX (+2)	*	<u></u> L	DD (+1)	С		
1101	D	SEC		BLT	MUL (+7)	TST				BSR (+4)		JSR (+2)	* (+1)	8	STD (+1)	D		
1110	E	CLI		BGT	WAI (+6)	** JMP (-3)				*	1	_DS (+1)	*	L	DX (+1)	E		
1111	F	SEI		BLE	SWI (+9)	CLR				* (+1)	STS (+1)			* (+1)		STX (+1)	F		
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	T		

(NOTES) 1. Undefined Op codes are marked with

2. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).


4. The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**".

■ COMPATIBLE WITH THE HD6801S AND THE HD6801V In order to be pin compatible with the HD6801S, ROM of

In order to be pin compatible with the HD6801S, ROM of the HD68P01 must be located at \$F800 - \$FFFF. Memory addresses \$E000 to \$F7FF are not usable. The other addresses are available same as the HD6801S's.

In order to be pin compatible with the HD6801V ROM of the HD68P01 must be located at \$F000 - \$FFFF. Memory addresses \$E000 to \$EFFF are not usable. The other addresses are available same as the HD6801V's.

HD68P01S0, HD68P01V05, HD68P01V07



RTNH = Most significant byte of Return Address RTN_L = Least significant byte of Return Address

= Stack Pointer After Execution

ĸ = 8-bit Unsigned Value

Figure 26 Special Operations

HD68P05V05, HD68P05V07

MCU (Microcomputer Unit)

-PRELIMINARY-


The HD68P05V is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set. Setting EPROM on the package, this MCU has the equivalent function as the HD6805U and HD6805V. HD68P05V05 uses HN462532 as EPROM. HD68P05V07 uses HN462732 as EPROM. The following are some of the hardware and software highlights of the MCU.

■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External, Timer and Software
- 24 I/O Ports + 8 Input Port (8 Lines LED Compatible; 7 Voltage Comparator Inputs)
- On-Chip Clock Circuit
- Master Reset
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply


SOFTWARE FEATURES

- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with HD6805




■ PIN ARRANGEMENT (Top View)





■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)	*	-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in} "	-0.3 ~ +12.0	V
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ∼ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES	V _{IH}		4.0	_	V _{cc}	V
	INT			3.0	_	V _{cc}	V
	All Other			2.0	-	V _{cc}	V
	RES	V _{IL}		-0.3	_	0.8	V
Input "Low" Voltage	INT			-0.3	_	0.8	V
input Low voitage	XTAL (Crystal Mode)			-0.3	_	0.6	٧
	All Other			-0.3	_	0.8	V
Power Dissipation		P _D		-	400	700	mW
Low Voltage Recover		LVR		—	-	4.75	٧
	TIMER	I _{IL}		-20		20	μΑ
Input Leak Current	INT		V _{in} =0.4V~V _{CC}	-50	-	50	μΑ
	XTAL (Crystal Mode)			-1200	_	0	μΑ

• AC CHARACTERISTICS (V_{CC} =5.25V \pm 0.5V, V_{SS} =GND, Ta=0 \sim +70 $^{\circ}$ C, unless otherwise noted.)


	Item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MHz
Cycle Time		t _{cyc}		1.0	-	10	μs
INT Pulse Width		t _{IWL}		t _{cyc} + 250	_	_	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	_		ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	_	ns
Oscillation Start-up T	ime (Crystal Mode)	tosc	C_L =22pF±20%, R_S =60 Ω max.	_	_	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	_	-	ms
Inmut Consolitation	EXTAL)	-	25	35	pF
Input Capacitance	All Other	C _{in}	V _{in} =0V	_	6	10	pF

PORT ELECTRICAL CHARACTERISTICS (V_{CC} = 5.25V ± 0.5V, V_{SS} = GND, Ta = 0 ~ +70°C unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
	Dove A		I _{OH} = -10 μA	3.5	 	_	V
	Port A		$I_{OH} = -100 \mu A$	2.4	_	_	٧
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	_	٧
			I _{OH} = -1 mA	1.5	_	_	٧
	Port C	1	$I_{OH} = -100 \mu$ A	2.4	_	_	
	Port A and C		I _{OL} = 1.6 mA		_	0.4	٧
Output "Low" Voltage	Port B	VoL	I _{OL} = 3.2 mA	_	_	0.4	>
			I _{OL} = 10 mA	_	_	1.0	V
Input "High" Voltage	Port A, B, C,	ViH		2.0	_	Vcc	٧
Input "Low" Voltage	and D*	V _{IL}		-0.3	_	0.8	٧
	Port A	<u> </u>	V _{in} = 0.8V	-500	_	_	μΑ
Input Leak Current		PORT A	l _{IL}	V _{in} = 2V	-300	-	_
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	-	20	μΑ
Input "High" Voltage	Port D** (D ₀ ~ D ₆)	V _{IH}		_	V _{TH} +0.2		٧
Input "Low" Voltage	Port D** (D ₀ ~ D ₆)	V _{IL}		-	V _{TH} -0.2	_	٧
Threshold Voltage	Port D**(D ₇)	V _{TH}		0		0.8×V _{CC}	٧

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

Figure 1 Bus Timing Test Loads

= SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V ±0.5V. V_{SS} is the ground connection.

INT

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCILLATOR

for recommendations about these inputs.

TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.

^{2.} All diodes are 1S2074 (H) or equivalent.

• Input/Output Lines ($A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to IN-PUTS/OUTPUTS for additional information.

• Input Lines ($D_0 \sim D_7$)

These are 8-bit input lines, which has two functions. Firstly, these become TTL compatible inputs, by reading \$003 address. The other function of them is 7 Voltage comparators, by reading \$007 address. Please refer to INPUT PORT for more detail.

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 2 and are explained in the following paragraphs.




Figure 2 Programming Model

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$007F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 00000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$007F. Subroutines and interrupts may be nested down to location \$0061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

• Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

Zero (Z)


Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 3. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$0FF8 and \$0FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the time control



register. The interrupt bit (I bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to the counter. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

The timer data register is 8-bit read/write register with address \$008 on memory-map. This timer data register and the prescaler are initialize with all logical ones at reset time.

The timer interrupt request bit (bit 7 of timer control register) is set to one by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of timer control register is writable by program. Both of those bits can be read by MPU.

The bit 5 and bit 4 of the timer control register is a clock input source. The combinations are shown in Table 1. The bit 3 is not used. The bit 2, bit 1 and bit 0 are used to select a dividing ratio of the prescaler. The options of the dividing ratio are shown in Table 2. An internal clock is selected as a clock input source and the dividing ratio of a prescaler is set at "Bypass Prescaler" at reset time.

Table 1 Clock Input Source Option

	Control r (TCR)	Clock Input Source
b ₅	b ₄	
0	1	φ ₂ (Internal Clock)
1	1	TIMER Input Pin

Table 2 Prescaler Dividing Ratio Option

Timer Control Register (TCR)			Prescaler Dividing Ratio	
b ₂	b ₁	b ₀		
0	0	0	Bypass Prescaler	
0	0	1	Prescaler ÷ 2	
0	1	0	Prescaler ÷ 4	
0	1	1	Prescaler ÷ 8	
1	0	0	Prescaler ÷ 16	
1	0	1	Prescaler ÷ 32	
1	1	0	Prescaler ÷ 64	
1	1	1	Prescaler ÷ 128	

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit (mask option) see Figure 4. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input as shown in Figure 5 will provide sufficient delay.




Figure 4 Power and RES Timing





Figure 5 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) is sufficient to drive the internal oscillator with varying degrees of stability. The different connection methods are shown in Figure 6. Crystal specifications are given in Figure 7







Figure 6 Internal Oscillator



AT - Cut Parallel Resonance Crystal

 $C_0 = 7 pF max.$

f = 4 MHz $R_S = 60 \Omega \text{ max}$.


Figure 7 Crystal Parameters

■ INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack in the order shown in Fig. 8, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order five bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will canse only

the program counter (PCH, PCL) contents to be pushed onto the stack. This interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 3 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.

A flowchart of the interrupt processing sequence is given in Fig. 9.



* For subroutine calls, only PCH and PCL are stacked.

Vector Address

\$0FFE and \$0FFF

\$0FFC and \$0FFD

\$0FFA and \$0FFB

\$0FF8 and \$0FF9

Figure 8 Interrupt Stacking Order

Table 3 Interrupt Priorities

2

3

4





Figure 9 Interrupt Processing Flowchart

INPUT/OUTPUT


There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Fig. 10). When port B is


programmed for outputs, it is capable of sinking 10 millamperes on each pin ($V_{\rm OL}=1V$ max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 11 provides some examples of port connections.



Data Direction Register Bit	Output Data Bit	Output State	Input to MCU
1	0	0	0
1 1	1	1	1
0	×	3-State	Pin


Figure 10 Typical Port I/O Circuitry






Port A Programmed as output(s) driving CMOS and TTL Load directly.

Port B Programmed as output(s) driving Darlington base directly.
(b)



Port B Programmed as output(s) driving LED(s) directly.



Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)

Figure 11 Typical Port Connections

INPUT


Port D is 8-bit input port, which has two functions. One of them is usual digital signal input port and the other is voltage compare type input port. In the former case, the input data can be read by MPU at \$003 address. In the latter case, D₇ (pin 17) is the input pin of V_{TH} (reference level), and the other seven input pins ($D_0 \sim D_6$) are analog level inputs, which are compared with V_{TH} (see Figure 12(a), (b)).


"1" or "0" signals appear at internal data bus, if the input levels are higher or lower respectively when \$007 address is read. This function is effective in such case that unusual logic level inputs are used. A capacitive touch panel interface and a diode isolated keyboard interface are the examples. Figure 12(c) shows the application of Port D to A/D converter, and Figure 12(d) shows 3 levels inputs.


BIT MANIPULATION

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 13 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.







Input Voltage	(\$003)	(\$007)		
0V ~ 0.8V	0	0		
2.0V ~ 3.3V	1	0		
3.7V ~ V _{CC}	1	1		

(d) Application to 3 levels input

Figure 12 Configuration and Application of Port D




Figure 13 Bit Manipulation Example

ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 14. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 15. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 16. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 17. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)

Refer to Figure 18. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

• Indexed (8-bit Offset)

Refer to Figure 19. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 20. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 21. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 22. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 23. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

■ INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 4.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 5.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 6.

• Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 7.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 8.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 9.

Opcode Map

Table 10 is an opcode map for the instructions used on the MCU.




Figure 14 Immediate Addressing Example




Figure 15 Direct Addressing Example




Figure 16 Extended Addressing Example




Figure 17 Relative Addressing Example




Figure 18 Indexed (No Offset) Addressing Example




Figure 19 Indexed (8-Bit Offset) Addressing Example




Figure 20 Indexed (16-Bit Offset) Addressing Example




Figure 21 Bit Set/Clear Addressing Example




Figure 22 Bit Test and Branch Addressing Example




Figure 23 Implied Addressing Example

Table 4 Register/Memory Instructions

										Addressi	ng Mod	des							
Function	Mnemonic	I	mmedia	te		Direct			Extende	d		Indexed No Offs	_		Indexed Bit Off	-	l	Indexe	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-	_	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	_	_	_	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	89	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	во	2	4	CO	3	5	FO	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	88	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	віт	A5	2	2	85	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	-	-	вс	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	-	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 5 Read/Modify/Write Instructions

		ł						Add	ressing (Modes						
Function	Mnemonic	In	plied (A)	Im	nplied (X)		Direct		1	Indexed No Offs		Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	- 6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	тѕт	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 6 Branch Instructions

		Rela	tive Addressing I	Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	ВНІ	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	вмс	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 7 Bit Manipulation Instructions

				Address	ing Modes			
Function	Mnemonic	Е	it Set/Clear		Bit Test and Branch			
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	
Branch IF Bit n is set	BRSET n (n=0 7)		_	_	2•n	3	10	
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2•n	3	10	
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_		_	
Clear bit n	BCLR n (n=0 7)	11+2•n	2	7		_	_	

Table 8 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 9 Instruction Set

						Address	ing Modes			r	C	ond	ition	Cod	e
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	x	x		x	×	×			Λ	•	Λ	Λ	Λ
ADD		×	×	×		×	×	×			Λ	•	Λ	Λ	^
AND		×	×	x		×	×	х			•	•	٨	۸	•
ASL	×		x			×	×				•	•	Λ	Λ	Λ
ASR	x		×			×	×				•	•	Λ	Λ	^
BCC					×						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					×						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH					×						•	•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	Λ	•
BLO					×						•	•	•	•	•
BLS			· · · · · · · · · · · · · · · · · · ·		×						•	•	•	•	•
ВМС	 			 	×		 			ļ	•	•	•	•	•
BMI	†				×						•	•	•	•	
BMS	 				×						•	•	•	•	•
BNE	 		1		×	 	 				•	•	•	•	•
BPL	 		 	 	×		 	<u> </u>			•	•	•	•	•
BRA	 		 		×		 	ļ			•	•	•	•	
BRN	 		 	†	×		 				•	•	•	•	
BRCLR	 			-			 			×	•	•	•	•	7
	 						 				•	•	•	•	+
BRSET BSET			 	<u> </u>			 		×	×	•		•	•	!
BSR		<u> </u>					 				•	•	•	•	•
CLC	×		<u> </u>	 	×		 	 			•	•	•	•	+
CLI	×	<u> </u>	1	<u> </u>						-	•		•	•	0
CLR	×		x		 						•	0	├		
CMP	 ^- -	×	 	-	 	X	×			-	•	 	0	1	+
	 	-	X	×		X	X	×				•	<u> ^</u>	^	1
COM	×		X		ļ	X	×				•	•	<u> </u>	<u> </u>	1
CPX	 	×	X	×		X	×	×			•	•	<u> </u>	1	1
DEC	×		X-	 -		×	×				•	•		_	•
EOR	 	X	×	×	<u> </u>	X	×	×			•	•	<u> ^</u>	<u> </u>	•
INC	×	L	×	ļ		X	×				•	•	_	^	•
JMP	ļ		×	×	ļ	×	×	×			•	•	•	•	•
JSR	ļ		×	×		×	X	X		ļ	•	•	•	•	4
LDA	<u> </u>	×	×	×		×	×	×			•	•	Δ	Λ	•
LDX	<u></u>	×	×	×	1	×	×	x		I	•	•	\	Λ	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

Table 9 Instruction Set

			Α	ddressing	Modes						C	ond	ition	Cod	le
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	С
LSL	×		×			×	x				•	•	Λ	٨	^
LSR	×		×			×	×				•	•	0	٨	^
NEG	×		×			×	×				•	•	Λ	٨	1
NOP	×										•	•	•	•	•
ORA		x	х	×		×	x	×			•	•	Λ	٨	•
ROL	×		×			×	×				•	•	٨	٨	1
ROR	×		×			×	×				•	•	Λ	٨	^
RSP	×										•	•	•	•	•
RTI	×										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		x	×	×			•	•	٨	٨	^
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	٨	٨	•
STX			×	×		×	х	×			•	•	٨	٨	•
SUB		×	x	×		×	×	×			•	•	Λ	٨	1
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	٨	٨	•
TXA	×										•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask

N Negative (Sign Bit)

Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

C ^ • ?

	Bit Manip	ulation	Branch		Read/	Modify/V	Vrite		Con	trol			Regi	ster/Mer	nory		1	
	Test & Branch	Set/ Clear	Rel	DIR	А	×	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	+	HIGH
0	BRSET0	BSET0	BRA			NEG			RTI*	_				SUB			0	-
1	BRCLRO	BCLRO	BRN						RTS*	-				CMP			1	
2	BRSET1	BSET1	ВНІ			_			_	_				SBC			2	_
3	BRCLR1	BCLR1	BLS			COM			SWI*	_				CPX			3	L
4	BRSET2	BSET2	всс			LSR			_	-				AND			4	0
5	BRCLR2	BCLR2	BCS			_			-	-				BIT			5	w
6	BRSET3	BSET3	BNE			ROR				_				LDA			6	•
7	BRCLR3	BCLR3	BEQ			ASR			_	TAX	_			STA(+	1)		7	
8	BRSET4	BSET4	внсс			LSL/A	SL		_	CLC				EOR			8	_
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC				ADC			9	_
Α	BRSET5	BSET5	BPL			DEC			_	CLI				ORA			Α	_
В	BRCLR5	BCLR5	ВМІ						_	SEI				ADD			В	_
С	BRSET6	BSET6	вмс			INC			_	RSP	L			JMP(-	1)		С	-
D	BRCLR6	BCLR6	BMS			TST			_	NOP	BSR*			JSR(-	3)		D	_
Ε	BRSET7	BSET7	BIL											LDX			E	_
F	BRCLR7	BCLR7	він			CLR			_	TXA	-			STX(+	1)		F	
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	Π	•

Table 10 Opcode Map

(NOTE) 1. Undefined opcodes are marked with "-".

The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).
 Mnemonics followed by a "*" require a different number of cycles as follows:

RTI 9 RTS 6 SWI 11 BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.

■ HD68P05V USED FOR HD6805U/V

Fig. 25 provides the memory configuration of MCU. Fig. 25(a) provides the configuration of HD68P05V used for HD6805U. "Not Used" memory map may be used for HD68P05V but not used for HD6805U. If used for HD6805V, HD68P05V will have the configuration shown in Fig. 25(b).


The timer part of HD6805U/V is mask-option. If used for HD6805U/V, HD68P05V sets the bit 0 to 5 of timer control

register in the program just after reset and selects the dividing ratio of the prescaler and the clock input source. Fig. 24 shows an example of the program which selects the external clock as an input source at 128 dividing.


If the program specified by the HD68P05V is masked as HD6805U/V, the command to operate this bit is ignored because HD6805U/V doesn't have the bit 0 to 5 of the timer control register.

LDA #\$77 STA TCR (\$009)

Figure 24 Example to initialize timer control register (TCR)



(a) HD6805U Configuration



(b) HD6805V Configuration

Figure 25 MCU Memory Configuration


8-BIT MICROCOMPUTER HMCS6800 MULTI-CHIP SERIES

HD6800, HD68A00, HD68B00 MPU (Micro Processing Unit)

The HD6800 is a monolithic 8-bit microprocessor forming the central control function for Hitachi's HMCS6800 family. Compatible with TTL, the HD6800 as with all HMCS6800 system parts, requires only one 5V power supply, and no external TTL devices for bus interface. The HD68A00 and HD68B00 are high speed versions.


The HD6800 is capable of addressing 65k bytes of memory with its 16-bit address lines. The 8-bit data bus is bi-directional as well as 3-state, making direct memory addressing and multiprocessing applications realizable.


- **FEATURES**
- Versatile 72 Instruction Variable Length (1~3 Byte)
- Seven Addressing Modes Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt
- Separate Non-Maskable Interrupt Internal Registers Saved in Stack
- Six Internal Registers Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Accessing (DMA) and Multiple Processor Capability
- Clock Rates as High as 2.0 MHz (HD6800 ··· 1 MHz, HD68A00 ··· 1.5 MHz, HD68B00 ··· 2.0 MHz)
- Halt and Single Instruction Execution Capability
- Compatible with MC6800, MC68A00 and MC68B00



PIN ARRANGEMENT

■ BLOCK DIAGRAM





HD6800, HD68A00, HD68B00-

■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	Topr	- 20 ∼ + 75	°c
Storage Temperature	T _{stg}	- 55 ∼ +150	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ RECOMMENDED OPERATING CONDITION

item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	٧
Innut Voltage	V1L*	-0.3	_	0.8	٧
Input Voltage	V _{IH} *	2.0	_	V _{cc}	V
Operating Temperature	T _{opr}	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5V ± 5%, V_{SS} = 0V, Ta = -20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	Logic**	V _{IH}		2.0	_	Vcc	٧
Input "Low" Voltage	Logic**	VIL		- 0.3	_	0.8	٧
Clock Input "High" Voltage	ϕ_1 , ϕ_2	VIHC		V _{CC} ~ 0.6	_	V _{CC} + 0.3	٧
Clock Input "Low" Voltage	ϕ_1,ϕ_2	VILC		-0.3	_	0.4	٧
	D ₀ ~D ₇		I _{OH} = -205μA	2.4	_	_	٧
Output "High" Voltage	$A_0 \sim A_{15}$, R/\overline{W} VMA	V _{OH}	I _{OH} = -145μA	2.4		_	٧
	BA		I _{OH} = -100μA	2.4	_	-	٧
Output"Low" Voltage		VoL	I _{OL} = 1.6mA	_	_	0.4	V
	Logic***	lin	V _{in} = 0~5.25V,	-2.5		2.5	μΑ
Input Leakage Current	ϕ_1 , ϕ_2	'In	All other pins are connected to GND	-100	_	100	μΑ
Three-State (Off-state)	D ₀ ~D ₇	ITSI	$V_{in} = 0.4 \sim 2.4 V$	-10	_	10	μΑ
Input Current	A ₀ ~A ₁₅ , R/W	'ISI	V _{in} = 0.4 2.4 V	-100	-	100	μΑ
Power Dissipation		PD		_	0.5	1.0	W
	Logic***				6.5	10	ρF
Input Capacitance	D ₀ ~D ₇	C _{in}	$V_{in} = 0V$, $Ta = 25^{\circ}C$,	_	10	12.5	рF
riput Capacitance	ϕ_1	- Cin	f = 1 MHz	-	25	35	pF
	ϕ_2	1		_	45	70	рF
Output Capacitance	A ₀ ~A ₁₅ , R/W VMA, BA	Cout	V _{in} = 0V, Ta = 25°C, f = 1 MHz	_	_	12	ρF

⁽NOTE) Permanent LSI damage may occur if maximum rating are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

^{*} Ta = 25°C, V_{CC} = 5V ** All inputs except ϕ_1 and ϕ_2 *** All inputs except ϕ_1 , ϕ_2 and $D_0 \sim D_7$

• AC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. TIMING CHARACTERISTICS OF CLOCK PULSE ϕ_1 and ϕ_2

		Symbol	Test	H	ID6800)	Н	D68A	00	F	D68B	00	Unit
Item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Onit
Frequency of Operat	tion	f		0.1	-	1.0	0.1	_	1.5	0.1		2.0	MHz
Cycle Time		t _{cyc}	Fig. 10	1.000	_	10	0.666	_	10	0.500	-	10	μs
Clock Pulse Width	ϕ_1,ϕ_2	PW _{CH1} , PW _{CH2}	Fig. 10	400	-	4,500	230	_	4,500	180		4,500	ns
Rise and Fall Times	ϕ_1,ϕ_2	t _r , t _f	Fig. 10	_	_	100	_	-	100	_	_	100	ns
Delay Time (Clock In	nternal)	t _d	Fig. 10	0	-	4,500	0	_	4,500	0	_	4,500	ns
Clock "High" Level	Time	t _{UT}	Fig. 10	900	_	_	600	_	_	440	_	_	ns

2. READ/WRITE CHARACTERISTICS

ltem		Cumbal	Test	Н	D6800		F	ID68A	00	ł	1D68B	00	Unit
item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Oilit
Address Delay	C=90pF	t _{AD1}	Fig. 11, Fig. 12	_	_	270		-	180	1	_	150	ns
Time	C=30pF	t _{AD2}	Fig. 11, Fig. 12	_	-	250		-	165	-	-	135	ns
Data Setup Time (Re	ad)	t _{DSR}	Fig. 11	100		_	60	-	-	40	_	_	ns
Peripheral Read Acce t _{acc} = t _{UT} - (t _{AD} + t		t _{acc}	Fig. 11	_	-	530	_	-	360	_	_	250	ns
Input Data Hold Tim	ie	t _H	Fig. 11	10	-	-	10	_	-	10	_	_	ns
Output Data Hold Ti	me	t _H	Fig. 12	20	_	-	20	-	_	20	_	_	ns
Address Hold Time (Address, R/W, VMA	١)	t _{AH}	Fig. 11, Fig. 12	10	_	-	10	_	-	10	_	_	ns
Enable "High" Time Input	for DBE	t _{EH}	Fig. 12	450	-	_	280	-	_	220	-	_	ns
Data Delay Time (Wr	rite)	t _{DDW}	Fig. 12	_	-	225	_	_	200	_	_	160	ns
Data Bus Enable Dov (During ϕ_1 Up Time)		tobe	Fig. 12	150	-	-	120	_	_	75	_	_	ns
Data Bus Enable Dela	ay Time	t _{DBED}	Fig. 12	300	-	_	250		_	180	_	_	ns
Data Bus Enable Rise and Fall Times		t _{DBEr} t _{DBEf}	Fig. 12	_	-	25	_	_	25	-	-	25	ns
Processor Control Se	tup Time	t _{PCS}		200	-	_	140	_	_	110	-	_	ns
Processor Control Rise and Fall Times		t _{PCr} t _{PCf}		_	-	100	_	-	100	-	_	100	ns
Bus Available Delay	Time (BA)	t _{BA}		_	-	250	_	-	165		_	135	ns
Three-State Delay Ti	me	t _{TSD}		_	_	270	_	_	270	-	_	220	ns




Figure 1 Bus Timing Test Load




Figure 2 Timing of HALT and BA




Figure 3 Timing of HALT and BA




Figure 4 RES and MPU Restart Sequence




Figure 5 IRQ and NMI Interrupt Timing





Figure 6 WAI Instruction and BA Timing



MPU REGISTERS

The MPU provides several registers in Fig. 8, which is available for use by the programmer.

Each register is described below.

Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

Stack Pointer (SP)

The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators (ACCA, ACCB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).




Figure 8 Programming Model of the Microprocessing
Unit

Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit 3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are "1". The detail block diagram of the microprossing unit is shown in Fig. 9.




Figure 9 Internal Block Diagram of MPU

■ MPU SIGNAL DESCRIPTION

Proper operations of the MPU requires that certain control and timing signals (Fig. 9) be provided to accomplish specific functions. The functions of pins are explained in this section.

Clock (φ₂, φ₂)

Two pins are used to provide the clock signals. A two-phase non-overlapping clock is provided as shown in Fig. 10.




Figure 10 Clock Timing Waveform

Address Bus (A₀∼A₁₅)

Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 90pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications. Putting TSC in its high state forces the Address bus to go into the three-state mode.

Data Bus (D₀∼D₇)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF. Data Bus is placed in the three-state mode when DBE is "Low."




Figure 11 Read from Memory or Peripherals




Figure 12 Write to Memory or Peripherals

Data Bus Enable (DBE)

This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the "High" state; will make the bus driver off when in the "Low" state. This input is TTL compatible; however in normal operation, it would be driven by ϕ_2 clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held "Low."

If additional data setup or hold time is required on an MPU write, the DBE down time can be decreased as shown in Fig. 13 (DBE $\neq \phi_2$). The minimum down time for DBE is $t_{\overline{DBE}}$ as shown and must occur within ϕ_1 up time. As for the characteristical values in Fig. 12, refer to the table of electrical characteristics.

Bus Available (BA)

The BA signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the \overline{HALT} line is in the "Low" state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF. If TSC is in the "High" state, Bus Available will be "Low".

Read/Write (R/W̄)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or

Write ("Low") state. The normal standby state of this signal is Read ("High"). Three-State Control going "High" will turn R/\overline{W} to the off (high impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 90pF.

• Reset (RES)

The RES input is used to reset and start the MPU from a power down condition resulting from a power failure or initial start-up of the processor. This input can also be used to reinitialize the machine at any time after start-up.

If a "High" level is detected in this input, this will signal the MPU to begin the reset sequence. During the reset sequence, the contents of the last two locations (FFFE, FFFF) in memory will be loaded into the Program Counter to point to the beginning of the reset routine. During the reset routine, the interrupt mask bit is set and must be cleared under program control before the MPU can be interrupted by IRQ. While RES is "Low" (assuming a minimum of 8 clock cycles have occured) the MPU output signals will be in the following states; VMA = "Low", BA = "Low", Data Bus = high impedance, R/\overline{W} = "High" (read state), and the Address Bus will contain the reset address FFFE. Fig. 13 illustrates a power up sequence using the Reset control line. After the power supply reaches 4.75V, a minimum of eight clock cycles are required for the processor to stabilize in preparation for restarting. During these eight cycles, VMA will be in an indeterminate state so any devices that are enabled by VMA which could accept a false write during this time (such as a battery-backed RAM) must be disabled until VMA is forced "Low" after eight cycles. RES can go "High" asynchronously with the system clock any time after the eighth cycle.




Figure 13 RES Timing

The Reset control line may also be used to reinitialize the MPU system at any time during its operation. This is accomplished by pulsing RES "Low" for the duration of a minimum of three complete ϕ_2 cycles. The RES pulse can be completely asynchronous with the MPU system clock and will be recognized during ϕ_2 if setup time tpcs is met.

Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. If the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack.

Next the MPU will respond to the interrupt request by setting the interrupt mask bit "1" so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory. Interrupt timing is shown in Fig. 14.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low". The \overline{IRQ} has a high impedance pullup device internal to the chip; however a $3k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Non-Maskable Interrupt (NMI) and Wait for Interrupt (WAI)

The MPU is capable of handling two types of interrupts: maskable (\overline{IRQ}) as described earlier, and non-maskable (\overline{NMI}). \overline{IRQ} is maskable by the interrupt mask in the Condition Code Register while \overline{NMI} is not maskable. The handling of these interrupts by the MPU is the same except that each has its own vector address. The behavior of the MPU when interrupted is shown in Fig. 14 which details the MPU response to an interrupt while the MPU is executing the control program. The interrupt shown could be either \overline{IRQ} or \overline{NMI} and can be asynchronous with respect to ϕ_2 . The interrupt is shown going "Low" at time tpcs in cycle #1 which precedes the first cycle of an instruction (OP code fetch). This instruction is not executed but instead the Program Counter (PC), Index Register (IX), Accumulators (ACCX), and the Condition Code Register (CCR) are pushed onto the stack.

The Interrupt Mask bit is set to prevent further interrupts. The address of the interrupt service routine is then fetched from FFFC, FFFD for an NM interrupt and from FFF8, FFF9 for an IRQ interrupt. Upon completion of the interrupt service routine, the execution of RTI will pull the PC, IX, ACCX, and CCR off of the stack; the Interrupt Mask bit is restored to its condition prior to interrupts. Fig. 15 is a similar interrupt sequence, except in this case, a WAIT instruction has been executed in preparation for the interrupt. This technique speeds up the MPU's response to the interrupt because the stacking of





Figure 14 Interrupt Timing



(NOTE) Midrange waveform indicates high impedance state.

Figure 15 WAI Instruction Timing

the PC, IX, ACCX, and the CCR is already done.

While the MPU is waiting for the interrupt, Bus Available will go "High" indicating the following states of the control lines: VMA is "Low", and the Address Bus, R/\overline{W} and Data Bus are all in the high impedance state. After the interrupt occurs, it is serviced as previously described.

Table 1 Memory Map for Interrupt Vectors

Ve	ctor	
MS	LS	Description
FFFE	FFFF	Restart
FFFC	FFFD	Non-maskable Interrupt
FFFA	FFFB	Software Interrupt
FFF8	FFF9	Interrupt Request

Refer to Figure 18 for program flow for Interrupts.

Three State Control (TSC)

When the Three State Control (TSC) line is "High" level, the Address Bus and the R/\overline{W} line are placed in a high impedance State. VMA and BA are forced "Low" when TSC = "High" to prevent false reads or writes on any device enabled by VMA. It is necessary to delay program execution while TSC is held "High". This is done by insuring that no transitions of ϕ_1 (or ϕ_2) occur during this period. (Logic levels of the clocks are irrelevant so long as they do not change.)

Since the MPU is a dynamic device, the ϕ_1 clock can be stopped for a maximum time PW_{CH1} without destroying data within the MPU. TSC then can be used in a short Direct Memory Access (DMA) application.

Fig. 16 shows the effect of TSC on the MPU. The Address Bus and R/\overline{W} line will reach the high impedance state at t_{TSD} (three-state delay), with VMA being forced "Low". In this example, the Data Bus is also in the high impedance state while ϕ_2 is being held "Low" since DBE= ϕ_2 . At this point in time, a DMA transfer could occur on cycles #3 and #4. When TSC is returned "Low," the MPU address and R/\overline{W} lines return to the bus. Because it is too late in cycle #5 to access memory, this cycle is dead and used for synchronization. Program execution resumes in cycle #6.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active "High" signal.

Hait (HALT)

When this input is in the "Low" state, all activity in the machine will be halted. This input is level sensitive.

The HALT line provides an input to the MPU to allow control or program execution by an outside source. If HALT is "High", the MPU will execute the instructions; if it is "Low", the MPU will go to a halted or idle mode. A response signal, Bus Available (BA) provides an indication of the current MPU status. When BA is "Low", the MPU is in the process of executing the control program; if BA is "High", the MPU has halted and all internal activity has stopped.

When BA is "High", the Address Bus, Data Bus, and R/\overline{W} line will be in a high impedance state, effectively removing the MPU from the system bus. VMA is forced "Low" so that the floating system bus will not activate any device on the bus that is enabled by VMA.

While the MPU is halted, all program activity is stopped, and if either an \overline{NMI} or \overline{IRQ} interrupt occurs, it will be latched into the MPU and acted on as soon as the MPU is taken out of the halted mode. If a \overline{RES} command occurs while the MPU is halted, the following states occur: VMA = "Low", BA = "Low", Data Bus = high impedance, R/\overline{W} = "High" (read state), and the Address Bus will contain address FFFE as long as \overline{RES} is "Low". As soon as the \overline{HALT} line goes "High", the MPU will go to locations FFFE and FFFF for the address of the reset routine.

Fig. 18 shows the timing relationships involved when halting the MPU. The instruction illustrated is a one byte, 2 cycle instruction such as CLRA. When \overline{HALT} goes "Low", the MPU will halt after completing execution of the current instruction. The transition of \overline{HALT} must occur t_{PCS} before the trailing edge of ϕ_1 of the last cycle of an instruction (point A of Fig. 18). \overline{HALT} must not go "Low" any time later than the minimum t_{PCS} specified.




Figure 16 TSC Control Timing





Figure 17 MPU Interrupt Flow Chart



(NOTE) 1. Oblique lines indicate indeterminate range of data.
 2. Midrange waveform indicates high impedance state.

Figure 18 HALT and Single Instruction Execution for System Dubug

Table 2 Operation States of MPU and Signal Outputs (Except the Execution of Instruction)

Signals	Halt state	Reset state	Halt and Reset state	WAI state	TSC state
ВА	"H"	"L"	"L"	"H"	"L"
VMA	"L"	"L"	"L"	"L"	"L"
R/W	"T"	"H"	"H"	"T"	"Т"
A ₀ ~ A ₁₅	"T"	(FFFE) ₁₆	(FFFE) ₁₆	"T"	"Т"
$D_0 \sim D_7$	"T"	"T"	"T"	"T"	_

"T" indicates high impedance state.

The fetch of the OP code by the MPU is the first cycle of the instruction. If \overline{HALT} had not been "Low" at Point A but went "Low" during ϕ_2 of the cycle, the MPU would have halted after completion of the following instruction. BA will go "High" by time t_{BA} (bus available delay time) after the last instruction cycle. At this point in time, VMA is "Low" and R/\overline{W} , Address Bus, and the Data Bus are in the high impedance state.

To debug programs it is advantageous to step through programs instruction by instruction. To do this, HALT must be brought "High" for one MPU cycle and then returned "Low" as shown at point B of Fig. 18. Again, the transitions of HALT must occur tpcs before the trailing edge of ϕ_1 . BA will go "Low" at $t_{\rm BA}$ after the leading edge of the next ϕ_1 , indicating that the Address Bus, Data Bus, VMA and R/W lines are back on the bus. A single byte, 2 cycle instruction such as LSR is used for this example also. During the first cycle, the instruction Y is fetched from address M+1. BA returns "High" at $t_{\rm BA}$ on the last cycle of the instruction indicating the MPU is off the bus, if instruction Y had been three cycles, the width of the BA "Low" time would have been increased by one cycle.

Table 2 shows the relation between the state of MPU and signal outputs.

■ MPU INSTRUCTION SET

This Section will provide a brief introduction and discuss their use in developing HD6800 MPU control programs. The HD6800 MPU has a set of 72 different executable source instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

Each of the 72 executable instructions of the source language assembles into 1 to 3 bytes of machine code. The number of bytes depends on the particular instruction and on the addressing mode. (The addressing modes which are available for use with the various executive instructions are discussed later.)

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 72 instructions in all valid modes of addressing, are shown in Table 3. There are 197 valid machine codes, 59 of the 256 possible codes being unassigned.

When an instruction translates into two or three bytes of code, the second byte, or second and third bytes contain(s) an operand, an address, or information from which an address is obtained during execution.

Microprocessor instructions are often devided into three general classifications; (1) memory reference, so called because they operate on specific memory locations; (2) operating instructions that function without needing a memory reference; (3) I/O instructions for transferring data between the microprocessor and peripheral devices.

In many instances, the HD6800 MPU performs the same operation on both its internal accumulators and the external

memory locations. In addition, the HD6800 MPU allow the MPU to treat peripheral devices exactly like other memory locations, hence, no I/O instructions as such are required. Because of these features, other classifications are more suitable for introducing the HD6800's instruction set: (1) Accumulator and memory operations; (2) Program control operations; (3) Condition Code Register operations.

For Accumulator and Memory Operations, refer to Table 4.

Table 3 Hexadecimal Values of Machine Codes

LSB MSB	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	•	NOP (IMP)	•	•	•	•	TAP (IMP)	TPA (IMP)	INX (IMP)	DEX (IMP)	CLV (IMP)	SEV (IMP)	CLC (IMP)	SEC (IMP)	CLI (IMP)	SEI (IMP)
1	SBA (A, B)	CBA (A, B)				•	TAB (IMP)	TBA (IMP)	*	DAA (IMP)	•	ABA (IMP)			•	•
2	BRA (REL)	•	BHI (REL)	BLS (REL)	BCC (REL)	BCS (REL)	BNE (REL)	BEO (REL)	BVC (REL)	BVS (REL)	BPL (REL)	BMI (REL)	BGE (REL)	BLT (REL)	BGT (REL)	BLE (REL)
3	TSX (IMP)	INS (IMP)	PUL (A)	PUL (B)	DES (IMP)	TXS (IMP)	PSH (A)	PSH (B)	•	RTS (IMP)	•	RTI (IMP)		•	WAI (IMP)	SWI (IMP)
4	NEG (A)	•	•	COM (A)	LSR (A)	*	ROR (A)	ASR (A)	ASL (A)	ROL (A)	DEC (A)	•	INC (A)	TST (A)	•	CLR (A)
5	NEG (B)	•	•	COM (B)	LSR (B)	•	ROR (B)	ASR (B)	ASL (B)	ROL (B)	DEC (B)	•	INC (B)	TST (B)	•	CLR (B)
6	NEG (IND)	•	•	COM (IND)	LSR (IND)	•	ROR (IND)	ASR (IND)	ASL (IND)	ROL (IND)	DEC (IND)		INC (IND)	TST (IND)	JMP (IND)	CLR (IND)
7	NEG (EXT)	•	•	COM (EXT)	LSR (EXT)		ROR (EXT)	ASR (EXT)	ASL (EXT)	ROL (EXT)	DEC (EXT)	•	INC (EXT)	TST (EXT)	JMP (EXT)	CLR (EXT)
8	SUB (IMM)(A)	CMP (IMM) ^(A)	SBC (IMM) ^(A)	•	AND (IMM)	BIT (IMM)	LDA (IMM)	•	EOR (IMM)	ADC (A)	ORA (IMM)	ADD (A)	CPX (IMM)	BSR (REL)	LDS (IMM)	•
9	SUB (A)	CMP (A)	SBC (DIR)	•	AND (DIR)	BIT (A)	LDA (DIR)	STA (DIR)	EOR (DIR)	ADC (A)	ORA (DIR)	ADD (A)	CPX (DIR)	•	LDS (DIR)	STS (DIR)
Α	SUB (A)	CMP (A)	SBC (A)	•	AND (IND)	BIT (A)	LDA (IND)	STA (IND)	EOR (IND)	ADC (IND)	ORA (IND)	ADD (A)	CPX (IND)	JSR (IND)	LDS (IND)	STS (IND)
В	SUB (A)	CMP (A)	SBC (EXT)	٠	AND (EXT)	BIT (EXT)	LDA (EXT)	STA (EXT)	EOR (EXT)	ADC (A)	ORA (EXT)	ADD (A)	CPX (EXT)	JSR (EXT)	LDS (EXT)	STS (EXT)
С	SUB (B)	CMP (B)	SBC (B)	•	AND (B)	BIT (B)	LDA (IMM)	•	EOR (B)	ADC (B)	ORA (B)	ADD (B)	*	•	LDX (IMM)	
D	SUB (B)	CMP (DIR)	SBC (B)	•	AND (B)	BIT (B)	LDA (DIR)	STA (B)	EOR (B)	ADC (B)	ORA (DIR)	ADD (B)	•	•	LDX (DIR)(B)	STX (DIR)
E	SUB (B)	CMP (IND) (B)	SBC (B)		AND (B)	BIT (B)	LDA (IND)	STA (IND) (B)	EOR (IND)	ADC (B)	ORA (IND)	ADD (B)		•	LDX (IND)	STX (IND)
F	SUB (EXT)(B)	CMP (EXT) ^(B)	SBC (EXT)(B)	•	AND (EXT)(B)	BIT (EXT) ^(B)	LDA (EXT)	STA (B)	EOR (B)	ADC (B)	ORA (B)	ADD (B)	•	•		STX (EXT)

DIR = Direct Addressing Mode EXT = Extended Addressing Mode IMM = Immediate Addressing Mode

IND = Index Addressing Mode IMP = Implied Addressing Mode REL = Relative Addressing Mode

A = Accumulator A B = Accumulator B

Table 4 Accumulator and Memory Operations

		<u> </u>					Add	dress	ing	Mod	les						B	LC	onc	1. C	ode	R	eg.
Operation	Mnemonic	IM	ME	D	DII	REC	т	IN	DE)	K	EX	TN	D_	IMP	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	
	i	OF	~	#	OF	~	#	OF	~	#	OF	~	#	OP	~	#		Н	1	N	z	V	7
Add	ADDA	88	2	2	9B	3	2	AB	5	2	88	4	3				A+M→A	1	•	#	‡	\$	şŢ
	ADDB	CB	2	2	DB	3	2	EB	5	2	FB	4	3				B+M→B	‡	•	1	‡	‡	
Add Acmitrs	ABA	ĺ		l		l	J I		l					1B	2	1	A + B → A	1	•		‡	\$;
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	B9	4	3			i	A + M + C → A	1	•	1	1	‡	:
	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3				B + M + C → B	‡	•	1	1	‡	١
And	ANDA	84	2	2	94	3	2	A4	5	2	В4	4	3				A • M → A			1	1	R	
	ANDB	C4	2	2	D4	3	2	E4	5	2	F4	4	3				B · M → B			ŧ	1	IR	ŧ١
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	B5	4	3	1			A·M		•	1	#	R	ŧ١
	BITB	C5	2	2	D5	3	2	E5	5	2	F5	4	3	ŀi			B · M			i		R	
Clear	CLR	-	١-	-	"	_	-	6F	7	2	7F	6	3				00 → M			Ř	š	A	
0.00.	CLRA		1					٠.	1	-	١"		٠	4F	2	1	00 → A			R	s	R	
	CLRB		1			i			1	i				5F	2	i	00 → B	•		R	s	R	
Compare	CMPA	81	2	2	91	3	2	A1	5	2	В1	4	3	"	-	'	A – M	•		1	\$	1	
Compare		Ci	2	2	Di	3	2	E1	5	2	F1			1									
.	CMPB		4	1	יטן	٠,	-	E1	9	~	"	4	3		_		B - M	•		1	#	1	
Compare Acmitrs	CBA	l	l		1	Į			١	_	۱		_	11	2	1	A - B	•	•	1	\$	1	
Complement, 1's	COM			l				63	7	2	73	6	3		_		Ď → Ň	•	•	1	‡	R	
	COMA	1			l				1	1		1		43	2	1	<u>⊼</u> → A	•	•	#	\$	R	
	COMB				1					1	1			53	2	1	B→B	•	•	1	1	R	
Complement, 2's	NEG	ĺ	l	l				60	7	2	70	6	3				00 M → M	•	•	1	1	C	
(Negate)	NEGA		Ĺ	İ	l	1					í			40	2	1	00 – A → A	•	•	1	1	O	
	NEGB		1	1	Ì		l i	1						50	2	1	00 B → B	•		1	1		
Decimal Adjust, A	DAA			1	1	l			1					19	2	1	Converts Binary Add of BCD	•	•	1	1	Ĭ	
			1		1	l									-		Characters into BCD Format	-	(ľ	ľ	1	-[
Decrement	DEC	1	1	1	ļ	1	1	6A	7	2	7A	6	3]			M 1 → M			\$	\$	4	اه
	DECA			ł		ł			1	ļ —	* * * *	1	_	4A	2	1	A – 1 → A			1	1	ĕ	اهٔ
	DECB			1	1									5A	2	1	B - 1 → B	•		1	ľ		
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	88	4	3	37	*	'	A ⊕ M → A			1			
EXCIDATE ON		C8			D8			E8			F8												
	EORB	LOB.	2	2	DB	3	2		5	2		4	3			-	B⊕M→B	•	•	‡	1		
Increment	INC		1	l		i		6C	7	2	7C	6	3		_		M + 1 → M	•	•	1	‡		
	INCA		1	l		l			l	l	1			4C	2	1	A + 1 → A	•	•	\$	‡		
	INCB	1	1	1	1	1			1	1	1	۱ '		5C	2	1	B + 1 → B	•	•	#	1		
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	86	4	3				M→A	•	•	1	1	F	₹
	LDAB	C6	2	2	D6	3	2	E6	5	2	F6	4	3				M → B	•		1	\$	P	₹
Or, Inclusive	ORAA	8A	2	2	9A	3	2	AA	5	2	BA	4	3				A+M→A			1	1	lΑ	₹
	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3				B+M→B			1	#	A	₹
Push Data	PSHA			1	i	l			-	-		. 1		36	4	1	A → Msp, SP - 1 → SP						
	PSHB		1	l					l	Į.				37	4	1	B → Msp, SP — 1 → SP	•					- 1
Puli Data	PULA			l		1				l				32	4	1	SP + 1 → SP, Msp → A						- 1
on sets	PULB	[1	ļ	ļ		. !			1	ļ			33	4	i							
Rotate Left				1		l			١.,	۱.			١,	33	-	'	SP + 1 → SP, Msp → B						
HOISTE LETT	ROL			l	l	l		69	7	2	79	6	3		_		[M] [•	•	1	1		
	ROLA			l		l			l			1		49	2	1	A	•	•	1	1	6	91
	ROLB		i	l				i	1	l				59	2	1	B) C b7 ← b0	•	•	‡	‡	6	
Rotate Right	ROR		l	l				66	7	2	76	6	3				M)	•	•	‡	#		
	RORA		1			1				1	i			46	2	1	A	•	•	‡	\$	6	
	RORB]	ĺ	1			i		İ			56	2	1	В) С ь7 → ь0		•	1	1	6	0
Shift Left, Arithmetic	ASL		1			1		68	7	2	78	6	3				M)	•	•	1	1	6	٥l
	ASLA	1	1	1	1	1		l	ì	1	1		ı	48	2	1	A D+ 0000000+0		•	1	1		
	ASLB	l	l		1	ŀ		l	1	l	ł		ı	58	2	1	B) C b7 b0			1	١į		
Shift Right, Arithmetic	ASR	l	l		1	1		67	7	2	77	6	3		-	1	M)			1	۱į		
	ASRA				i	1		1	ľ	Ι-		Ĭ.	Ī	47	2	1	A} Garinno+o			1	1		
	ASRB			١.					1		l		ı	57	2	1	B) b7 b0 C			1:	:		
Shift Right, Logic	LSR	l	1					64	7	2	74	6	3	37	4	١.	M)			İŘ		6	
Service right, Logic						l		0**	ı '	-	′ *	٥	3	امما	_				:		\$		
	LSRA	i			l	l				1	1	1		44	2	1		1 -	1 -	R	‡	6	
	LSRB	1	1			١.	-	١	١_	١_		ا ـ ا	-	54	2	1	10,	•	•	R	1	6	
Store Acmitr	STAA	1			97	4	2	A7	6	2	87	5	3				A → M	•	•	1	‡	F	
	STAB	_			D7	4	2	E7	6	2	F7	5	3				B → M	•	•	1	1		
Subtract	SUBA	80	2	2	90	3	2	A0	5	2	80	4	3	1 1			A M -→ A	•	•	1	1	1	ı
	SUBB	co	2	2	DO	3	2	EQ	5	2	FO	4	3			١.	B – M → B		•	1	1	1	
Subtract Acmitrs	SBA				1	1					l			10	2	1	A – B → A	•	•	1	1	1	
Subtr with Carry	SBCA	82	2	2	92	3	2	A2	5	2	82	4	3		-		A-M-C→A			1	li	1	
	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3				B - M - C → B		•	1	:		
Transfer Acmitrs	TAB	~~	: آ ا	-	٦	١	-		ľ	1-		7	٦	16	2	1	A→B			1	:		
······································		1			1	l		İ	1	l	1		ı						:				
	TBA TST				1				١_	١.			١.	17	2	1.	B → A	•	1 -	‡	‡		
			4	i	ı	ı	1	6D	7	2	7D	6	3	1	1 1		M - 00	•	•	\$	1		
Test Zero or Minus			1	ı																			
Test Zero or Minus	TSTA TSTB				ł									4D 5D	2	1:	A 00	•	•	‡	1		

- LEGEND:
 OP Operation Code (Hexadecimal)
 Number of MPU Cycles
 Number of Program Bytes
 Arithmetic Plus
 Arithmetic Minus
 Boolean AND

- Msp Contents of memory location pointed to be Stack Pointer
- **⊕** Boolean Exclusive OR Complement of M Transfer Into
- 0 Bit = Zero 00 Byte = Zero
- Boolean Inclusive OR
- CONDITION CODE SYMBOLS:
 H Half-carry from bit 3 R
 I Interrupt mask S
 N Negative (sign bit) ‡
 Z Zero (byte) •
 V Overflow, 2's complement
 C Carry from bit 7
- LS:
 R Reset Always
 S Set Always
 Test and set if true, cleared otherwise
 Not Affected
- (Note) Accumulator addressing mode instructions are included in the column for IMPLIED addressing.

CONDITION CODE REGISTER NOTES:

- (Bit set if test is true and cleared otherwise)
- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result ≠ 00000000?
- (Bit C) Test: Decimal value of most significant BCD Character greater than nine?
- (Not cleared if previously set.)
- (Bit V) Test: Operand = 10000000 prior to execution? (Bit V) Test: Operand = 01111111 prior to execution?
- (Bit V) Test: Set equal to result of N⊕C after shift has occurred.

PROGRAM CONTROL OPERATIONS

Program Control operation can be subdivided into two categories: (1) Index Register/Stack Pointer instructions: (2) Jump and Branch operations.

• Index Register/Stack Pointer Operations

The instructions for direct operation on the MPU's Index Register and Stack Pointer are summarized in Table 5. Decrement (DEX, DES), increment (INX, INS), load (LDX, LDS), and store (STX, STS) instructions are provided for both. The Compare instruction, CPX, can be used to compare the Index Register to a 16-bit value and update the Condition Code Register accordingly.

The TSX instruction causes the Index Register to be loaded with the address of the last data byte put onto the "stack". The TXS instruction loads the Stack Pointer with a value equal to one less than the current contents of the Index Register. This causes the next byte to be pulled from the "stack" to come from the location indicated by the Index Register. The utility of these two instructions can be clarified by describing the "stack" concept relative to the HMCS 6800 system.

The "stack" can be thought of as a sequential list of data stored in the MPU's read/write memory. The Stack Pointer contains a 16-bit memory address that is used to access the list from one end on a last-in-first-out (LIFO) basis in contrast to the random access mode used by the MPU's other addressing modes.

The HD6800 MPU instruction set and interrupt structure allow extensive use of the stack concept for efficient handling of data movement, subroutines and interrupts. The instructions can be used to establish one or more "stacks" anywhere in read/write memory. Stack length is limited only by the amount of memory that is made available.

Operation of the Stack Pointer with the Push and Pull instructions is illustrated in Figs. 19 and 20. The Push instruction (PSHA) causes the contents of the indicated accumulator (A in

this example) to be stored in memory at the location indicated by the Stack Pointer. The Stack Pointer is automatically decremented by one following the storage operation and is "pointing" to the next empty stack location.

The Pull instruction (PULA or PULB) causes the last byte stacked to be loaded into the appropriate accumulator. The Stack Pointer is automatically incremented by one just prior to the data transfer so that it will point to the last byte stacked rather than the next empty location. Note that the PULL instruction does not "remove" the data from memory; in the example, 1A is still in location (m+1) following execution of PULA. A subsequent PUSH instruction would overwrite than location with the new "pushed" data.

Execution of the Branch to Subroutine (BSR) and Jump to Subroutine (JSR) instructions cause a return address to be save on the stack as shown in Figs. 21 through 23. The stack is decremented after each byte of the return address is pushed onto the stack. For both of the these instructions, the return address is the memory location following the bytes of code that correspond to the BSR and JSR instruction. The code required for BSR or JSR may be either two or three bytes, depending on whether the JSR is in the indexed (two bytes) or the extended (three bytes) addressing mode. Before it is stacked, the Program Counter is automatically incremented the correct number of times to be pointing at the location of the next instruction. The Return from Subroutine instruction, RTS, causes the return address to be retrieved and loaded into the Program Counter as shown in Fig. 24.

There are several operations that cause the status of the MPU to be saved on the stack. The Software Interrupt (SWI) and Wait for Interrupt (WAI) instructions as well as the maskable (IRQ) and non-maskable (NMI) hardware interrupts all cause the MPU's internal registers (except for the Stack Pointer itself) to be stacked as shown in Fig. 25. MPU status is restored by the Return from interrupt, RTI, as shown in Fig. 26.

							Ad	dress	ing	Мо	des							С	one	d. C	ode	Re	g.
Operation	Mnemonic	IM	IME	D	DI	REC	ст	IN	DE.	X	E>	(TN	D	IME	PLI	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	Antimetic operation	Н	1	N	z	V	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	6	2	вс	5	3				$(X_H) = (M), (X_L) = (M+1)$	•	•	1	1	2	•
Decrement Index Reg	DEX					ĺ								09	4	1	X – 1 → X	•	•	•	t	•	•
Decrement Stack Pntr	DES			1								1		34	4	1	SP 1 → SP	•		•		•	
Increment Index Reg	INX													08	4	1	X + 1 → X	•	•		t	•	
Increment Stack Pntr	INS			1				ĺ	1		ľ	1		31	4	1	SP + 1 → SP	•	•		•	•	
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3				$M \rightarrow X_{H_{\bullet}}(M+1) \rightarrow X_{I}$	•	•	3	ı t	R	
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3			ŀ	$M \rightarrow SP_H$, $(M+1) \rightarrow SP_1$		•	3	1	R	•
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3				$X_H \rightarrow M, X_1 \rightarrow (M+1)$		•	3	t	R	
Store Stack Pntr	STS				9F	5	2	AF	7	2	BF	6	3				$SP_H \rightarrow M, SP_1 \rightarrow (M+1)$			3	t	R	
Index Reg → Stack Pntr	TXS									ĺ				35	4	1	X — 1 → SP		•	•		•	
Stack Pntr → Index Reg	TSX													30	4	1	SP + 1 → X	•	•	•		•	

Table 5 Index Register and Stack Pointer Instructions

① (Bit N) Test: Sign bit of most significant (MS) byte of result = 1?

② (Bit V) Test: 2's complement overflow from subtraction of ms bytes?

^{3 (}Bit N) Test: Result less than zero? (Bit 15 = 1)




Figure 19 Stack Operation (Push Instruction)




Figure 20 Stack Operation (Pull Instruction)




Figure 21 Program Flow for BSR




Figure 22 Program Flow for JSR (Extended)




Figure 23 Program Flow for JSR (Indexed)




Figure 24 Program Flow for RTS




Figure 25 Program Flow for Interrupts




Figure 26 Program Flow for RTI

Jump and Branch Operation

The Jump and Branch instructions are summarized in Table 6. These instructions are used to control the transfer of operation from one point to another in the control program.

The No Operation instruction, NOP, while included here, is a jump operation in a very limited sense. Its only effect is to increment the Program Counter by one. It is useful during program development as a "stand-in" for some other instruction that is to be determined during debug. It is also used for equalizing the execution time through alternate paths in a control program.

Execution of the Jump Instruction, JMP, and Branch Always, BRA, affects program flow as shown in Fig. 27. When the MPU encounters the Jump (Index) instruction, it adds the offset to the value in the Index Register and uses the result as the address of the next instruction to be executed. In the extended addressing mode, the address of the next instruction to be executed is fetched from the two locations immediately following the JMP instruction. The Branch Always (BRA) instruction is similar to the JMP (extended) instruction except that the relative addressing mode applies and the branch is limited to the range within -125 or +127 bytes of the branch instruction itself. The opcode for the BRA instruction requires one less byte than JMP (extended) but takes one more cycle to execute.

The effect on program flow for the Jump to Subroutine (JSR) and Branch to Subroutine (BSR) is shown in Figs. 21 through 23. Note that the Program Counter is properly in-

cremented to be pointing at the correct return address before it is stacked. Operation of the Branch to Subroutine and Jump to Subroutine (extended) instruction is similar except for the range. The BSR instruction requires less opcode than JSR (2 bytes versus 3 bytes) and also executes one cycle faster than JSR. The Return from Subroutine, RTS, is used at the end of a subroutine to return to the main program as indicated in Fig. 24.

The effect of executing the Software Interrupt, SWI, and the Wait for Interrupt, WAI, and their relationship to the hardware interrupts is shown in Fig. 25. SWI causes the MPU contents to be stacked and then fetches the starting address of the interrupt routine from the memory locations that respond to the addresses FFFA and FFFB. Note that as in the case of the subroutine instructions, the Program Counter is incremented to point at the correct return address before being stacked. The Return from Interrupt instruction, RTI, (Fig. 26) is used at the end of an interrupt routine to restore control to the main program. The SWI instruction is useful for inserting break points in the control program, that is, it can be used to stop operation and put the MPU registers in memory where they can be examined. The WAI instruction is used to decrease the time required to service a hardware interrupt; it stacks the MPU contents and then waits for the interrupt to occur, effectively removing the stacking time from a hardware interrupt sequence.

						Addı	ressi	ng Mo	odes							Con	d. C	ode	Reg.	
Operation	Mnemonic	REL	ATI	VΕ	IN	DE	×	E>	ΚTN	D	IM	PLIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	ОР	~	#		Н	1	N	z	٧	С
Branch Always	BRA	20	4	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2		i			1					C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	4	2		İ	1			ŀ				C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	4	2						l				Z = 1	•	•	•	•	•	•
Branch If ≧ Zero	BGE	2C	4	2			1		1	i				N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	4	2		1			1		ł			$Z + (N \oplus V) = 0$	•	•	•	•	•	•
Branch If Higher	BHI	22	4	2		ļ		1				ŀ	1 1	C + Z = 0	•	•	•	•	•	•
Branch If ≦ Zero	BLE	2F	4	2										Z + (N + V) = 1	•	•	•	•	•	
Branch If Lower Or Same	BLS	23	4	2					1		ļ			C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	4	2					1		İ			N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	4	2			ļ							N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	4	2					1		l			Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	4	2		l	ĺ		1					V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	4	2		i			1		i		1 1	V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	4	2		1		1	1	1	1		ΙI	N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	8	2						1			ΙI		•	•	•	•	•	•
Jump	JMP				6E	4	2	7E	3	3		ŀ			•	•	•	•	•	•
Jump To Subroutine	JSR		1		AD	8	2	BD	9	3		ĺ			•	•	•	•	•	•
No Operation	NOP									ĺ	01	2	1	Advances Prog Cntr Only	•	•	•	•	•	•
Return From Interrupt	RTI								[l	3B	10	1		I —		- (Ď –	-	┼
Return From Subroutine	RTS										39	5	1		•	•	•	•	•	
Software Interrupt	SWI										3F	12	1		•	S	•	•	•	•
Wait for Interrupt	WAI										3E	9	1		•	2	•	•	•	•

Table 6 JUMP/BRANCH Instruction

- ① (All) Load Condition Code Register from Stack. (See Special Operations)
- ② (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable interrupt is required to exit the wait state.




Figure 27 Program Flow for JUMP/BRANCH Instructions

Figure 28 Conditional Branch Instructions

The conditional branch instructions, Fig. 28, consists of seven pairs of complementary instructions. They are used to test the results of the preceding operation and either continue with the next instruction in sequence (test fails) or cause a branch to another point in the program (test succeeds).

Four of the pairs are used for simple tests of status bits N,

- Z, V, and C:
- Branch on Minus (BMI) and Branch On Plus (BPL) tests the sign bit, N, to determine if the previous result was negative or positive, respectively.
- 2. Branch On Equal (BEQ) and Branch On Not Equal (BNE) are used to test the zero status bit, Z, to determine whether or not the result of the previous operation was equal to "0". These two instructions are useful following a Compare (CMP) instruction to test for equality between an accumulator and the operand. They are also used following the Bit Test (BIT) to determine whether or not the same bit positions are set in an accumulator and the operand.

HD6800, HD68A00, HD68B00

- Branch On Overflow Clear (BVC) and Branch On Overflow Set (BVS) tests the state of the V bit to determine if the previous operation caused an arithmetic overflow.
- 4. Branch On Carry Clear (BCC) and Branch On Carry Set (BCS) tests the state of the C bit to determine if the previous operation caused a carry to occur. BCC and BCS are useful for testing relative magnitude when the values being tested are regarded as unsigned binary numbers, that is, the values are in the range "00" (lowest) of "FF" (highest). BCC following a comparison (CMP) will cause a branch if the (unsigned) value in the accumulator is higher than or the same as the value of the operand. Conversely, BCS will cause a branch if the accumulator value is lower than the operand.

The Fifth complementary pair, Branch On Higher (BHI) and Branch On Lower or Same (BLS) are in a sense complements to BCC and BCS. BHI tests for both C and Z = "0", if used following a CMP, it will cause a branch if the value in the accumulator is higher than the operand. Conversely, BLS will cause a branch if the unsigned binary value in the accumulator is lower than or the same as the operand.

The remaining two pairs are useful in testing results of operations in which the values are regarded as signed two's complement numbers. This differs from the unsigned binary case in the following sense: In unsigned, the orientation is higher or lower; in signed two's complement, the comparison is between larger or smaller where the range of values is between -128 and +127.

Branch On Less Than Zero (BLT) and Branch On Greater Than Or Equal Zero (BGE) test the status bits for $N \oplus V = "1"$ and $N \oplus V = "0"$, respectively. BLT will always cause a branch following an operation in which two negative numbers were added. In addition, it will cause a branch following a CMP in which the value in the accumulator was negative and the operand was positive. BLT will never cause a branch following a CMP in which the accumulator value was positive and the operand negative. BGE, the complement to BLT, will cause a branch following operations in which two positive values were added or in which the result was "0".

The last pair, Branch On Less Than Or Equal Zero (BLE) and Branch On Greater Than Zero (BGT) test the status bits for $Z \oplus (N + V) = "1"$ and $Z \oplus (N + V) = "0"$, respectively, The action of BLE is identical to that for BLT except that a branch will also occur if the result of the previous result was "0". Conversely, BGT is similar to BGE except that no branch will occur following a "0" result.

CONDITION CODE REGISTER OPERATIONS

The Condition Code Register (CCR) is a 6-bit register within the MPU that is useful in controlling program flow during system operation. The bits are defined in Fig. 29.

The instructions shown in Table 7 are available to the user for direct manipulation of the CCR. In addition, the MPU automatically sets or clears the appropriate status bits as many of the other instructions on the condition code register was indicated as they were introduced.

Systems which require an interrupt window to be opened under program control should use a CLI-NOP-SEI sequence rather than CLI-SEI.

b5	b4	ь3	b2	b1	b0
Н	ı	N	Z	٧	С

- H = Half-carry; set whenever a carry from b3 to b4 of the result is generated by ADD, ABA, ADC; cleared if no b3 to b4 carry; not affected by other instructions.
- I = Interrupt Mask; set by hardware of software interrupt or SEI instruction; cleared by CLI instruction. (Normally not used in arithmetic operations.) Restored to a "0" as a result of an RTI instruction if IM stored on the stacked is "0"
- N = Negative; set if high order bit (b7) of result is set; cleared otherwise.
- Z = Zero; set if result = "0"; cleared otherwise.
- V = Overflow; set if there was arithmetic overflow as a result of the operation; cleared otherwise.
- C = Carry; set if there was a carry from the most significant bit (b7) of the result; cleared otherwise.

Figure 29 Condition Code Register Bit Definition

ADDRESSING MODES

The MPU operates on 8-bit binary numbers presented to it via the Data Bus. A given number (byte) may represent either data or an instruction to be executed, depending on where it is encountered in the control program. The HD6800 MPU has 72 unique instructions, however, it recognizes and takes action on 197 of the 256 possibilities that can occur using an 8-bit word length. This larger number of instructions results from the fact that many of the executive instructions have more than one addressing mode.

Table 7 C	ondition	Code	Register	Instructions
-----------	----------	------	----------	--------------

		Add Mo	dressi de	ng			Co	nd. C	ode f	Reg.	
Operations	Mnemonic		LIEC)	Boolean Operation	5	4	3	2	1	0
		OP	~	#	· ·	Н	ı	N	Z	٧	С
Clear Carry	CLC	ос	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	
Clear Overflow	CLV	OA.	2	1	0 → V	•	•	•	•	R	
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	1
Set Interrupt Mask	SEI	OF	2	1	1 →	•	s	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	s	
AcmItr A → CCR	TAP	06	2	1	A → CCR	.		· (D	·	
CCR → Acmitr A	TPA	07	2	1	CCR → A				•		

R = Reset

S = Set

⁼ Not affected

① (ALL) Set according to the contents of Accumulator A.

These addressing modes refer to the manner in which the program causes the MPU to obtain its instructions and data. The programmer must have a method for addressing the MPU's internal registers and all of the external memory locations.

Selection of the desired addressing mode is made by the user as the source statements are written. Translation into appropriate opcode then depends on the method used. If manual translation is used, the addressing mode is inherent in the opcode. For example, the Immediate, Direct, Indexed, and Extended modes may all be used with the ADD instruction. The proper mode is determined by selecting (hexidecimal notation) 8B, 9B, AB, or BB, respectively.

The source statement format includes adequate information for the selection if an assembler program is used to generate the opcode. For instance, the Immediate mode is selected by the Assembler whenever it encounters the "#" symbol in the operand field. Similarly, an "X" in the operand field causes the Indexed mode to be selected. Only the Relative mode applies to the branch instructions, therefore, the mnemonic instruction itself is enough for the Assembler to determine addressing mode.

For the instructions that use both Direct and Extended modes, the Assembler selects the Direct mode if the operand value is in the range $0\sim255$ and Extended otherwise. There are a number of instructions for which the Extended mode is valid but the Direct is not. For these instructions, the Assembler automatically selects the Extended mode even if the operand is in the $0\sim255$ range. The addressing modes are summarized in Fig. 30.




Figure 30 Addressing Mode Summary

Inherent (Includes "Accumulator Addressing" Mode)

The successive fields in a statement are normally separated by one or more spaces. An exception to this rule occurs for instructions that use dual addressing in the operand field and for instructions that must distinguish between the two accumulators. In these cases, A and B are "operands" but the space between them and the operator may be omitted. This is commonly done, resulting in apparent four character mnemonics for those instructions.

The addition instruction, ADD, provides an example of dual addressing in the operand fields;

Operator	Operand	Comment	
ADDA	MEM12	ADD CONTENTS OF MEM12 TO ACC	Α
or ADDB	MEM12	ADD CONTENTS OF MEM12 TO ACC	В

The example used earlier for the test instruction, TST, also applies to the accumulators and uses the "accumulator addressing mode" to designate which of the two accumulators is being tested:

0	perator	Comment	
	TSTB	TEST CONTENTS OF ACCB	
or	TSTA	TEST CONTENTS OF ACCA	

A number of the instructions either alone or together with an accumulator operand contain all of the address information that is required, that is, "inherent" in the instruction, itself. For instance, the instruction ABA causes the MPU to add the contents of accumulators A and B together and place the result in accumulator A. The instruction INCB, another example of "accumulator addressing", causes the contents of accumulator B to be increased by one. Similarly, INX, increment the Index Register, causes the contents of the Index Register to be increased by one.

Program flow for instructions of this type is illustrated in Figures 31 and 32. In these figures, the general case is shown on the left and a specific example is shown on the right. Numerical examples are in decimal notation. Instructions of this type require only one byte of opcode. Cycle-by-cycle operation of the inherent mode is shown in Table 8.




Figure 31 Inherent Addressing




Figure 32 Accumulator Addressing

Immediate Addressing Mode

In the Immediate addressing mode, the operand is the value that is to be operated on. For instance, the instruction

Operator	Operand	Comment
LDAA	#25	LOAD 25 INTO ACCA

causes the MPU to "immediately load accumulator A with the value 25"; no further address reference is required. The Immediate mode is selected by preceding the operand value with the "#" symbol. Program flow for this addressing mode is illustrated in Fig. 33.

The operand format allows either properly defined symbols or numerical values. Except for the instructions CPX, LDX, and LDS, the operand may be any value in the range $0 \sim 255$. Since Compare Index Register (CPX), Load Index Register (LDX), Load Stack Pointer (LDS), require 16-bit values, the immediate mode for these three instructions requie two-byte operands.

Table 9 shows the cycle-by-cycle operation for the immediate addressing mode.




Figure 33 Immediate Addressing Mode

Table 8 Inherent Mode Cycle by Cycle Operation

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	1	Op Code Address Op Code Address + 1	1	Op Code Op Code of Next Instruction
DES DEX INS INX	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Previous Register Contents New Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)
PSH	4	1 2 3 4	1 1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer — 1	1 1 0	Op Code Op Code of Next Instruction Accumulator Data Accumulator Data
PUL	4	1 2 3 4	1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (NOTE 1) Operand Data from Stack
TSX	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Stack Pointer New Index Register	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)
TXS	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register New Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Irrelevant Data
RTS	5	1 2 3 4 5	1 1 0 1	Op Code Address Op Code Address + 1 Stack Pointer + 1 Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data (NOTE 2) Irrelevant Data (NOTE 1) Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI	9	1 2 3 4 5 6 7 8	1 1 1 1 1 1 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer — 1 Stack Pointer — 2 Stack Pointer — 3 Stack Pointer — 4 Stack Pointer — 5 Stack Pointer — 6 (NOTE 3)	1 1 0 0 0 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte) Index Register (Low Order Byte) Index Register (High Order Byte) Contents of Accumulator A Contents of Accumulator B Contents of Cond. Code Register
ATI	10	1 2 3 4 5 6 7 8 9	1 1 0 1 1 1 1 1	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2 Stack Pointer + 3 Stack Pointer + 4 Stack Pointer + 5 Stack Pointer + 6 Stack Pointer + 7	1 1 1 1 1 1 1 1 1 1 1 1 1	Op Code Irrelevant Data (NOTE 2) Irrelevant Data (NOTE 1) Contents of Cond, Code Register from Stack Contents of Accumulator B from Stack Contents of Accumulator A from Stack Index Register from Stack (High Order Byte) Index Register from Stack (Low Order Byte) Next Instruction Address from Stack (High Order Byte) Next Instruction Address from Stack (Low Order Byte)
SWI	12	1 2 3 4 5 6 7 8 9 10 11	1 1 1 1 1 1 1 1 1 0	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer — 1 Stack Pointer — 2 Stack Pointer — 3 Stack Pointer — 4 Stack Pointer — 5 Stack Pointer — 6 Stack Pointer — 7 Vector Address FFFA (Hex)	1 1 0 0 0 0 0 0 0	Op Code Irrelevant Data (NOTE 1) Return Address (Low Order Byte) Return Address (High Order Byte) Index Register (Low Order Byte) Index Register (High Order Byte) Contents of Accumulator A Contents of Accumulator B Contents of Cond. Code Register Irrelevant Data (NOTE 1) Address of Subroutine (High Order Byte) Address of Subroutine (Low Order Byte)

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

NOTE 2. Data is ignored by the MPU.

NOTE 3. While the MPU is waiting for the interrupt, Bus Available will go "High" indicating the following states of the control lines: VMA is "Low"; Address Bus,R/W, and Data Bus are all in the high impedance state:

Table 9 Immediate Mode Cycle by Cycle Operation

	dress Mode Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ADC ADD AND BIT CMP	EOR LDA ORA SBC SUB	2	1 2	1	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
CPX LDS LDX		3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte)

Direct and Extended Addressing Modes

In the Direct and Extended modes of addressing, the operand field of the source statement is the address of the value that is to be operated on. The Direct and Extended modes differ only in the range of memory locations to which they can direct the MPU. Direct addressing generates a single 8-bit operand and, hence, can address only memory locations $0 \sim 255$; a two byte operand is generated for Extended addressing, enabling the MPU to reach the remaining memory locations, $256 \sim 65535$. An example of Direct addressing and its effect on program flow is illustrated in Fig. 34.

Table 10 shows the cycle-by-cycle operations of this mode. The MPU, after encountering the opcode for the instrution LDAA (Direct) at memory location 5004 (Program Counter = 5004), looks in the next location, 5005, for the address of the operand. It then sets the program counter equal to the value found there (100 in the example) and fetches the operand, in

this case a value to be loaded into accumulator A, from that location. For instructions requiring a two-byte operand such as LDX (Load the Index Register), the operand bytes would be retrieved from locations 100 and 101.

Extended addressing, Fig. 35, is similar except that a two-byte address is obtained from locations 5007 and 5008 after the LDAB (Extended) opcode shows up in location 5006. Extended addressing can be thought of as the "standard" addressing mode, that is, it is a method of reaching anyplace in memory. Direct addressing, since only one address byte is required, provides a faster method of processing data and generates fewer bytes of control code. In most applications, the direct addressing range, memory locations 0 \sim 255, are reserved for RAM. They are used for data buffering and temporary storage of system variables, the area in which faster addressing is of most value, Cycle-by-cycle operation is shown in Table 11 for Extended Addressing.

Table 10 Direct Mode Cycle by Cycle Operation

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA		2	1	Op Code Address + 1	1	Address of Operand
AND ORA BIT SBC CMP SUB	3	3	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS	1 .	2	1	Op Code Address + 1	1	Address of Operand
LDX	4	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1 1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Destination Address
	4	3	0	Destination Address	1	Irrelevant Data (NOTE 1)
	-	4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX	1	2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (NOTE 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
	1	5	1 1	Address of Operand + 1	0	Register Data (Low Order Byte)

NOTE 1. If device which is address during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Table 11 Extended Mode Cycle by Cycle

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
STS STX	6	1 2 3 4 5 6	1 1 1 0 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand Address of Operand	1 1 1 1 0	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Irrelevant Data (NOTE 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)
JSR	9	1 2 3 4 5 6 7 8	1 1 1 1 1 0 0	Op Code Address Op Code Address + 1 Op Code Address + 2 Subroutine Starting Address Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Op Code Address + 2 Op Code Address + 2	1 1 1 1 0 0	Op Code Address of Subroutine (High Order Byte) Address of Subroutine (Low Order Byte) Op Code of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Address of Subroutine (Low Order Byte)
JMP	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Jump Address (High Order Byte) Jump Address (Low Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1 2 3 4	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand	1 1 1	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data
CPX LDS LDX	5	1 2 3 4 5	1 1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand + 1	1 1 1 1	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data (High Order Byte) Operand Data (Low Order Byte)
STA A STA B	5	1 2 3 4 5	1 1 1 0	Op Code Address Op Code Address + 1 Op Code Address + 2 Operand Destination Address Operand Destination Address	1 1 1 1 0	Op Code Destination Address (High Order Byte) Destination Address (Low Order Byte) Irrelevant Data (NOTE 1) Data from Accumulator
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	6	1 2 3 4 5 6	1 1 1 1 0 1/0 (NOTE 2)	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand Address of Operand	1 1 1 1 1 0	Op Code Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Current Operand Data Irrelevant Data (NOTE 1) New Operand Data (NOTE 2)

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus. NOTE 2. For TST, VMA = 0 and Operand data does not change.




Figure 34 Direct Addressing Mode

Figure 35 Extended Addressing Mode

Relative Address Mode

In both the Direct and Extended modes, the address obtained by the MPU is an absolute numerical address. The Relative addressing mode, implemented for the MPU's branch instructions, specifies a memory location relative to the Program Counter's current location. Branch instructions generate two bytes of machine code, one for the instruction opcode and one for the "relative" address (see Fig. 36). Since it is desirable to be able to branch in either direction, the 8-bit address byte is interpreted as a signed 7-bit value; the 8th bit of the operand is treated as a sign bit, "0" = plus and "1" = minus. The remaining seven bits represent the numerical value. This result in a relative addressing range of ±127 with respect to the location of the branch instruction itself. However, the branch range is computed with respect to the next instruction that would be executed if the branch conditions are not satisfied. Since two byte are generated, the next instruction is located at PC+2. If, D is defined as the address of the branch destination, the range is then;

or $(PC+2) \sim 128 \le D \le (PC+2) + 127$ PC $\sim 126 \le D \le PC + 129$ that is, the destination of the branch instruction must be within -126 to +129 memory locations of the branch instruction itself. For transferring control beyond this range, the unconditional jump (JMP), jump to subroutine (JSR), and return from subroutine (RTS) are used.

In Fig. 36, when the MPU encounters the opcode for BEQ (Branch if result of last instruction was zero), it tests the Zero bit in the Condition Code Register. If that bit is "0", indicating a non-zero result, the MPU continues execution with the next instruction (in location 5010 in Fig. 36). If the previous result was zero, the branch condition is satisfied and the MPU adds the offset, 15 in this case, to PC+2 and branches to location 5025 for the next instruction.

The branch instructions allow the programmer to efficiently direct the MPU to one point or another in the control program depending on the outcome of test results. Since the control program is normally in read-only memory and cannot be changed, the relative address used in execution of branch instructions is a constant numerical value. Cycle-by-cycle operation is shown in Table 12 for relative addressing.




Figure 36 Relative Addressing Mode

	dress M Instruct		Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
всс	BHI	BNE		1	1	Op Code Address	1	Op Code
BCS	BLE	BPL		2	1	Op Code Address + 1	1	Branch Offset
BEQ	BLS	BRA	4	3	0	Op Code Address + 2	1	Irrelevant Data (NOTE 1)
BGE	BLT	BVC		4	0	Branch Address	1	Irrelevant Data (NOTE 1)
BGT	ВМІ	BVS						
BSR				1	1	Op Code Address	1	Op Code
				2	1	Op Code Address + 1	1	Branch Offset
				3	0	Return Address of Main Program	1 1	Irrelevant Data (NOTE 1)
			8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
			•	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
				6	0	Stack Pointer - 2	1 1	Irrelevant Data (NOTE 1)
				7	0	Return Address of Main Program	1 1	Irrelevant Data (NOTE 1)
				8	0	Subroutine Address	1 1	Irrelevant Data (NOTE 1)

Table 12 Relative Mode Cycle-by-Cycle Operation

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Indexed Addressing Mode

With Indexed addressing the numerical address is variable and depend on the current contents of the Index Register. A source statement such as

Operator Operand Comment
STAA X PUT A IN INDEXED LOCATION

causes the MPU to store the contents of accumulator A in the memory location specified by the contents of the Index Register (recall that the label X is reserved to designate the Index Register). Since there are instructions for manipulating X during program execution (LDX, INX, DEX, etc.), the Indexed addressing mode provides a dynamic "on the fly" way to modify program activity.

The operand field can also contain a numerical value that will be automatically added to X during execution. This format is illustrated in Fig. 37.

When the MPU encounters the LDAB (Indexed) opcode in location 5006, it looks in the next memory location for the value to be added to X (5 in the example) and calculates the required address by adding 5 to the present Index Register value of 400. In the operand format, the offset may be represented by a label or a numerical value in the range $0 \sim 255$ as in the example. In the earlier example, STAA X, the operand is equivalent to 0, X, that is, the "0" may be omitted when the desired address is equal to X. Table 13 shows the cycle-by-cycle operation for the Indexed Mode of Addressing.




Figure 37 Indexed Addressing Mode

Table 13 Indexed Mode Cycle by Cycle

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
JMP	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry)	1 1 1	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	5	1 2 3 4 5	1 1 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset	1 1 1 1	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data
CPX LDS LDX	6	1 2 3 4 5 6	1 1 0 0 1 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)
STA	6	1 2 3 4 5	1 1 0 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	7	1 2 3 4 5 6 7	1 1 0 0 1 0 1/0 (NOTE 2)	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1 1 0	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Current Operand Data Irrelevant Data (NOTE 1) New Operand Data (NOTE 2)
STS STX	7	1 2 3 4 5 6 7	1 1 0 0 0 1 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset Index Register Plus Offset	1 1 1 1 1 0	Op Code Offset Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Operand Data (High Order Byte) Operand Data (Low Oder Byte)
JSR	8	1 2 3 4 5 6 7	1 0 1 1 0 0	Op Code Address Op Code Address + 1 Index Register Stack Pointer Stack Pointer — 1 Stack Pointer — 2 Index Register Index Register Plus Offset (w/o Carry)	1 1 0 0 1 1	Op Code Offset Irrelevant Data (NOTE 1) Return Address (Low Order Byte Return Address (High Order Byte Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1) Irrelevant Data (NOTE 1)

NOTE 1. If Device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

NOTE 2. For TST, VMA = 0 and Operand data does not change.




Figure 38 Example of Excution Timing in Each Addressing Mode

HD6802


MPU (Microprocessor with Clock and RAM)

The HD6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present HD6800 plus an internal clock oscillator and driver on the same chip. In addition, the HD6802 has 128 bytes of RAM on the chip located at hex addresses 0000 to 007F. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing $V_{\rm CC}$ standby, thus facilitating memory retention during a power-down situation.


The HD6802 is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802 is expandable to 65k words.

■ FEATURES


- On-Chip Clock Circuit
- 128 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability
- Compatible with MC6802



■ BLOCK DIÁGRAM



■ PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

Item	s	Symbol	min	typ	max	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*		4.75	5.0	5.25	·V
		V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{IH} *	Except RES	2.0	-	Vcc	V
	RES		4.25	_	Vcc	V
Operation Temperature	Topr		-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ**	max	Unit
Innua //Hink// Malana	Except RES	.,		2.0	_	V _{cc}	V
Input "High" Voltage	RES	V _{IH}		4.25	_	Vcc) V
Input "Low" Voltage	Except RES	***		-0.3	T -	0.8	V
Input "Low" Voltage	RES	VIL		-0.3	_	0.8	7
	D₀~D₁, E		l _{OH} = -205μA	2.4	_	_	
Output "High" Voltage	$A_0 \sim A_{15}$, R/\overline{W} , VMA	V _{OH}	I _{OH} = -145μA	2.4	_	-	V
	ВА		I _{OH} = -100μA	2.4	-	_	
Output "Low" Voltage		VoL	I _{OL} = 1.6mA	_	_	0.4	٧
Three State (Off State) Input Current	D ₀ ~D ₇	I _{TSI}	V _{in} = 0.4~2.4 V	-10	_	10	μΑ
Input Leakage Current	Except D ₀ ~D ₇ ****	lin	V _{in} = 0~5.25V	-2.5	_	2.5	μΑ
Power Dissipation		P _D *		_	0.6	1.2	W
Innua Connaisanna	D ₀ ~D ₇	•	V _{in} =0V, T _a =25°C,	_	10	12.5	
Input Capacitance	Except D ₀ ~D ₇	G _n	f=1.0MHz	_	6.5	10	pF
Output Capacitance	A ₀ ~A ₁₅ , R/ W , BA, VMA, E	Cout	V _{in} =0V, T _a =25°C, f=1.0MHz	_	_	12	pF

In power-down mode, maximum power dissipation is less than 42mW.
 T_a=25° C, V_{CC}=5V
 As RES input has histeresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

^{****} Does not include EXTAL and XTAL, which are crystal inputs.

• AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. CLOCK TIMING CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
Evaguency of Operation	Input Clock ÷ 4	f		0.1	_	1.0	
Frequency of Operation	Crystal Frequency	fXTAL		1.0 -	_	4.0	MHz
Cycle Time		t _{cyc}	Fig. 2, Fig. 3	1.0	_	10	μs
	"High" Level	$PW_{\phi H}$	at 2.4V (Fig. 2, Fig. 3)	450		4500	
Clock Pulse Width	"Low" Level	$PW_{\phi L}$	at 0.8V (Fig. 2, Fig. 3)	450	_	4500	ns
Clock Fall Time		tφ	0.8V ~ 2.4V(Fig.2,Fig.3)	_	_	25	ns

2. READ/WRITE TIMING

Item	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	t _{AD}	Fig. 2, Fig. 3, Fig. 6	_	_	270	ns
Peripheral Read Access Time	t _{acc}	Fig. 2		-	530	ns
Data Setup Time (Read)	t _{DSR}	Fig. 2	100	_	_	ns
Input Data Hold Time	t _H	Fig. 2	10	-	-	ns
Output Data Hold Time	t _H	Fig. 3	20	-	=	ns
Address Hold Time (Address, R/W, VMA)	t _{AH}	Fig. 2, Fig. 3	10		_	ns
Data Delay Time (Write)	t _{DDW}	Fig. 3	_	165	225	ns
Bus Available Delay	t _{BA}	Fig. 4, Fig. 5, Fig. 7, Fig. 8	_		250	ns
Processor Controls Processor Control Setup Time	t _{PCS}	Fig. 4~Fig. 7, Fig. 12	200		_	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	t _{PCr}	Fig. 4~Fig. 7, Fig. 12, Fig. 13, Fig. 16	_	_	100	ns

^{*}Ta = 25°C, V_{CC} = 5V

3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	t _{RE1}	Fig. 13	150	_		ns
RAM Enable Reset Time (2)	t _{RE2}	Fig. 13	E-3 cycles	_	_	
Reset Release Time	tures	Fig. 12	20*	_	_	ms
RAM Enable Reset Time (3)	t _{RE3}	Fig. 12	0	_	_	ns
Memory Ready Setup Time	t _{SMR}	Fig. 16	300	_	-	ns
Memory Ready Hold Time	t _{HMR}	Fig. 16	0		200	ns

^{*}tRES = 20 msec min. for S type, 50 msec min. for R type.




Figure 1 Bus Timing Test Load




Figure 2 Read Data from Memory or Peripherals




Figure 3 Write Data in Memory or Peripherals




Figure 4 Timing of HALT and BA




Figure 5 Timing of HALT and BA




Figure 6 RES and MPU Restart Sequence




Figure 7 IRQ and NMI Interrupt Timing




Figure 8 WAI Instruction and BA Timing

■ MPU REGISTERS

A general block diagram of the HD6802 is shown in Fig. 9. As shown, the number and configuration of the registers are the same as for the HD6800. The 128×8 bit RAM has been added to the basic MPU. The first 32 bytes may be operated in a low power mode via a V_{CC} standby. These 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Fig. 10).

Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

Stack Pointer (SP)

The stack pointer is a two byte (16-bit) register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators (ACCA, ACCB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit(ALU).

Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative(N), Zero(Z), Overflow(V), Carry from bit7(C), and half carry from bit3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit(I). The used bits of the Condition Code Register (B6 and B7) are ones.

Fig. 11 shows the order of saving the microprocessor status within the stack.




Figure 9 Expanded Block Diagram




Figure 10 Programming Model of The Microprocessing Unit




Figure 11 Saving The Status of The Microprocessor in The Stack

■ HD6802 MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals for the HD6802 are similar to those of the HD6800 except that TSC, DBE, ϕ_1 , ϕ_2 input, and two unused pins have been eliminated, and the following signal and timing lines have been added.

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready(MR)

V_{CC} Standby Enable φ₂ Output(E)

The following is a summary of the HD6802 MPU signals:

Address Bus (A₀ ~ A₁₅)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

• Data Bus ($D_0 \sim D_7$)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

• HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

 $\frac{To}{HALT}$ line must not occur during the last 250ns of E and the $\frac{To}{HALT}$ line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

■ Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the \overline{HALT} line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other

outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low"

A $3k\Omega$ external register to V_{CC} should be used for wire-OR and optimum control of interrupts.

Reset (RES)

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences are shown in Fig. 12 and Fig. 13 respectively.

● Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the IRQ signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A $3k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction. \overline{IRQ} and \overline{NMI} should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 14 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table I gives the memory map for interrupt vectors.




Figure 12 Power-up and Reset Timing




Table 1 Memory Map for Interrupt Vectors

Ved	ctor	Description			
MS	LS	Description			
FFFE	FFFF	Restart	(RES)		
FFFC	FFFD	Non-Maskable Interrupt	(NMI)		
FFFA	FFFB	Software Interrupt	(SWI)		
FFF8	FFF9	Interrupt Request	(ÎRQ)		

● RAM Enable (RE)

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before $V_{\rm CC}$ goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

EXTAL and XTAL


The HD6802 has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802 so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802 may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802.

If an external clock is used, it may not be halted for more than $4.5\mu s$. The HD6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 pF max$.
- $R_1 = 80 \Omega \text{ max}$.



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)




Figure 15 Crystal Oscillator

When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802.

Memory Ready (MR)

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 16.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is $4.5\mu s$.




Figure 16 Memory Ready Control Function

Enable (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to ϕ_2 on the HD6800.

● V_{CC} Standby

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V.

Maximum current drain at 5.25V is 8mA.


■ MPU INSTRUCTION SET

The HD6802 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU(HD6800 etc.) and is not explained again in this data sheet.

■ NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity C_L must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.

Figure 17 Note for Board Design of the Oscillation Circuit




Figure 18 Example of Board Design Using the Crystal Oscillator

HD6802W

MPU (Microprocessor with Clock and RAM)


HD6802W is the enhanced version of HD6802 which contains MPU, clock and 256 bytes RAM. Internal RAM has been extended from 128 to 256 bytes to increase the capacity of system read/write memory for handling temporary data and manipulating the stack.

The internal RAM is located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing V_{CC} standby, thus facilitating memory retention during a power-down situation.

The HD6802W is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802W is expandable to 65k words.


■ FEATURES


- On-Chip Clock Circuit
- 256 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800, HD6802
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability



■ PIN ARRANGEMENT

■ BLOCK DIAGRAM





A expanded block diagram of the HD6802W is shown in Fig. 1. As shown, the number and configuration of the registers are

the same as the HD6802 except that the internal RAM has been extended to 256 bytes.




Figure 1 Expanded Block Diagram

Address Map of RAM is shown is Fig. 2.

The HD6802W has 256 bytes of RAM on the chip located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power

mode by utilizing $V_{\rm CC}$ standby and setting RAM Enable Signal "Low" level, thus facilitating memory retention during a power-down situation.




Figure 2 Address Map of HD6802W

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item		Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *		4.75	5.0	FOF	.,
	V _{cc} S	tandby *	4.0	5.0	5.25	
	\	/ _{IL} *	-0.3	_	0.8	V
Input Voltage	\/ *	Except RES	2.0	_	V _{cc}	
	V _{IH} *	RES	V _{CC} -0.75	-	V _{cc}	V
Operation Temperature	1	opr	-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
In a set #1 link # Malaras	Except RES	V		2.0		V _{cc}	.,
Input "High" Voltage	RES	V _{IH}		V _{CC} -0.75	_	Vcc	V
Innut III au Valtaga	Except RES	xcept RES ,**		-0.3		0.8	v
Input "Low" Voltage	RES	VIL		-0.3	_	0.8	\ \
	D₀~D₁, E		I _{OH} = -205μA	2.4	_	_	
Output "High" Voltage	$A_0 \sim A_{15}$, R/\overline{W} , VMA	V _{OH}	I _{OH} = -145μA	2.4	_	_	V
	BA		I _{OH} = -100μA	2.4	_	_	
Output "Low" Voltage		VoL	I _{OL} = 1.6mA	_	_	0.4	V
Three State (Off State) Input Current	D ₀ ~D ₇	I _{TSI}	V _{in} = 0.4~2.4 V	-10	_	10	μΑ
Input Leakage Current	Except D ₀ ~D ₇	lin ***	V _{in} = 0~5.25V	-2.5		2.5	μΑ
Power Dissipation		P _D ****		-	0.7	1.2	W
Innut Consitered	D ₀ ~D ₇	_	V _{in} =0V, T _a =25°C,	_	10	12.5	
Input Capacitance	Except D ₀ ~D ₇	C _{in}	f=1.0MHz	_	6.5	10	pF
Output Capacitance	$A_0 \sim A_{15}$, R/ \overline{W} , BA, VMA	Cout	V _{in} =0V, T _a =25°C, f=1.0MHz	_		12	pF

^{*} T_a =25° C, V_{CC} =5V ** As RES input has histeresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

^{***} Does not include EXTAL and XTAL, which are crystal inputs.

^{****} In power-down mode, maximum power dissipation is less than 42mW.

$\bullet \text{ AC CHARACTERISTICS (V}_{\text{CC}} = 5.0 \text{V} \pm 5\%, \text{ V}_{\text{CC}} \text{ Standby} = 5.0 \text{V} \pm 5\%, \text{ V}_{\text{SS}} = 0 \text{V}, \text{ Ta} = -20 \text{$^{+75}$}^{\circ}\text{C, unless otherwise noted.})$

1. CLOCK TIMING CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
F	Input Clock ÷ 4	f		0.1	_	1.0	MHz
Frequency of Operation	Crystal Frequency	f _{XTAL}		1.0	_	4.0	IVITIZ
Cycle Time		t _{cyc}	Fig. 4, Fig. 5	1.0	_	10	μs
	"High" Level	$PW_{\phi H}$	at 2.4V (Fig. 4, Fig. 5)	450		4500	ns
Clock Pulse Width	"Low" Level	$PW_{\phi L}$	at 0.8V (Fig. 4, Fig. 5)	450	_	4500	113
Clock Fall Time		tφ	0.8V ~ 2.4V(Fig.4,Fig.5)	_	-	25	ns

2. READ/WRITE TIMING

ltem	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	t _{AD}	Fig. 4, Fig. 5, Fig. 8	-	_	270	ns
Peripheral Read Access Time	tacc	Fig. 4		_	530	ns
Data Setup Time (Read)	t _{DSR}	Fig. 4	100	_	_	ns
Input Data Hold Time	t _H	Fig. 4	10	_	_	ns
Output Data Hold Time	t _H	Fig. 5	20	_	_	ns
Address Hold Time (Address, R/W, VMA)	t _{AH}	Fig. 4, Fig. 5	10	_	_	ns
Data Delay Time (Write)	t _{DDW}	Fig. 5	_	165	225	ns
Bus Available Delay	t _{BA}	Fig. 6, Fig. 7, Fig. 9, Fig. 10	-		250	ns
Processor Controls Processor Control Setup Time	t _{PCS}	Fig. 6 ~ Fig. 9, Fig. 11	200	_	_	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	t _{PCr} ,	Fig. 6 ~ Fig. 9, Fig. 11, Fig. 12, Fig. 14	_	_	100	ns

^{*} Ta = 25°C, V_{CC} = 5V

3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	t _{RE1}	Fig. 12	150		_	ns
RAM Enable Reset Time (2)	t _{RE2}	Fig. 12	E-3 cycles		_	
Reset Release Time	t _{LRES}	Fig. 11	20	_	_	ms
RAM Enable Reset Time (3)	t _{RE3}	Fig. 11	0.	_	-	ns
Memory Ready Setup Time	t _{SMR}	Fig. 14	300	_	_	ns
Memory Ready Hold Time	t _{HMR}	Fig. 14	0	_	200	ns




Figure 3 Bus Timing Test Load




Figure 4 Read Data from Memory or Peripherals




Figure 5 Write Data in Memory or Peripherals




Figure 6 Timing of HALT and BA




Figure 7 Timing of HALT and BA




Figure 8 RES and MPU Restart Sequence




Figure 9 IRQ and NMI Interrupt Timing




Figure 10 WAI Instruction and BA Timing

■ HD6802W MPU SIGNAL DESCRIPTION

Address Bus (A₀ ~ A₁₅)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

Data Bus (D₀ ~ D₇)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$00FF. External RAM at \$0000 to \$00FF must be disabled when internal RAM is accessed.

• HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

 $\overline{\mbox{HALT}}$ line must not occur during the last \mbox{t}_{PCS} of E and the $\overline{\mbox{HALT}}$ line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

● Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

• Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence

be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low".

A $3k\Omega$ external register to V_{CC} should be used for wire-OR and optimum control of interrupts.

Reset (RES)


This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences are shown in Fig. 11 and Fig. 12 respectively.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the IRQ signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A $3k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction. IRQ and NMI should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 13 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.



(NOTE) If option 1 is chosen, RES and RE pins can be tied together.

Figure 11 Power-up and Reset Timing




Figure 13 MPU Flow Chart

Table 1 Memory Map for Interrupt Vectors

Ved	ctor	Description		
MS	LS	Description		
FFFE	FFFF	Restart	(RES)	
FFFC	FFFD	Non-Maskable Interrupt	(NMI)	
FFFA	FFFB	Software Interrupt	(SWI)	
FFF8	FFF9	Interrupt Request	(IRQ)	

RAM Enable (RE)

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802W. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before V_{CC} goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

EXTAL and XTAL


The HD6802W has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802W so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802W may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802W.

If an external clock is used, it may not be halted for more than $4.5\mu s$. The HD6802W is a dynamic part except for the internal RAM, and requires the external clock to retain information.


Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 pF max$.
- $R_1 = 80 \Omega \text{ max}$.



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)



When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802W.

Memory Ready (MR)

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 14.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is 4.5μ s.




Figure 14 Memory Ready Control Function

• Enable (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to ϕ_2 on the HD6800.

V_{CC} Standby

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V.

Maximum current drain at 5.25V is 8mA.


MPU INSTRUCTION SET

The HD6802W has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU (HD6800 etc.) and is not explained again in this data sheet.

■ NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802W

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity C_L must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega_{\cdot}$

Figure 15 Note for Board Design of the Oscillation Circuit




Figure 16 Example of Board Design Using the Crystal Oscillator

HD6809, HD68A09, HD68B09—MPU (Micro Processing Unit)

The HD6809 is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. The specification of the HD68B09 is preliminary.

HD6800 COMPATIBLE

- Hardware Interfaces with All HMCS6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

■ ARCHITECTURAL FEATURES


- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES


- On Chip Oscillator
- DMA/BREQ Allows DMA Operation or Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use With Slow Memory
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories
- Compatible with MC6809, MC68A09 and MC68B09

SOFTWARE FEATURES

- 10 Addressing Modes
 - HMCS6800 Upward Compatible Addressing Modes
 - · Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - · Program Counter Relative
 - · True Indirect Addressing
 - Expanded Indexed Addressing:



■ PIN ARRANGEMENT




(Top View)

- 0, 5, 8, or 16-bit Constant Offsets
- 8, or 16-bit Accumulator Offsets

Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

■ BLOCK DIAGRAM



HD6809, HD68A09, HD68B09-

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	-20 ∼ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol		min	typ	max	Unit
Supply Voltage	V _{cc} *		4.75	5.0	5.25	V
Input Voltage	V _{IL} *		-0.3	_	0.8	V
	\/ *	Logic	2.2	_	V _{cc} *	.,
	V _{IH} *	RES	4.0	_	V _{cc} *	1
Operating Temperature	Topr		-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5 $V\pm5\%$, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item		Symbol Test Condition		HD6809			Н	D68A	09	Н	Unit		
		Cymbor	rest condition	min	typ*	max	min	typ*	max	min	typ*	max	Onit
Input "High" Voltage	Except RES	VIH		2.2	-	V _{CC}	2.2		V _{CC}	2.2	_	Vcc	v
	RES	1111		4.0	-	Vcc	4.0	-	Vcc	4.0		Vcc	1 *
Input "Low" Voltage		VIL		-0.3	-	0.8	-0.3	-	8.0	-0.3	_	8.0	V
Input Leakage Current	Except EXTAL, XTAL	lin	Vin=0~5.25V, V _{CC} =max	-2.5	_	2.5	-2.5	-	2.5	-2.5	_	2.5	μА
Three State (Off State)	D _o ~D ₇	1	Vin=0.4~2.4V,	-10	-	10	-10	_	10	-10	_	10	μА
Input Current	A ₀ ~A ₁₅ , R/W		V _{CC} =max	-100	_	100	-100	-	100	-100	_	100	"^
C	D ₀ ~D,		I _{LOAD} =-205μA, V _{CC} =min	2.4	-	-	2.4	-		2.4	-	-	
Output "High" Voltage	A ₀ ~A ₁₅ , R/W, Q, E	·voH	I _{LOAD} =-145μA, V _{CC} =min	2.4	-	_	2.4	-	_	2.4	1	-	v
	BA, BS	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	-	2.4	-	_	2.4	-	_			
Output "Low" Voltage		VoL	I _{LOAD} =2mA	-		0.5	_	-	0.5	_	_	0.5	٧
Power Dissipation		PD		_	-	1.0	_	_	1.0		_	1.0	W
Input Capacitance D _o	D _o ~D,			-	10	15	_	10	15	_	10	15	pF
mpor copocitance	Except D _o ~D ₇	Cin	Ta=25°C	_	7	10	_	7	10		7	10	PF
Output Capacitance	A _o ~A ₁₅ , R/W, BA, BS	Cout		-	-	12	-	-	12	_	-	12	pF

^{*}Ta=25°C, V_{CC}=5V

• AC CHARACTERISTICS (V_{CC} =5 $V\pm5\%$, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. CLOCK TIMING

ltem	Sumbol	T Odisi	HD6809			Н	D68A	09	н			
rtem	Symbol	Test Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Frequency of Operation (Crystal or External Input)	fXTAL		0.4	_	4	0.4	_	6	0.4	-	8	MHz
Cycle Time	t _{cyc}		1000	_	10000	667	_	10000	500	-	10000	ns
Total Up Time	tur		975	_	-	640	-	-	480	-	-	ns
Processor Clock "High"	tpweh		450	_	_	280	_	_	220	_	-	ns
Processor Clock "Low"	tpweL		450	_	_	295	_	_	210	_	-	ns
E Rise and Fall Time	t _{Er} , t _{Ef}	Fig. 2, Fig. 3	_	_	25		_	25	-	_	20	ns
E _{Low} to Q _{High} Time	tAVS	1	_	_	250	-	_	165	_	-	125	ns
Q Clock "High"	t _{PWQH}	-	450	_	-	280		_	220		-	ns
Q Rise and Fall Time	tar, taf		_	_	25	_	_	25	_	_	20	ns
Q _{Low} to E Falling	t _{QE}		200	_	_	133	_	_	100		-	ns

2. BUS TIMING

Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Address Delay	t _{AD}		_	-	200	_	_	140	-	_	110	ns	
Address Valid to Q _{High}	t _{AQ}		50	_	_	25	_	_	15	_	-	ns	
Peripheral Read Access Time (tUT-tAD-tDSR=tACC)	tACC	Fig. 2, Fig. 3	695	_	-	440		-	330	-	_	ns	
Data Set Up Time (Read)	tDSR		80	_	_	60	-	_	40	_	_	ns	
Input Data Hold Time	tDHR		10	-	_	10	_		10	-	_	ns	
Address Hold Time A ₀ ~A ₁₄ , R/W			Fig. 2, Fig. 3 Ta=0~+75°C	20	-	_	20	-	_	20	_	-	ns
70°715, 174	t _{AH}	Fig. 2, Fig. 3 Ta=-20~0°C	10	-	-	10	_	_	10	_	_	ns	
Data Delay Time (Write)	tDDW	Fig. 3	_	_	225	1	-	180	_	-	145	ns	
Output Hold Time	-	Fig. 3 Ta=0~+75°C	30	_	_	30	_	_	30	-	_	ns	
Output Hold Fillia	wHD [‡]	Fig. 3 Ta=-20~0°C	20	_	_	20	-	_	20	-	-	ns	

3. PROCESSOR CONTROL TIMING

Item	Symbol	Test Condition	HD6809			HD68A09			Н			
		Tost Condition	min	typ	max	min	typ	max	min	typ	max	Unit
MRDY Set Up Time	tPCSM	Fig. 6∼Fig. 10	125	_	_	125			125			ns
Interrupts Set Up Time	t _{PCS}		200	_	_	140			110	_	_	ns
HALT Set Up Time	^t PCSH		200	_	_	140	+	_	110	_	_	ns
RES Set Up Time	t _{PCSR}		200	_	_	140	_		110	_	_	ns
DMA/BREQ Set Up Time	†PCSD		125	-		125		_	125	_	_	ns
Processor Control Rise and Fall Time	t _{PCr} ,		-	-	100	_	_	100	_		100	ns
Crystal Oscillator Start Time	^t RC		_	_	50	_	_	30	_	_	30	ms






Figure 1 Bus Timing Test Load



*Hold time for BA, BS not specified.

Figure 2 Read Data from Memory or Peripherals



*Hold time for BA, BS not specified.

Figure 3 Write Data to Memory or Peripherals

PROGRAMMING MODEL

As shown in Figure 4, the HD6809 adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D

register, and is formed with the A register as the most significant byte.

Direct Page Register (DP)

The Direct Page Register of the HD6809 serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs $(A_8 \sim A_{15})$ during Direct Addressing Instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register

offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.




Figure 4 Programming Model of The Microprocessing Unit

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6809 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Program Counter

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register

The Condition Code Register defines the State of the Processor at any given time. See Fig. 5.




Figure 5 Condition Code Register Format

■ CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

Bit 4 (1)

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RES, and SWI all are set I to a one; SWI2 and SWI3 do not affect I.

• Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry-from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is

undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one. NMI, FIRQ, SWI, and RES all set F to a one. IRQ, SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ SIGNAL DESCRIPTION

Power (V_{SS}, V_{CC})

Two pins are used to supply power to the part: VSS is ground or 0 volts, while V_{CC} is +5.0V ±5%.

Address Bus (A₀~A₁₅)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/\overline{W} = "High", and BS = "Low"; this is a "dummy access" or $V\overline{MA}$ cycle. Addresses are valid on the rising edge of Q (see Figs. 2 and 3). All address bus drivers are made high impedance when output Bus Available (BA) is "High". Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

Data Bus (D₀∼D₇)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

■ Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is "High". R/\overline{W} is valid on the rising edge of Q. Refer to Figs. 2 and 3.

Reset (RES)

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Fig. 6. The Reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ (Table 1) when Interrupt Acknowledge is true, (BA · BS=1). During initial power-on, the Reset line should be held "Low" until the clock oscillator is fully operational. See Fig. 7.

Because the HD6809 Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

	Map For ocations	Interrupt Vector	
MS	LS	LS Description	
FFFE	FFFF	RES	
FFFC	FFFD	NMI	
FFFA	FFFB	SWI	
8441	FFF9	ĪRQ	
FFF6	FFF7	FIRQ	
FFF4	FFF5	SWI2	
FFF2	FFF3	SW13	
FFF0	FFF1	Reserved	

• HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although DMA/BREQ will always be accepted, and NMI or RES will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running (RES, DMA/BREQ), a halted state (BA*BS=1) can be achieved by pulling HALT "Low" while RES is still "Low". If DAM/BREQ and HALT are both pulled "Low", the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figs. 8 and 16.

• Bus Available, Bus Status (BA, BS)

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes "Low", an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

Table 2 MPU State Definition

BA	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6809 is in a Halt or Bus Grant condition,




Figure 6 RES Timing




Figure 7 Crystal Connections and Oscillator Start Up

Non Maskable Interrupt (NMI)*

A negative edge on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than \overline{FIRQ} , \overline{IRQ} or software interrupts. During recognition of an \overline{NMI} , the entire machine state is saved on the

hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI "Low" must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Fig. 9.




Figure 8 HALT and Single Instruction Execution for System Debug




Figure 9 IRQ and NMI Interrupt Timing




Figure 10 FIRQ Interrupt Timing

• Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 10.

• Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an interrupt Request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 9.

• NMI, FIRQ and IRQ requests are latched by the falling edge of every Q, except during cycle stealing operations (e.g., DMA) where only NMI is latched. From this point, a delay of at least one bus cycle will occur before the interrupt is serviced by MPU.

XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Fig. 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

<NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT >

In designing the board, the following notes should be taken when the crystal oscillator is used.

1) Crystal oscillator and load capacity Cin, Cout must be placed

near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

2) Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel,

Normal oscillation may be disturbed when E or Q signal is feedbacked to pin 38 and 39.





Figure 11 Board Design of the Oscillation Circuit.

<THE FOLLOWING DESIGN MUST BE AVOIDED>

A signal line or a power source line must not cross or go near the oscillation circuit line as shown in Fig. 12 to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.



• E, Q

E is similar to the HD6800 bus timing signal ϕ_2 ; Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Fig. 13.

MRDY

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is "High". When MRDY is "Low", E and Q may be stretched in integral multiples of quarter (1/4) bus cycles, thus allowing interface to slow memories, as shown in Fig. 14. A maximum

Figure 12 Example of Normal Oscillation may be Disturbed.




Figure 13 E/Q Relationship




Figure 14 MRDY Timing

stretch is 10 microseconds. During nonvalid memory access (VMA cycles) MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

DMA/BREQ

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Fig. 15. Typical uses include DMA and dynamic memory refresh.

Transition of DMA/BREQ should occur during Q. A "Low" level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge DMA/BREQ by setting BA and BS to "High" level. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a lead-

ing and trailing dead cycle. See Fig. 16.


Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin "Low" on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during and dead cycles by developing a system DMAVMA signal which is "Low" in any cycle when BA has changed.

When BA goes "Low" (either as a result of DMA/BREQ = "High" or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.


■ MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This



*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 15 Typical DMA Timing (<14 Cycles)



^{*}DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 16 Auto — Refresh DMA Timing (Reverse Cycle Stealing)

sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Fig. 17 illustrates the flow chart for the HD6809.

ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809 uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

(NOTE) # signifies Immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT STX MOUSE

LDD \$2000

Extended Indirect


As a special case of indexed addressing (discussed below), "1" level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA [CAT] LDX [\$FFFE]

STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8-bit of the address to be used. The upper 8-bit of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be



(NOTE) Asserting RES will result in entering the reset sequence from any point in the flow chart.

Figure 17 Flowchart for HD6809 Instruction

HD6809, HD68A09, HD68B09

accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30

SETDP \$10 (Assembler directive)

LDB \$1030 LDD <CAT

(NOTE) < is an assembler directive which forces direct addressing.


Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfers X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S
PULU X, Y, D Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Fig. 18 lists the legal formats for the postbyte. Table 3 gives the assembler form and the number of cycles and bytes



Indirect Field
(Sigh bit when b7 = 0)

{0 Non Indirect
{1 Indirect
1 Indirect
Register Field : RR
00 = X
01 = Y
10 = U
11 = S

Indirect Field
Indirect
Indirect
1 Non Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect
Indirect

Figure 18 Index Addressing Postbyte Register Bit Assignments

Table 3 Indexed Addressing Mode

	Non Indirect						Indirect	ect	
Туре	Forms	Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	1
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	0RRnnnnn	1	0	defaults to 8-bit			Ī
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, fR]	1RR11001	7	2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not allowed			
	Increment By 2	,R++	1 R R 00001	3	0	[,R ++]	1RR10001	6	0
	Decrement By 1 -	, - R	1RR00010	2	0	not allowed			
	Decrement By 2	, R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1××01100	1	1	[n, PCR]	1xx11100	4	1
	16 Bit Offset	n, PCR	1××01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	-	_	 	 	[n]	10011111	5	2

R = X, Y, U or S

RR:

× = Don't Care

00 = X

01 = Y

10 = U 11 = S

 $[\]stackrel{+}{\sim}$ and $\stackrel{+}{\scriptscriptstyle \#}$ indicate the number of additional cycles and bytes for the particular variation.

added to the basic values for indexed addressing for each variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are: LDD 0,X LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15) 8-bit (-128 to +127) 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X LDX -2,S LDY 300,X LDU CAT,Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B,Y LDX D,Y LEAX B,X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the "High" to "Low" addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The predecrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,--S

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an offset.

Before Execution
A = ×× (don't care)
X = \$F000
\$0100 LDA [\$10,X] EA is now \$F010
\$F010 \$F1 \$F150 is now the new EA
\$F150 \$AA
After Execution
A = \$AA Actual Data Loaded

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LĎA [,X] LDD [10,S] LDA [B,Y] LDD [,X++]

X = F000

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2^{16} . Some examples of relative addressing are:

	BEQ	CAT	(short)
	BGT	DOG	(short)
CAT	LBEQ	RAT	(long)
DOG	LBGT	RABBIT	(long)
	•		` -/
	•		
	•		
RAT	NOP		
RABBIT	NOP		

Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing

HD6809, HD68A09, HD68B09

position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

■ HD6809 INSTRUCTION SET

The instruction set of the HD6809 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions and addressing modes are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.





●TFR/EXG

Within the HD6809, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. Three are denoted as follows:

0000 - D	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 - U	1010 - CC
0100 - S	1011 - DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE	DESTINATION

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 4.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX MSG1, PCR
LBSR PDATA (Print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

Table 4 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit accumulator to Y
LEAY D, Y	$Y + D \rightarrow Y$	Adds 16-bit D accumulator to Y
LEAU -10, U	U - 10 → U	Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	$S+5 \rightarrow X$	Transfers as well as adds

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long And Short Relative Branches

The HD6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (\overline{NMI}) or maskable (\overline{FIRQ} , \overline{IRQ}) with its mask bit (F or I) clear, the processor will clear the Syne state and perform the normal interrupt stacking and service routine. Since \overline{FIRQ} and \overline{IRQ} are not edge-triggered, a "Low" level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (\overline{FIRQ} , \overline{IRQ}) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Fig. 19 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. VMA is an indication of FFFF₁₆ on the address bus, R/W="High" and BS="Low". The following examples illustrate the use of the chart; see Fig. 20.

LBSR	(Branch taken)
Cycle # 1 2 3 4 5 6 7 8	opcode Fetch opcode + opcode + VMA VMA ADDR VMA STACK (write)
9 DEC	STACK (write) (Extended)
Cycle # 1 2 3 4 5 6 7	opcode Fetch opcode + opcode + VMA ADDR (read) VMA ADDR (write)

HD6809 INSTRUCTION SET TABLES

The instructions of the HD6809 have been broken down into five different categories. They are as follows:

8-Bit operation (Table 5)


16-Bit operation (Table 6)

Index register/stack pointer instructions (Table 7)

Relative branches (long or short) (Table 8)

Miscellaneous instructions (Table 9)

HD6809 instruction set tables and Hexadecimal Values of instructions are shown in Table 10 and Table 11.



- If the associated mask bit is set when the interrupt is requested, this cycle will continue the instruction fetched from the previous cycle. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) the opcode address (placed on the bus from cycle M + 1) remains on the bus and interrupt processing continues with this cycle as (M + 2) on Figs. 9 and 10 (Interrupt Timing).
 If mask bits are clear, IRQ and FIRQ must be held low for three cycles to guarantee interrupt to be taken, although only one cycle is necessary to bring the processor out of SYNC.





Figure 20 Address Bus Cycle-by-Cycle Performance



(NOTE) STACK': Address stored in stack pointer before execution.
STACK": Address set to stack pointer as the result of the execution.

Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)




Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)

Table 5 8-Bit Accumulator and Memory Instructions

Mnémonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A \times B \rightarrow D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation	
ADDD	Add memory to D accumulator	
CMPD	Compare memory from D accumulator	
EXG D, R	Exchange D with X, Y, S, U or PC	
LDD	Load D accumulator from memory	
SEX	Sign Extend B accumulator into A accumulator	
STD	Store D accumulator to memory	
SUBD	Subtract memory from D accumulator	
TFR D, R	Transfer D to X, Y, S, U or PC	
TFR R, D	Transfer X, Y, S, U or PC to D	

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 7 Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 8 Branch Instructions

Mnemonic(s)	Operation			
SIMPLE BRANCHES				
BEQ, LBEQ	Branch if equal			
BNE, LBNE	Branch if not equal			
BMI, LBMI	Branch if minus			
BPL, LBPL	Branch if plus			
BCS, LBCS	Branch if carry set			
BCC, LBCC	Branch if carry clear			
BVS, LBVS	Branch if overflow set			
BVC, LBVC	Branch if overflow clear			
SIGNED BRANCHES				
BGT, LBGT	Branch if greater (signed)			
BGE, LBGE	Branch if greater than or equal (signed)			
BEQ, LBEQ	Branch if equal			
BLE, LBLE	Branch if less than or equal (signed)			
BLT, LBLT	Branch if less than (signed)			
	UNSIGNED BRANCHES			
BHI, LBHI	Branch if higher (unsigned)			
BHS, LBHS	Branch if higher or same (unsigned)			
BEQ, LBEQ	Branch if equal			
BLS, LBLS	Branch if lower or same (unsigned)			
BLO, LBLO	Branch if lower (unsigned)			
	OTHER BRANCHES			
BSR, LBSR	Branch to subroutine			
BRA, LBRA	Branch always			
BRN, LBRN	Branch never			

HD6809, HD68A09, HD68B09----

Table 9 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 10 HD6809 Instruction Set Table

INICTO	UCTION!						Н	D680	9 AE	DRI	ESSIN	IG M	ODE	s											_
	DRMS	<u> </u>	MPL	IED	D	REC	T	EX	TENE	DED	IMN	1EDI/	ATE	ίN	DEX	ED®	RE	LATI	VE	DESCRIPTION	5	3	2	1	-
A D.Y		OP	+	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~6	#	5.7	Н	N	Z	٧	+
ABX ADC	ADCA ADCB	3A	3	1	99 D9	4	2 2	B9 F9	5 5	3	89 C9	2 2	2 2	A9 E9	4+ 4+	2+ 2+				B + X → X (UNSIGNED) A + M + C → A B + M + C → B	‡ ‡	‡ ‡	‡ ‡	‡	
ADD	ADDA ADDB ADDD				9B DB D3	4 4 6	2 2 2	BB FB F3	5 5 7	3 3 3	8B CB C3	2 2 4	2 2 3	AB EB E3	4+ 4+ 6+	2+ 2+ 2+				$A + M \rightarrow A$ $B + M \rightarrow B$ $D + M:M + 1 \rightarrow D$	‡ ‡	‡ ‡	‡ ‡ ‡	‡ ‡	
AND	ANDA ANDB ANDCC				94 D4	4 4	2 2	B4 F4	5 5	3	84 C4 1C	2 2 3	2 2 2	A4 E4	4+ 4+	2+ 2+				$A \land M \rightarrow A$ $B \land M \rightarrow B$ $CC \land IMM \rightarrow CC$	•	‡ ‡	‡ ‡ ⑦	00	1
ASL	ASLA ASLB ASL	48 58	2 2	1 1	08	6	2	78	7	3				68	6+	2+				A B M P	888	‡ ‡	‡ ‡ ‡	1 1 1	
ASR	ASRA ASRB ASR	47 57	2 2	1 1	07	6	2	77	7	3				67	6+	2+				A B - 1	888	‡ ‡	1 1	•	
всс	BCC LBCC								•							-	24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	•	•	•	•	
BCS	BCS LBCS			·													25 10 25	3 5(6)	2	Branch C = 1 Long Branch C = 1	:	:	•	:	
BEQ	BEQ LBEQ																27 10 27	3 5(6)	2 4	Branch Z = 1 Long Branch Z = 1	:	:	•	:	
BGE	BGE LBGE																2C 10 2C	3 5(6)	2 4	Branch N⊕V=0 Long Branch N⊕V=0	•	:	•	:	
3GT	BGT LBGT																2E 10 2E	3 5(6)	2 4	Branch Z√(N⊕V)=0 Long Branch Z√(N⊕V)=0	•	:	•	:	
вні	BHI LBHI																22 10 22	3 5(6)	2 4	Branch C∨Z=0 Long Branch C∨Z=0	:	:	•	•	
внѕ	BHS															}	24	3	2	Branch	•	•	•	•	
	LBHS																10 24	5(6)	4	C=0 Long Branch C=0	•	•	•	•	
ВІТ	BITA BITB				95 D5	4	2	B5 F5	5 5	3	85 C5	2 2	2 2	A5 E5	4+ 4+	2+ 2+				Bit Test A (M ∧ A) Bit Test B (M ∧B)	•	‡	‡	0	
BLE	BLE LBLE																2F 10 2F	3 5(6)	2 4	Branch Z√(N⊕ V)=1 Long Branch Z√(N ⊕ V)=1	:	:	:	•	
BLO	BLO LBLO																25 10 25	3 5(6)	2	Branch C=1 Long Branch C=1	:	:	•	•	
BLS	BLS																23	3	2	Branch C∨. z =1	•	•	•	•	
	LBLS																10 23	5(6)	4	Long Branch C∨Z=1	•	•	•	•	
3LT	BLT LBLT	-															2D 10 2D	3 5(6)	2 4	Branch N ⊕ V=1 Long Branch N ⊕ V=1	•	•	•	:	
вмі	BMI LBMI																2B 10 2B	3 5(6)	2 4	Branch N=1 Long Branch N=1	•	:	:	•	
BNE	BNE LBNE																26 10 26	3 5(6)	2 4	Branch Z = 0 Long Branch Z = 0	•	:	:	•	
BPL	BPL LBPL																2A 10 2A	3 5(6)	2 4	Branch N = 0 Long Branch N = 0	:	•	•	•	
BRA	BRA LBRA																20 16	3 5	2 3	Branch Always Long Branch/ Always	•	:	:	:	
BRN	BRN LBRN																21 10 21	3 5	2 4	Branch Never Long Branch Never	•	:	:	•	

(to be continued)

	UCTION/	IA.	/PLIE	- n								MODI		,,,,)EV	- D(I)		A			<u></u>	_	-		T.
FC	DRMS	OP	/PLIE	_	OP	IREC		OP	TENI ~	r		IEDI.		-	DEXI			LATI		DESCRIPTION	5	3	2	1	0
SSR	BSR	UP	~	#	UP	~	#	UP	~	#	OP	 ~	#	OP	~	#	OP		#	Bronch Ac	Н	N	Z	<u>v</u>	┿
	LBSR																8D 17	9	3	Branch to Subroutine Long Branch to	•	•		•	
3VC	BVC LBVC					1											28 10 28	3 5(6)	2 4	Subroutine Branch V = 0 Long Branch V = 0	•	•	•	•	•
3VS	BVS LBVS				İ												29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V = 1	:	•	:	•	•
CLR	CLRA CLRB CLR	4F 5F	2 2	1	OF	6	2	7F	7	3				6F	6+	2+	•			0 → A 0 → B 0 → M	•	000	1 1 1	000	0
CMP	CMPA CMPB CMPD				91 D1 10	4 4 7	2 2 3	B1 F1 10	5 5 8	3 3 4	81 C1 10	2 2 5	2 2 4	A1 E1 10	4+ 4+ 7+	2+ 2+ 3+				Compare M from A Compare M from B Compare M: M + 1		\$ \$	‡ ‡	‡ ‡ ‡	1
	CMPS				93	7	3	B3	8	4	83 11	5	4	A3	7+	3+				from D Compare M: M + 1		1	;	ŧ	
	CMPU				9C 11	7	3	BC 11	8	4	8C	5	4	AC 11	7+	3+				from S Compare M: M + 1	•	\$	1	ţ	
	CMPX				93 9C	6	2	B3 BC	7	3	83 8C	4	3	A3 AC	6+	2+				from U Compare M: M + 1		ţ	1	‡	١.
	CMPY				10 9C	7	3	10 BC	8	4	10 8C	5	4	10 AC	7+	3+				from X Compare M: M + 1 from Y	•	ţ	ţ	‡	
СОМ	COMA COMB COM	43 53	2 2	1	03	6	2	73	7	3				63	6+	2+				Ā → A B → B. M → M	•	‡ ‡	‡ ‡	000	
CWAI		3C	20	2																CC ∧ IMM → CC (except 1→E)	(-	0	_	+
DAA		19	2	1																Wait for Interrupt Decimal Adjust A	•	‡	t	8	:
DEC	DECA DECB DEC	4A 5A	2	1	0A	6	2	7A	7	3				6A	6+	2+				$A - 1 \rightarrow A$ $B - 1 \rightarrow B$ $M - 1 \rightarrow M$	•	‡ ‡	‡ ‡ ‡	‡ ‡	
OR	EOR A EOR B				98 D8	4	2 2	B8 F8	5 5	3	88 C8	2 2	2 2	A8 E8	4+ 4+	2+ 2+				$A \oplus M \rightarrow A$ $B \oplus M \rightarrow B$	•	‡ ‡	‡	0	
XG	R1, R2	1E	7	2																R1 ↔ R2 [®]	(-		0		1
NC	INCA INCB INC	4C 5C	2	1	ос	6	2	7C	7	3				6C	6+	2+				A + 1 → A B + 1 → B M + 1 → M	•	‡ ‡	‡ ‡	‡ ‡	
MP					0E	3	2	7E	4	3				6E	3+	2+				EA [®] → PC	•	•	•	•	
SR					9D	7	2	BD	8	3				AD	7+	2+				Jump to Subroutine	•	•	•	•	ŀ
-D	LDA LDB LDD LDS				96 D6 DC 10	4 4 5 6	2 2 2 3	B6 F6 FC 10	5 5 6 7	3 3 4	86 C6 CC 10	2 2 3 4	2 2 3 4	A6 E6 EC 10	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				M → A M → B M: M + 1 → D M: M + 1 → S	•	‡ ‡	‡ ‡	0000	
	LDU LDX LDY				DE DE 9E 10 9E	5 5 6	2 2 3	FE FE BE 10 BE	6 6 7	3 3 4	CE CE 8E 10 8E	3 3 4	3 3 4	EE AE 10 AE	5+ 5+ 6+	2+ 2+ 3+				M: M + 1 → U M: M + 1 → X M: M + 1 → Y	•	‡ ‡	‡ ‡	0 0 0	
-EA	LEAS LEAU LEAX LEAY													32 33 30 31	4+ 4+ 4+ 4+	2+ 2+ 2+ 2+				EA [®] → S EA [®] → U EA [®] → X EA [®] → Y	• • •	• • • •	• • •	:	
SL	LSLA LSLB LSL	48 58	2	1	08	6	2	78	7	3				68	6+	2+				ĝ}[-[•	‡ ‡	‡ ‡	‡ ‡ ‡	
.SR	LSRA LSRB	44 54	2 2	1		:														8)		0	‡	•	
IUL	LSR	3D	11	1	04	6	2	74	7	3				64	6+	2+				W) htttt h	•	•	‡	•	
IEG	NEGA NEGB	40 50	2 2	1																(Unsigned) Ā + 1 → A <u>B</u> + 1 → B	(B) (B)	‡ ‡	‡ ‡	‡ ‡	
NOP	NEG	12	2	1	00	6	2	70	7	3		1		60	6+	2+				M + 1 → M No Operation	8	‡ •	‡ •	‡ •	

(to be continued)

INCTO	UCTION/						н	D6809	ΑD	DRE	SSIN	G M	ODES												_
	DRMS	_	MPLIE	1	-	IREC	T	EXTE	T		_		ATE	+	DEX			LAT	_	DESCRIPTION	5	3	2	1	0
OR	ORA ORB ORCC	OP	~	#	OP 9A DA	4	2 2	OP BA FA	~ 5 5	3 3	OP 8A CA 1A	~ 2 2 3	# 2 2 2	AA EA	~ 4+ 4+	# 2+ 2+	OP	~®	#	$A \lor M \rightarrow A$ $B \lor M \rightarrow B$ $CC \lor IMM \rightarrow CC$	H • (-	N	‡ ‡	V 0 0	c •
PSH	PSHS	34	5+®	2									_							Push Registers on	•	•	•	•	•
	PSHU	36	5+®	2																S Stack Push Registers on U Stack	•	•	•	•	•
PUL	PULS	35	5+@	2																Pull Registers from S Stack	(-		100	-)
	PULU	37	5+®	2																Pull Registers from U Stack	(-		10)
ROL	ROLA ROLB ROL	49 59	2	1	09	6	2	79	7	3				69	6+	2+				B \	:	‡ ‡	‡ ‡ ‡	‡ ‡	‡ ‡ ‡
ROR	RORA RORB ROR	46 56	2 2	1	06	6	2	76	7	3				66	6+	2+				A B	•	‡ ‡	‡ ‡	•	‡ ‡ ‡
RTI		3В	6/15	1																Return From Interrupt	(-	_	1		-)
RTS		39	5	1																Return From Subroutine	•	•	•	•	•
SBC	SBCA SBCB				92 D2	4	2	B2 F2	5 5	3 3	82 C2	2	2	A2 E2	4+ 4+	2+ 2+				$\begin{array}{l} A - M - C \to A \\ B - M - C \to B \end{array}$	8	‡ ‡	‡ ‡	‡ ‡	‡
SEX		1D	2	1																Sign Extend B into A	•	‡	‡	•	•
ST	STA STB STD STS				97 D7 DD 10 DF	4 4 5 6	2 2 2 3	B7 F7 FD 10 FF	5 5 6 7	3 3 4				A7 E7 ED 10 EF	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				A → M B → M D → M: M+ 1 S → M: M + 1	•	‡ ‡ ‡	‡ ‡ ‡	0 0 0	:
	STU STX STY				DF 9F 10 9F	5 5 6	2 2 3	FF BF 10 BF	6 6 7	3 3 4				EF AF 10 AF	5+ 5+ 6+	2+ 2+ 3+				U → M: M + 1 X → M: M + 1 Y → M: M + 1	•	‡ ‡	‡	0 0 0	:
SUB	SUBA SUBB SUBD				90 D0 93	4 4 6	2 2 2	B0 F0 B3	5 5 7	3 3 3	80 C0 83	2 2 4	2 2 3	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+				$A - M \rightarrow A$ $B - M \rightarrow B$ $D - M: M + 1 \rightarrow D$	(8) (8)	‡ ‡	‡ ‡	‡ ‡	‡ ‡
SWI	SWI® SWI2®	3F 10 3F	19 20	1 2																Software Interrupt1 Software Interrupt2	:	:	•	•	:
	SWI3®	11 3F	20	2																Software Interrupt3	•	•	•	•	•
SYNC		13	≥2	1																Synchronize to Interrupt	•	•	•	•	•
TFR	R1, R2	1F	6	2																R1 → R2 ^②	(-	-	10		-)
TST	TSTA TSTB TST	4D 5D	2	1	0D	6	2	7D	7	3				6D	6+	2+				Test A Test B Test M	:	‡ ‡	‡ ‡	0 0 0	:

(NOTES)

This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
 R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
 The 8 bit registers are: A, B, CC, DP
 The 16 bit registers are: X, Y, U, S, D, PC

 EA is the effective address.

- The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken. SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.

- Conditions Codes set as a direct result of the instruction.
- Value of half-carry flag is undefined.
- Special Case Carry set if b7 is SET.
- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

LEG	END:

- Operation Code (Hexadecimal) Number of MPU Cycles Number of Program Bytes OP
- # Arithmetic Plus
 Arithmetic Minus
- Multiply
- Complement of M
- Transfer Into
 Half-carry (from bit 3)
 Negative (sign bit)

- Zero (byte)
- Z V C Overflow, 2's complement Carry from bit 7
 - Test and set if true, cleared otherwise Not Affected
- CC Condition Code Register
- Concatenation Logical or
- Logical and Logical Exclusive or
 - 417


Table 11 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	4			31	LEAY	A	4+	2+	61	*	4		
02	*				32	LEAS	1	4+	2+	62		1		
03	СОМ		6	2	33	LEAU	Indexed	4+	2+	63	сом		6+	2+
04	LSR		6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+
05	*		Ü	2	35	PULS	A	5+	2	65	*		٥.	2.
			•	•			T		2		DOD		٠.	٠.
06	ROR		6	2	36	PSHU		5+		66	ROR		6+	2+
07	ASR	1	6	2	37	PULU		5+	2	67	ASR		6+	2+
08	ASL, LSL	l	6	2	38	*	1			68	ASL, LS	SL	6+	2+
09	ROL	İ	6	2	39	RTS	1	5	1	69	ROL		6+	2+
0A	DEC		6	2	3A	ABX		3	1	6A	DEC	ĺ	6+	2+
0B	*				3B	RTI		6, 15	1	6B	*			
OC.	INC	1	6	2	3C	CWAI		20	2	6C	INC		6+	2+
0D	TST	1	6	2	3D	MUL	1	11	1	6D	TST	1	6+	2+
0E	JMP	. ↓	3	2	3E	*	Į.			6E	JMP	1	3+	2+
0F	CLR	Direct	6	2	3F	SWI	V	19	1	6F	CLR	Indexed	6+	2+
01	CLIT	Direct	Ū	2	31	O***	Implied		•	0,	CLIT	macaca	•	
10) See	-	-		40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	_	_	_	41	*	4			71	•			
12	NOP	Implied	2	1	42	*				72	*			
13	SYNC	Implied	2	1	43	COMA		2	1	73	СОМ	1	7	3
14					44	LSRA	1	2	1	74	LSR		7	3
15	*				45	*				75	*			
16	LBRA	Relative	5	3	46	RORA	1	2	1	76	ROR		7	3
17	LBSR	Relative	9	3	47	ASRA	1	2	1	77	ASR	1	7	3
18	*	Ticiative	,	3	48	ASLA, LSLA		2	1	78	ASL, LS	21	7	3
	DAA	Implied	2	1	49	ROLA		2	1	79	ROL	,	7	3
19		•			-				-					
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC	1	7	3
1B	*				4B	* .				7B	•			
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Implied	2	1	4D	TSTA		2	1	7D	TST		7	3
1E	EXG	1	8	2	4E	•	*			7E	JMP	. ♦	4	3
1 F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
		·					•					•		
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	A	3	2	51	*	+			81	CMPA	•	2	2
22	BHI		3	2	52	*				82	SBCA		2	2
23	BLS		3	2	53	COMB		2	1	83	SUBD		4	3
24	BHS, BCC		3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	*				85	BITA		2	2
26	BNE		3	2	56	RORB	1	2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRA	1	2	1	87	*		-	-
				2			1	2	1	88	EOD A		2	2
28	BVC	1	3		58	ASLB, LSLB	1				EORA			
29	BVS	ļ	3	2	59	ROLB	1	2	1	89	ADCA		2	2
2A	BPL	l	3	2	5A	DECB	1	2	1	8A	ORA		2	2
2B	ВМІ	İ	3	2	5B	*	1			8B	ADDA	- ♦	2	2
2C	BGE	l l	3	2	5C	INCB	(2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB	1	2	1	8D	BSR	Relative	7	2
2E	BGT	₩	3	2	5E	*	\rightarrow			8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	*			

LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)
 Number of program bytes
 Denotes unused opcode

(to be continued)



(NOTE): All unused opcodes are both undefined and illegal

HD6809, HD68A09, HD68B09


■ NOTE FOR USE

- [1] Exceptional Operation of HD6809
 - (a) Exceptional Operations of DMA/BREQ, BA signals

HD6809 acknowledges the input signal level of DMA/BREQ at the end of each cycle, then determines whether the next sequence is MPU or DMA. When "Low" level is detected, HD6809 executes DMA sequence by setting BA, BS to "High" level. However, in the conditions shown below the assertion of BA, BS delays one clock cycle.

< Conditions for the exception >

- (1) DMA/BREQ: "Low" for 6~13 cycles (2) DMA/BREQ: "High" for 3 cycles



(b) Exceptional Operations of DMA/BREQ, BA signals (#2)

HD6809 includes a self refresh counter for the re-

verce cycle steal. And it is only cleared if DMA/BREQ is inactive ("High") for 3 or more MPU cycles. So 1 or 2 inactive cycle(s) doesn't affect the self refresh counter.




Figure 22 Exception of DMA/BREQ

(c) How to avoid these exceptional operations

It is necessary to provide 4 or more cycles for in-

active DMA/BREQ level as shown in Fig. 23.




Figure 23 How to Avoid Exceptional Operations

[2] Restriction for DMA Transfer

There is a restriction for the DMA transfer in the HD6809 (MPU), HD6844 (DMAC) system. Please take care of following.

(a) An Example of the System Configuration

This restriction is applied to the following system.

- (1) DMA/BREQ is used for DMA request.
- (2) "Halt Burst Mode" is used for DMA transfer




Figure 24 An Example of HD6809, HD6844 System

The restriction is also applied to the system which doesn't use 7474 Flip-Flop. Fig. 24, Fig. 25 shows an example which uses 7474 for synchronizing DMA request with E.

(b) Restriction

"The number of transfer Byte per one DMA Burst transfer must be less than or equal to 14."

Halt burst DMA transfer should be less than or equal to 14 cycles. In another word, the number stored into DMA Byte count register should be $0\sim14$.

★ Please than care of the section [1](b) if 2 or more DMA channels are used for the DMA transfer.

(c) Incorrect operation of HD6809, HD6844 system

"Incorrect Operation" will occur if the number of DMA transfer Byte is more than 14 bytes. If DMA/BREQ is kept in "Low" level HD6809 performs

reverse cycle steals once in 14 DMA cycles by taking back the bus control. In this case, however, the action taken by MPU is a little bit different from the DMAC.

As shown in Fig. 25, DMA controller can't stop DMA transfer (A) by BA falling edge and excutes an extra DMA cycle during HD6809 dead cycle. So MPU cycle is excuted right after DMA cycle, the Bus confliction occurs at the beginning of MPU cycle.

(d) How to impliment Halt Bust DMA transfer (>14 cycles)

Please use \overline{HALT} input of HD6809 for the DMA request instead of $\overline{DMA/BREQ}$.




Figure 25 Comparison of HD6809, HD6844 DMA cycles

HD6809E, HD68A09E, HD68B09E—

MPU (Micro Processing Unit)

-PRELIMINARY —

The HD6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

HD6800 COMPATIBLE

- Hardware Interfaces with All HMCS6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES


- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in A Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories


SOFTWARE FEATURES

- 10 Addressing Modes
 - · HMCS6800 Upward Compatible Addressing Modes
 - · Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - · Program Counter Relative
 - True Indirect Addressing
 - Expanded Indexed Addressing:
 - 0.5.8. or 16-bit Constant Offsets
 - 8, or 16-bit Accumulator Offsets
 - Auto-Increment/Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic



- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

■ PIN ARRANGEMENT



(Top View)

HD6809E, HD68A09E, HD68B09E-

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	Vcc*	-0.3 ∼ +7.0	V
Input Voltage	Vin*	−0.3 ~ +7.0	٧
Operating Temperature Range	Topr	−20 ~+75	°C
Storage Temperature Range	Tstg	−55 ~+150	°C

^{*} With respect to Vss (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

	Item	Symbol	min	typ	max	unit
Supply Voltage		Vcc*	4.75	5.0	5.25	V
	Logic, Q, RES	VIL*	-0.3	_	0.8	V
	E	VILC*	-0.3	_	0.4	V
Input Voltage	Logic	*	2.0	_	Vcc*	V
	RES	VIH*	4.0	_	Vcc*	٧
	E	Vihc*	Vcc* -0.75	_	Vcc* +0.3	V
perating Temperature		Topr	20	25	75	°C

^{*} With respect to Vss (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS


• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $Ta = -20 \sim +70^{\circ}C$, unless otherwise noted.)

Item		Symbol	Test Condition	HE	6809	E	н	68A0	9E	HC	Unit		
		Symbol	rest Condition	min	typ*	max	min	typ*	max	min	typ*	max	Onit
	Logic, Q	ViH		2.0	_	Vcc	2.0	-	Vcc	2.0	-	Vcc	v
Input "High" Voltage	RES	VIHR		4.0	_	Vcc	4.0	-	Vcc	4.0	-	Vcc	v
	E	Viнc		Vcc -0.75	-	Vcc +0,3	Vcc -0.75	-	Vcc +0,3	Vec -0.75	-	Vcc +0.3	v
h	Logic, Q, RES	VIL		-0.3	_	0.8	-0.3	-	0.8	-0.3	-	0.8	٧
Input "Low" Voltage	E	VILC		-0.3	-	0.4	-0.3	-	0.4	-0.3	_	0.4	V
	Logic, Q, RES		Vin = 0 ~ 5.25V.	-2.5	-	2.5	-2.5	_	2.5	-2.5	_	2.5	μА
Input Leakage Current	E	lin	Vcc = max	-100	-	100	100	-	100	-100	-	100	μА
	D ₀ ~ D ₇		Load = -205µA, Vcc = min	2.4	-	-	2.4	-	-	2.4	-	_	v
Output "High" Voltage	A ₀ ~ A ₁₅ , R/W	Vон	ILoad = -145μA, Vcc = min	2.4	-	-	2.4	-	-	2.4	-	-	v
	BA, BS, LIC, AVMA, BUSY		!Load = -100μA, Vcc = min	2.4		-	2.4	-	_	2.4	_	-	v
Output Low Voltage		VoL	I _{Load} = 2mA, Vcc = min	_	_	0.5	-	-	0,5	-	-	0.5	v
Power Dissipation		Po		-	-	1.0	-	-	1.0	-	-	1.0	w
Input Capacitance	$D_0 \sim D_7$, Logic Input, Q, RES	Cin	Vin = 0V, Ta = 25°C,	_	10	15	-	10	15	-	10	15	pF
	E	1	f = 1MHz	_	30	50	_	30	50	_	30	50	pF
Output Capacitance	A ₀ ~ A ₁₅ , R/W, BA, BS, LIC, AVMA, BUSY	Cout	Vin = 0V, Ta = 25°C, f = 1MHz	-	10	15	-	10	15	-	10	15	pF-
Frequency of Operation	E, Q	f		0.1	-	1,0	0,1	-	1.5	0.1	-	2.0	MHz
Three-State (Off State)	D ₀ ~ D ₇	T	Vin = 0.4 ~ 2.4V.	-10	-	10	-10	-	10	-10	-	10	μА
Input Current	A ₀ ~ A ₁₅ , R/W	ITSI	Vin = 0.4 ~ 2.4V,	-100	-	100	-100	-	100	-100	-	100	μА

^{*} Ta = 25°C, V_{CC} = 5V


• AC CHARACTERISTICS (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.) READ/WRITE TIMING

Item	Symbol	Test	Н	D6809	E	Н	D68A0	9E	Н	D68B0	9E	Unit
Ten?	Cymbor	Condition	min	typ	max	min	typ	max	min	typ	max	J
Cycle Time	t _{cyc}		1000		10000	667		10000	500	_	10000	ns
Peripheral Read Access Times $t_{CYC} - t_{Ef} - t_{AD} - t_{DSR} = t_{ACC}$	tACC		695		_	440	-	-	330	-	-	ns
Data Setup Time (Read)	^t DSR		80	-	-	60	_	-	40	-	-	ns
Input Data Hold Time	†DHR		10	_	-	10	_	-	10	_	_	ns
Output Data Hold Time	tDHW		30	_	_	30	_		30			ns
Address Hold Time (Address, R/\overline{W})	^t AH		20	_	-	20	_	_	20	_	_	ns
Address Delay	^t AD		_	-	200	_	_	140	_	_	110	ns
Data Delay Time (Write)	tDDW	Fig. 1, 2,	-	-	200	-	-	140	_	_	110	ns
E Clock "Low"	tPWEL.	7~11, 13, 14 and	450	_	9500	295	_	9500	210	-	9500	ns
E Clock "High" (Measured at VIH)	tPWEH	17	450	_	9500	280	_	9500	220	_	9500	ns
E Rise and Fall Time	tEr, tEf		_	_	25	-	_	25	-	_	20	ns
Q Clock "High"	tPWQH		450	_	9500	280	-	9500	220	_	9500	ns
Q Rise and Fall Time	tar, taf		-	-	25	_	_	25	-	_	20	ns
E "Low" to Q Rising	tEQ1		200	-	_	130	-	-	100	_		ns
Q "High" to E Rising	tEQ2		200	-	_	130	_	-	100	_	T -	ns
E "High" to Q Falling	tEQ3		200	-	-	130	_	-	100	-	-	ns
Q "Low" to E Falling	tEQ4		200	-	-	130	_	-	100	-	_	ns
Interrupts HALT, RES and TSC Setup Time	tPCS		200	-	-	140	-	-	110	-	_	ns
TSC Drive to Valid Logic Levels	^t TSA		-	-	210	_	-	150	-	_	120	ns
TSC Release MOS Buffers to High Impedance	tTSR		-	_	200	_	_	140	-	-	110	ns
TSC Three-State Delay	tTSD		-	-	120	-	-	85	-	_	80	ns
Control Delay (BUSY, LIC, AVMA)	tCD		_	-	300	-	_	250	_	_	200	ns
Processor Control Rise/Fall	tPCr, tPCf		_	_	100	-	_	100	_	_	100	ns



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.

Figure 1 Read Data from Memory or Peripherals



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.





Figure 3 HD6809E Expanded Block Diagram



C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for $D_0 \sim D_7$ 90 pF for $A_0 \sim A_{15}$, R/W

R = 11.7 k Ω for D₀ ~ D₇ 16.5 k Ω for A₀ ~ A₁₅, R/ \overline{W} 24 k Ω for BA, BS LIC, AVMA, BUSY

All diodes are 1S2074 (H) or equivalent. C includes stray capacitance.

Figure 4 Bus Timing Test Load

■ PROGRAMMING MODEL

As shown in Figure 5, the HD6809E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

• Direct Page Register (DP)

The Direct Page Register of the HD6809E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs ($A_8 \sim A_{15}$) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HMCS6800 compatibility, all bits of this register are cleared during Processor Reset.




Figure 5 Programming Model of The Microprocessing Unit

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6809E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

Program Counter (PC)

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

• Condition Code Register (CC)

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

Bit 4 (1)

Bit 4 is the \overline{IRQ} mask bit. The processor will not recognize interrupts from the \overline{IRQ} line if this bit is set to a one. \overline{NMI} , \overline{FIRQ} , \overline{IRQ} , \overline{RES} and SWI all set I to a one; SWI2 and SWI3 do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RES} all set F to a one. \overline{IRQ} , SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ HD6809E MPU SIGNAL DESCRIPTION

Power (Vss, Vcc)

Two pins are used to supply power to the part: Vss is ground or 0 volts, while $V_{\rm CC}$ is +5.0 V ±5%.

• Address Bus $(A_0 \sim A_{15})$

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/W = "High", and BS = "Low"; this is a "dummy access" or \overline{VMA} cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

• Data Bus ($D_0 \sim D_7$)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

Read/Write (R/W̄)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is "High" or when TSC is asserted. Refer to Figures 1 and 2.

• RES

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations $FFFE_{16}$ and $FFFF_{16}$ (Table 1) when Interrupt Acknowledge is true, ($\overline{BA} \cdot BS = 1$). During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6809E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Ma Locat	p for Vector ions	Interrupt Vector Description
MS	LS	Description
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	ĪRQ
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

• HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although $\overline{\text{NMI}}$ or $\overline{\text{RES}}$ will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state (BA · BS = 1) can be achieved by pulling $\overline{\text{HALT}}$ "Low" while $\overline{\text{RES}}$ is still "Low". See Figure 8.

Bus Available, Bus Status (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.


The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPL	J State	MOU 0 D
ВА	BS	MPU State Definition
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT Acknowledge

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.


Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt Acknowledge is indicated when the HD6809E is in a Halt condition.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 7 RES Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 8 HALT and Single Instruction Execution for System Debug

Non Maskable Interrupt (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than \overline{FIRQ} , \overline{IRQ} or software interrupts. During recognition of an \overline{NMI} , the entire machine state is saved on the hardware stack. After reset, an \overline{NMI} will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of \overline{NMI} low must be at least one E cycle. If the \overline{NMI} input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

● Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

* NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

Clock Inputs E, Q

E and Q are the clock signals required by the HD6809E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, t_{AD} after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6809E. Proper operation of the MPU is not guaranteed unless tcyc, tpwel, tpwel timings are met.

BUSY

Busy will be "High" for the read and modify cycles of a readmodify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid t_{CD} after the rising edge of Q.

AVMA

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid t_{CD} after the rising edge of Q.

• LIC

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid $t_{\rm CD}$ after the rising edge of Q.


TSC

TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.


MPU Operation

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after \overline{RES} and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt or \overline{HALT} input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6809E.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified. E clock shown for reference only.

Figure 9 IRQ and NMI Interrupt Timing



, (NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified. E clock shown for reference only.

Figure 10 FIRQ Interrupt Timing




Figure 11 HD6809E Clock Generator






Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.

Figure 13 BUSY Timing



(NOTES) Data will be asserted by the MPU only during the interval while R/W is "Low" and E or Q is "High".

Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 14 TSC Timing




Figure 15 Flowchart for HD6809E Instruction

HD6809E, HD68A09E, HD68B09E

■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate Addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT

STX MOUSE

LDD \$2000

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA [CAT]

[\$FFFE] LDX

STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809E is compatible with direct addressing on the HMCS6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30

SETDP \$10 (Assembler directive)

LDB \$1030

LDD <CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfer X into Y

EXG A, B

Exchanges A with B A, B, X, Y Push Y, X, B and A onto S

PSHS PULU X, Y, D

Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

	F	ost-E	lyte f	Regis	ter Bi	t		Indexed Addressing
7	6	5	4	3	2	1	0	Mode
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	i	0	0	0	1	,R++
1	R	R	0	0	0	1	0	
1	R	R	i	0	0	1	1	,R
_1	R	R	i	0	1	0	0	EA = ,R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = , R + 8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
_1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	×	×	i	1	1	0	0	EA = ,PC + 8 Bit Offset
1	×	×	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i	1	1	1	1	EA ≈ [,Address]
							Addressing Mode Field Indirect Field (Sigh bit when b7 = 0)	
d = Of	= Don't Care = Offset Bit = 0 = Non Indirect 1 = Indirect							

Figure 16 Index Addressing Postbyte Register Bit Assignments

Table 2 Indexed Addressing Mode

		N	lon Indirect				Indirect		
Туре	Forms	Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	1
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	ORRnnnnn	1	0	default	ts to 8-bit		Г
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(2's Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not	allowed		
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, – R	1RR00010	2	0	not allowed			Г
	Decrement By 2	, – – R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
(2's Complement Offsets)	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	-	_	_	-	[n]	10011111	5	2

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD 0, X LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15) 8-bit (-128 to +127) 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23, X LDX -2, S LDY 300, X LDU CAT, Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B, Y LDX D, Y LEAX B, X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-

 $[\]stackrel{+}{\sim}$ and $\stackrel{+}{\scriptscriptstyle{\#}}$ indicate the number of additional cycles and bytes for the particular variation.

HD6809E, HD68A09E, HD68B09E

decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,- Y LDX ,--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0 → temp calculate the EA; temp is a holding register X + 2 → X perform autoincrement X → (temp) do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [, X] LDD [10, S] LDA [B, Y] LDD [, X++]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

BEQ CAT (short) BGT DOG (short)

CAT DOG	LBEQ LBGT	RAT RABBIT	(long) (long)
	•		
	•		
RAT	NOP		
RABBIT	NOP		

Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

■ HD6809E INSTRUCTION SET

The instruction set of the HD6809E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

• PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



← Pull			der	I	ush O			
PC	U	Y	X	DP	В	Α .	CC	
FFFF	← ir	ıсгеаsi	ing me	mory	addres	s	0000	
PC	S	Y	X	DP	В	Α	CC	

• TFR/EXG

Within the HD6809E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits $4 \sim 7$ of postbyte define the source register, while bits $0 \sim 3$ represent the destination register. These are denoted as follows:

0000 - D	0101 - PC
0001 – X	1000 - A
0010 - Y	1001 - B
0011 – U	1010 - CC
0100 - S	1011 - DF

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE DESTINATION	SOURCE	DESTINATION
--------------------	--------	-------------

• LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

	LEAX LBSR	MSG1, PCR PDATA (Print message routine)
	•	
MSG1	FCC	'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

3. temp \rightarrow a (load a)

LEAa, - b 1. $b-1 \rightarrow temp$ (calculate EA with predecrement) 2. $b-1 \rightarrow b$ (modify b, predecrement) 3. $temp \rightarrow a$ (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 3 LEA Examples

Instruction	Operation	Comment		
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X		
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X		
LEAY A, Y	$Y + A \rightarrow Y$	Adds 8-bit A accumulator to Y		
LEAY D, Y	$Y+D \rightarrow Y$	Adds 16-bit D accumulator to Y		
LEAU -10, U	U – 10 → U	Subtracts 10 from U		
LEAS -10, S	S – 10 → S	Used to reserve area on stack		
LEAS 10, S	S + 10 → S	Used to 'clean up' stack		
LEAX 5, S	S + 5 → X	Transfers as well as adds		

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long and Short Relative Branches

The HD6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (\overline{NMI}) or maskable $(\overline{FIRQ}, \overline{IRQ})$ with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since \overline{FIRQ} and \overline{IRQ} are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable $(\overline{FIRQ}, \overline{IRQ})$ with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809E, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this

HD6809E, HD68A09E, HD68B09E-

technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. \overline{VMA} is an indication of FFFF₁₆ on the address bus, R/\overline{W} = "High" and BS = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken)
Before Execution SP = F000

		•		
		•		
		•		
\$8000		LBSR	CAT	
		•		
		•		
		•		
\$A000	CAT	•		
		CYCLE-BY	Y-CYCLE FLOW	

		CYCLI	E-BY-CY	CLE FLOW
Cycle #	Address	Date	R/\overline{W}	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	FFFF	*	1	VMA Cycle
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order
				Byte of Return
				Address
9	EFFE	03	0	Stack Low Order
				Byte of Return
				Address

	_		/m
Example	2:	DEC	(Extended)

\$8000	DEC	C	\$A000				
\$A000	FCI	3	\$80)			
		CYCL	E-BY-CY	CLE FLOW			
Cycle #	Address	Date	R/\overline{W}	Description			
1	8000	7 A	1	Opcode Fetch			
2	8001	A0	1	Operand Address,			
				High Byte			
3	8002	00	1	Operand Address,			
				Low Byte			
4	FFFF	*	1	VMA Cycle			
5	A000	80	1	Read the Data			
6	FFFF	*	1	VMA Cycle			
7	A000	7F	0	Store the Decre-			

mented Data

* The data bus has the data at that particular address.

■ HD6809E INSTRUCTION SET TABLES

The instructions of the HD6809E have been broken down into five different categories. They are as follows:


8-Bit operation (Table 4)
16-Bit operation (Table 5)

Index register/stack pointer instructions (Table 6)

Relative branches (long or short) (Table 7)

Miscellaneous instructions (Table 8)


HD6809E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.



- (NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain "High" and interrupt processing will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).

 2. If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle
 - is necessary to bring the processor out of SYNC.
 - 3. Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.


Figure 17 SYNC Timing



(NOTE)

- 1. Busy = "High" during access of first byte of double byte immediate load.
- 2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.
- 3. AVMA is asserted on the cycle before a VMA cycle.


Figure 18 Address Bus Cycle-by-Cycle Performance



(NOTES)

- Stack (W) refers to the following sequence: SP ← SP − 1, then ADDR ← SP with R/W = "Low"
 Stack (R) refers to the following sequence: ADDR ← SP with R/W = "High", then SP ← SP + 1.
 PSHU, PULU instructions use the user stack pointer (i.e., SP = U) and PSHS, PULS use the hardware stack pointer (i.e., SP = S).
- 2. Vector refers to the address of an interrupt or reset vector (see Table 1).
- 3. The number of stack accesses will vary according to the number of bytes saved.
- 4. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)



(NOTES)

- Stack (W) refers to the following sequence: SP ← SP − 1, then ADDR ← SP with R/W = "Low"
 Stack (R) refers to the following sequence: ADDR ← SP with R/W = "High", then SP ← SP + 1.

 PSHU, PULU instructions use the user stack pointer (i.e., SP = U) and PSHS, PULS use the hardware stack pointer (i.e., SP = S).
- 2. Vector refers to the address of an interrupt or reset vector (see Table 1).
- 3. The number of stack accesses will vary according to the number of bytes saved.
- 4. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply $(A \times B \rightarrow D)$
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation	
ADDD	Add memory to D accumulator	
CMPD	Compare memory from D accumulator	
EXG D, R	Exchange D with X, Y, S, U or PC	
LDD	Load D accumulator from memory	
SEX	Sign Extend B accumulator into A accumulator	
STD	Store D accumulator to memory	
SUBD	Subtract memory from D accumulator	
TFR D, R	Transfer D to X, Y, S, U or PC	
TFR R, D	Transfer X, Y, S, U or PC to D	

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

HD6809E, HD68A09E, HD68B09E-

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	/ Add B accumulator to X (unsigned)

Table 7 Branch Instructions

Mnemonic(s)	Operation
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

-HD6809E, HD68A09E, HD68B09E

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 9 HD6809E Instruction Set Table

*		<u> </u>			•		н	D680	9E A	DDF	RESSI	NG N	MODE												
	RUCTION/ ORMS	IN	MPLI	ED	DI	REC		_	TEND			IEDI/		_	DEX	ED®	RE	LATI	VE	DESCRIPTION	5	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~®	#		Н	N	z	V	С
ABX ADC	ADÇA	ЗА	3	1	99	4	2	В9	5	3	89	2	2	A9	4+	2+				B+X→X (UNSIGNED) A+M+C→A	• ;	•	•	•	•
ADD	ADDA ADDB				D9 9B DB	4 4	2 2 2	F9 BB FB	5 5 5	3 3	C9 8B CB	2 2 2	2 2 2	E9 AB EB	4+ 4+ 4+	2+ 2+ 2+				B + M + C → B A + M → A B + M → B	‡ ‡	‡	‡ ‡	‡ ‡	‡
AND	ADDD ANDA ANDB				D3 94 D4	6 4 4	2 2 2	F3 B4 F4	7 5 5	3 3	84 C4	2 2	2 2	E3 A4 E4	6+ 4+ 4+	2+ 2+ 2+				D+M:M+1→D A ∧M→ A B ∧M→ B	• • •	‡ ‡	‡	00	•
ASL	ANDCC ASLA ASLB ASL	48 58	2 2	1	08	6	2	78	7	3	1C	3	2	68	6+	2+				B \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	666	:	1	‡	7)
ASR	ASRA ASRB ASR	47 57	2 2	1	07	6	2	77	7	3			<u>}</u>	67	6+	2+				8/	(B) (B) (B)	‡	1 1	•	1 1 1
всс	BCC						-							0,	0.		24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	•	:	•	:	:
BCS	BCS LBCS																25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	:	•	•	•	:
BEQ	BEQ LBEQ										,						27 10 27	3 5(6)	2	Branch Z = 1 Long Branch Z = 1	•	•	:	:	•
BGE	BGE LBGE																2C 10 2C	3 5(6)	2 4	Branch N⊕V=0 Long Branch N⊕V=0	:	:	•	:	:
BGT	BGT LBGT																2E 10 2E	3 5(6)	2	Branch Z√(N⊕V)≃0 Long Branch Z√(N⊕V)=0	:	•	:	:	:
ВНІ	BHI LBHI																22 10 22	3 5(6)	2 4	Branch C∨Z=0 Long Branch C∨Z=0	•	•	:	:	•
BHS	BHS																24	3	2	Branch C=0	•	•	•	•	•
	LBHS																10 24	5(6)	4	Long Branch C=0	•	•	•	•	•
BIT	BITA BITB				95 D5	4	2	B5 F5	5 5	3	85 C5	2	2	A5 E5	4+ 4+	2+ 2+				Bit Test A (M ∧ A) Bit Test B (M ∧B)	•	1	1	0	•
BLE	BLE LBLE																2F 10 2F	3 5(6)	2 4	Branch Z∨(N⊕V)=1 Long Branch Z∨(N⊕V)=1	:	:	:	?	:
BLO	BLO LBLO																25 10 25	3 5(6)	2	Branch C=1 Long Branch C=1	:	:	•	•	:
BLS	BLS LBLS																10	3 5(6)	2	Branch CVZ=1 Long Branch	•	•	•	•	•
BLT	BLT LBLT																23 2D 10	3 5(6)	2	C∨Z=1 Branch N⊕V=1 Long Branch	•	•	:	:	:
вмі	BMI LBMI										,						2D 2B 10 2B	3 5(6)	2 4	N ⊕ V=1 Branch N=1 Long Branch N=1	:	•	:	•	:
BNE	BNE LBNE																26 10 26	3 5(6)	2	N=1 Branch Z = 0 Long Branch Z = 0	:	•	•	:	:
BPL	BP L LBPL																2A 10 2A	3 5(6)	2	Branch N = 0 Long Branch N = 0	:	•	•	:	:
BRA	BRA LBRA																20 16	3 5	2	Branch Always Long Branch/ Always	•	•	:	•	:
BRN	BRN LBRN																21 10 21	3 5	2	Branch Never Long Branch Never	•.	•	:	•	:

(to be continued)

	UCTION/	 	VPLI	<u> </u>		IREC		т	TENE		ING	IEDI		1000	DEXI	ED (0)	pr	LATI	<u></u>		5	3	1	•	o
FC	DRMS	OP		#	OP	~	#	OP	~	#	OP	~	#	OP	_	_	OP	~®	VE #	DESCRIPTION	Н	-	2 Z	1 V	C
BSR	BSR	UP.	-	#	OF.	-	#	OF.	-	#	OF.	-	#	UP	-	#	8D	7	2	Branch to	•	•	•	•	•
	LBSR														}		17	9	3	Subroutine Long Branch to Subroutine	•	•	•	•	•
BVC	BVC LBVC																28 10 28	3 5(6)	2	Branch V = 0 Long Branch V = 0	:	:	:	:	:
BVS	BVS LBVS																29 10 29	3 5(6)	2	Branch V = 1 Long Branch V = 1	:	:	•	:	•
CLR	CLRA CLRB CLR	4F 5F	2	1	OF	6	2	7F	7	3				6F	6+	2+				$\begin{array}{c} 0 \rightarrow A \\ 0 \rightarrow B \\ 0 \rightarrow M \end{array}$:	000	1 1 1	0 0	000
CMP	CMPA CMPB CMPD				91 D1 10	4 4 7	2 2 3	B1 F1 10	5 5 8	3 3 4	81 C1 10	2 2 5	2 2 4	A1 E1 10	4+ 4+ 7+	2+ 2+ 3+				Compare M from A Compare M from B Compare M: M + 1		‡ ‡	‡ ‡	‡ ‡	‡ ‡
	CMPS				93	7	3	B3	8	4	83 11	5	4	A3	7+	3+				from D Compare M: M + 1	•	t	ţ	ţ	‡
	CMPU				9C	7	3	BC 11	8	4	8C	5	4	AC 11	7+	3+				from S Compare M: M + 1		1	1	‡	1
	CMPX				93 9C	6	2	B3 BC	7	3	83 8C	4	3	A3 AC	6+	2+				from U Compare M: M + 1		1	‡	1	1
	CMPY				10 9C	7	3	10 BC	8	4	10 8C	5	4	10 AC	7+	3+				from X Compare M: M + 1 from Y	•	t	ţ	‡	1
СОМ	COMA COMB COM	43 53	2	1 1	03	6	2	73	7	3				63	6+	2+				$\overline{A} \rightarrow A$ $\overline{B} \rightarrow B$ $\overline{M} \rightarrow M$:	‡ ‡	‡	000	1 1 1
CWAI		3С	20	2																CC ∧ IMM → CC (except 1→E) Wait for Interrupt	(-		(1)		-)
DAA		19	2	1																Decimal Adjust A	•	‡	1	8	1
DEC	DECA DECB DEC	4A 5A	2	1	0A	6	2	7A	7	3				6A	6+	2+				$A - 1 \rightarrow A$ $B - 1 \rightarrow B$ $M - 1 \rightarrow M$:	‡ ‡	‡ ‡	1 1 1	•
EOR	EORA EORB				98 D8	4	2 2	B8 F8	5 5	3	88 C8	2	2 2	A8 E8	4+ 4+	2+ 2+				$A \oplus M \rightarrow A$ $B \oplus M \rightarrow B$	•	ţ	‡	0	:
EXG	R1, R2	1 E	7	2																R1 ↔ R2®	(-	╀-	100	<u> </u>	b
INC	INCA INCB INC	4C 5C	2	1	ос	6	2	7C	7	3				6C	6+	2+				$A + 1 \rightarrow A$ $B + 1 \rightarrow B$ $M + 1 \rightarrow M$	•	‡ ‡	‡ ‡	1	•
JMP					0E	3	2	7E	4	3				6E	3+	2+				EA [®] → PC	•	•	•	•	•
JSR				ŀ	9D	7	2	BD	8	3				AD	7+	2+				Jump to Subroutine	•	•	•	•	•
LD	LDA LDB LDD LDS				96 D6 DC 10	4 4 5 6	2 2 3	#6 FC 10	5 5 6 7	3 3 4	86 C6 CC 10	2 2 3 4	2 2 3 4	A6 E6 EC	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				M → A M → B M: M + 1 → D M: M + 1 → S	•	1 1 1	‡ ‡ ‡	0 0 0	•
	LDV LDY				DE DE 9E 10 9E	5 5 6	2 2 3	FE FE BE 10 BE	6 6 7	3 3 4	CE CE 8E 10 8E	3 3 4	3 3 4	EE AE 10 AE	5+ 5+ 6+	2+ 2+ 3+				M: $M + 1 \rightarrow U$ M: $M + 1 \rightarrow X$ M: $M + 1 \rightarrow Y$	•	‡ ‡	‡ ‡	0 0	•
LEA	LEAS LEAU LEAX LEAY				90			BC			OC.			32 33 30	4+ 4+ 4+	2+ 2+ 2+				EA ^③ → S EA ^③ → U EA ^③ → X EA ^④ → Y	•	•	• • •	• • • •	•
LSL	LSLA LSLB LSL	48 58	2 2	1	08	6	2	78	7	3				31 68	4+ 6+	2+				£X-3-7		‡	‡ ‡	‡ ‡	‡
LSR	LSRA LSRB LSR	44 54	2	1	04	6	2	74	7	3				64	6+	2+				Å}□□□□-□	•	000	‡ ‡	•	‡ ‡
MUL	LUI	3D	11	1	U4	٥	-	'4	′	3				04	0	2				$A \times B \rightarrow D$	•	•	ţ	•	9
NEG	NEGA NEGB	40 50	2	1 1																(Unsigned) Ā + 1 → A B + 1 → B	8	‡	‡ ‡	‡	‡ ‡
NOP	NEG	12	2	1	00	6	2	70	7	3				60	6+	2+				M + 1 → M No Operation	8	‡	‡ •	‡ •	‡

(to be continued)

INICED							н	D 68 09	E A	DDRE	ESSIN	IG M	ODES	3								*****	_		
	UCTION/ DRMS	11	MPLIE	D	D	IREC	T	EXTE	NDE	Đ	IMN	1EDI.	ATE	INI	DEXI	D ®	RE	LAT	IVE	DESCRIPTION	5	3	2	1	0
		OP	~	#	OP	~	#	OP	₹.	#	OP	?	#	OP	~	#	OP	~®	#		Н	Ν	z	ν	С
OR	ORA ORB ORCC				9A DA	4	2 2	BA FA	5 5	3	8A CA 1A	2 2 3	2 2 2	AA EA	4+ 4+	2+ 2+				$A \lor M \rightarrow A$ $B \lor M \rightarrow B$ $CC \lor IMM \rightarrow CC$	• (-	‡	‡ (7)	0	•
PSH	PSHS.	34	5+®	2																Push Registers on	•	•	•	•	•
	PSHU	36	5+®	2																S Stack Push Registers on U Stack	•	•	•	•	•
PUL	PULS	35	5+®	2										ŀ						Pull Registers from S Stack	(-	-	(0)	_)
	PULU	37	5+®	2																Pull Registers from U Stack	(-	-	(10)	\dashv)
ROL	ROLA ROLB ROL	49 59	2 2	1	09	6	2	79	7	3				69	6+	2+				₩ }-[[]	:	‡ ‡ ‡	‡ ‡	1 1	‡ ‡
ROR	RORA RORB ROR	46 56	2	1	06	6	2	76	7	3				66	6+	2+				â	:	‡ ‡ ‡	‡ ‡ ‡	•	‡ ‡ ‡
RTI		3В	6/15	1																Return From Interrupt	(-		(7)	_	-)
RTS		39	5	1																Return From Subroutine	•	•	•	•	•
SBC	SBCA SBCB				92 D2	4	2 2	B2 F2	5 5	3	82 C2	2	2 2	A2 E2	4+ 4+	2+ 2+				$\begin{array}{c} A-M-C\rightarrow A \\ B-M-C\rightarrow B \end{array}$	(8) (8)	‡ ‡	‡	ţ	:
SEX		1D	2	1																Sign Extend B into A	•	î	ţ	•	•
ST	STA STB STD	ŀ			97 D7 DD	4 4 5	2 2 2	B7 F7 FD	5 5 6	3 3				A7 E7 ED	4+ 4+ 5+	2+ 2+ 2+				A → M B → M D → M: M+ 1	•	‡ ‡ ‡	1 1	0	•
	STS				10 DF	6	3	10 FF	7	4				10 EF	6+	3+				S → M: M + 1	•	1	ţ	0	•
	STU STX STY				DF 9F 10 9F	5 5 6	2 2 3	FF BF 10 BF	6 6 7	3 3 4				EF AF 10 AF	5+ 5+ 6+	2+ 2+ 3+				U → M: M + 1 X → M: M + 1 Y → M: M + 1	•	1 1	1	0 0 0	:
SUB	SUBA SUBB SUBD				90 D0 93	4 4 6	2 2 2	B0 F0 B3	5 5 7	3 3	80 C0 83	2 2 4	2 2 3	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+				A M → A B M → B D M: M + 1 → D	(8) •	‡ ‡ ‡	1	1	: :
SWI	SWI® SWI2®	3F 10	19 20	1 2																Software Interrupt1 Software Interrupt2	•	•	•	•	:
	SWI3®	3F 11 3F	20	2																Software Interrupt3	•	•	•	•	•
SYNC		13	≥2	1																Synchronize to Interrupt	•	•	•	•	•
TFR	R1, R2	1F	6	2																R1 → R2 ^②	(-	\vdash	(10)	\vdash	()
TST	TSTA TSTB TST	4D 5D	2 2	1	OD	6	2	7D	7	3				6D	6+	2+				Test A Test B Test M	:	† ‡ ‡	‡ ‡	0 0 0	:

(NOTES)

- This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
- R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
 The 8 bit registers are: A, B, CC, DP
 The 16 bit registers are: X, Y, U, S, D, PC

- EA is the effective address.

 The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
- 5(6) means: 5 cycles if branch not taken, 6 cycles if taken. SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.
- Conditions Codes set as a direct result of the instruction. Value of half-carry flag is undefined.
- Special Case Carry set if b7 is SET.
- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus Multiply
- × Complement of M
- Transfer Into Half-carry (from bit 3)
- Negative (sign bit)

- Zero (byte)
- Overflow, 2's complement Ċ
- Carry from bit 7
 Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
 - Concatenation
- Logical or ٨ Logical and
- Logical Exclusive or

Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	A			31	LEAY	A	4+	2+	61	*	^		
02	•	į			32	LEAS	Ţ	4+	2+	62	*	j		
03	СОМ		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
04	LSR	İ	6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+
05	*		•	_	35	PULS	A	5+	2	65	*			_
06	ROR		6	2	36	PSHU		5+	2	66	ROR		6+	2+
07	ASR	l	6	2	37	PULU		5+	2	67	ASR		6÷	2+
08	ASL, LSL		6	2	38	*	ļ	3.	-	68	ASL, LS	. ;	6+	2+
09	ROL	ł	6	2	39	RTS		5	1	69	ROL	/_	6+	2+
0A	DEC	ł	6	2	3A	ABX		3	1	6A	DEC		6+	2+
OB	*		·	2	3B	RTI		6, 15	1	6B	*		Ů,	2 '
OC.	INC	ì	6	2	3C	CWAI	1	20	2	6C	INC		6+	2+
		ŀ		2			1	11	1	6D	TST		6+	2+
0D	TST	1	6		3D	MUL *		11	•	6E	JMP	1	3+	2+
0E	JMP	V	3	2	3E		V	10		6F		I m alou o al		
OF	CLR	Direct	6	2	3F	SWI	Implied	19	1	ьг	CLR	Indexed	6+	2+
10	∖ See	_	_	-	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	_			41	*	4			71	*	A		
12	NOP	Implied	2	1	42	*				72	*			
13	SYNC	Implied	2	1	43	COMA		2	1	73	COM		7	3
14					44	LSRA		2	1	74	LSR		7	3
15	•				45	*				75	*			
16	LBRA	Relative	5	3	46	RORA		2	1	76	ROR	1	7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR		7	3
18	*				48	ASLA, LSLA		2	1	78	ASL, LS	SL	7	3
19	DAA	Implied	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC		7	3
1B			_		4B	*				7B	*			
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Implied	2	1	4D	TSTA		2	1	7D	TST		7	3
1E	EXG	‡	8	2	4E	*	1	-	•	7E	JMP	1	4	3
1F	TFR	▼ Implied	6	2	4F	CLRA	▼ Implied	2	1	7F	CLR	Extended	7	3
•••	.,,,	Implied	U	2		CLITA	mpnea	-	'		OL!!	Extended	•	Ŭ
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	A	3	2	51	•	4			81	CMPA	†	2	2
22	BHI	1	3	2	52	•				82	SBCA		2	2
23	BLS		3	2	53	COMB		2	1	83	SUBD		4	3
24	BHS, BCC	i	3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	*				85	BITA	1	2	2
26	BNE		3	2	56	RORB		2	1	86	LDA	İ	2	2
27	BEQ		3	2	57	ASRA		2	1	87	*			
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA		2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA		2	2
2A	BPL		3	2	5A	DECB		2	1	8A	ORA		2	2
2B	BMI		3	2	5B	*		_		8B	ADDA	1	2	2
2C	BGE	1	3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT	- 1	3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	1	3	2	5E	*	. ↓	_		8E	LDX	Immed	3	3
2F	BLE	▼ Relative	3	2	5F	CLRB	Implied	2	1	8F	*			
			_											

LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)

Number of program bytes

Denotes unused opcode

(to be continued)

HD6809E, HD68A09E, HD68B09E-

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3
91	CMPA	A	4	2	C7		A			FD	STD	A	6	3
92	SBCA	T	4	2	C8	EORB	Ī	2	2	FE	LDU	1	6	3
93	SUBD	1	6	2	C9	ADCB		2	2	FF	STU	Extended	6	3
94	ANDA		4	2	CA	ORB		2	2	• • •	0.0		•	•
95	BITA	1	4	2	СВ	ADDB		2	2					
96	LDA	1	4	2	CC	LDD		3	3		2 84	tes Opcode		
97	STA		4	2	CD	*	1	3	3		2 Dy	es Opcode		
-				2				•	•	4004			_	
98	EORA	1	4		CE	LDU	Immed	3	3		LBRN	Relative	5	4
99	ADCA	1	4	2	CF	-					LBHI	†	5(6)	4
9A	ORA		4	2					_		LBLS		5(6)	4
9B	ADDA	1	4		D0	SUBB	Direct	4	2		LBHS,		5(6)	4
9C	CMPX	l	6	2	D1	СМРВ	•	4	2		LBCS,	LBLO	5(6)	4
9D	JSR	İ	7	2	D2	SBCB		4	2		LBNE		5(6)	4
9E	LDX	7	5	2	D3	ADDD		6	2		LBEQ	1	5(6)	4
9F	STX	Direct	5	2	D4	ANDB		4	2		LBVC	İ	5(6)	4
					D5	BITB		4	2	1029	LBVS	l	5(6)	4
A0	SUBA	Indexed	4+	2+	D6	LDB		4	2	102A	LBPL	İ	5(6)	4
A1	CMPA	A	4+	2+	D7	STB		4	2	102B	LBMI		5(6)	4
A2	SBCA		4+	2+	D8	EORB		4	2	102C	LBGE		5(6)	4
А3	SUBD	1	6+	2+	D9	ADCB	1	4	2	102D	LBLT	l	5(6)	4
A4	ANDA	1	4+	2+	DA	ORB		4	2	102E	LBGT		5(6)	4
A5	BITA	ì	4+	2+	DB	ADDB	ì	4	2	102F	LBLE	Relative	5(6)	4
A6	LDA		4+	2+	DC	LDD		5	2	103F	SWI2	Implied	20	2
Α7	STA		4+	2+	DD	STD		5	2	1083	CMPD	Immed	5	4
A8	EORA	l	4+	2+	DE	LDU	•	5	2	108C	CMPY	‡	5	4
A9	ADCA	}	4+	2+	DF	STU	Direct	5	2	108E	LDY	Immed	4	4
AA	ORA	1	4+	2+	-					1093	CMPD		7	3
AB	ADDA	1	4+	2+	ΕO	SUBB	Indexed	4+	2+		CMPY		7	3
AC	CMPX		6+	2+	E1	CMPB	<u> </u>	4+	2+		LDY	I	6	3
AD	JSR		7+	2+	E2	SBCB	T	4+	2+	109F		Direct	6	3
AE	LDX		5+	2+	E3	ADDD	İ	6+	2+		CMPD		7+	3+
AF	STX	Indexed	5+	2+	E4	ANDB	Ì	4+	2+		CMPY		7+	3+
	• • • • • • • • • • • • • • • • • • • •		•	-	E5	BITB		4+	2+		LDY	L	6+	3+
во	SUBA	Extended	5	3	E6	LDB		4+	2+	10AE		Indexed	6+	3+
B1	CMPA	A	5	3	E7	STB		4+	2+		CMPD		8	4
B2	SBCA	T	5	3	E8	EORB	ĺ	4+	2+		CMPY	EXTENDED.	8	4
B3	SUBD		7	3	E9	ADCB		4+	2+	10BC		T	7	4
B4	ANDA	}	5	3	EA	ORB	ì	4+	2+	10BE		Extended	7	4
B5	BITA	1	5	3	EB	ADDB		4+	2+	10EF		Immed	4	4
B6	LDA	[5	3	EC	LDD		5+	2+			Direct	6	3
B7	STA	i	5	3	ED	STD	. i	5+		10DE			6	3
B8	EORA		5	3					2+	10DF		Direct	-	_
B9		ļ	5	3	EE	LDU		5+	2+	10EE		Indexed	6+	3+
	ADCA			-	EF	STU	Indexed	5+	2+	10EF		Indexed	6+	3+
BA	ORA		5	3				_	_	10FE		Extended	7	4
BB	ADDA		5	3	FO	SUBB	Extended	5	3	10FF		Extended	7	4
BC	CMPX	1	7	3	F1	СМРВ	•	5	3		SW13	Implied	20	2
BD	JSR	ļ	8	3	F2	SBCB		5	3		CMPU		5	4
BE	LDX	_ 🔻	6	3	F3	ADDD		7	3		CMPS	Immed	5	4
BF	STX	Extended	6	3	F4	ANDB)	5	3		CMPU		7	3
					F5	BITB		5	3		CMPS	Direct	7	3
CO	SUBB	Immed	2	2	F6	LDB		5	3	11A3	CMPU	Indexed	7+	3+
Ĉ1	CMPB	Ť	2	2	F7	STB		5	3	11AC	CMPS	Indexed	7+	3+
C2	SBCB		2	2	F8	EORB		5	3	11B3	CMPU	Extended	8	4
C3	ADDD		4	3	F9	ADCB		5	3	11BC	CMPS	Extended	8	4
C4	ANDB	₩	2	2	FA	ORB	. ↓	5	3					
C5	BITB	Immed	2	2	FB	ADDB	Extended	5	3					

(NOTE): All unused opcodes are both undefined and illegal

HD6821, HD68A21, HD68B21-PIA (Peripheral Interface Adapter)


The HD6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the HD6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bi-directional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.


The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

FEATURES


- Two Bi-directional 8-Bit Peripheral Data Bus for interface to Peripheral devices
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines: Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive' Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- N Channel Silicon Gate MOS
- Compatible with MC6821, MC68A21 and MC68B21

■ BLOCK DIATRAM





■ PIN ARRANGEMENT



(Top View)

HD6821, HD68A21, HD68B21-

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	· V
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°c

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	٧
	V _{IL} *	-0.3	_	0.8	v
Input Voltage	V _{IH} *	2.0		V _{cc}	V
Operating Temperature	Topr	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Inputs	VIH		2.0	-	Vcc	٧
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	٧
Input Leakage Current	R/\overline{W} , \overline{RES} , RS_0 , RS_1 , CS_0 , CS_1 , \overline{CS}_2 , CA_1 , CB_1 , E	l _{in}	V _{in} = 0~5.25V	- 2.5	-	2.5	μΑ
Three-State (Off State) Input Current	$D_0 \sim D_7$, $PB_0 \sim PB_7$, CB_2	ITSI	V _{in} = 0.4~2.4V	- 10	-	10_	μΑ
Input "High" Current	PA ₀ ~PA ₇ , CA ₂	IIH	V _{IH} = 2.4V	-200	-	_	μΑ
Input "Low" Current	PA ₀ ~PA ₇ , CA ₂	l _{IL}	V _{IL} = 0.4V		-	-2.4	mA
	D ₀ ~D ₇		I _{OH} = -205μA	2.4	-	_	·
Outros //Link// Malana	DA - DA CA	1 ,, 1	I _{OH} = -200μA	2.4**	-		v
Output "High" Voltage	$PA_0 \sim PA_7$, CA_2	V _{ОН}	I _{OH} = -10μA	V _{CC} -1.0	-	-	v
	PB ₀ ~PB ₇ , CB ₂	1	I _{OH} = -200μA	2.4	-	-	
	D ₀ ∼D ₇ , IRQA, IRQB		I _{OL} = 1.6mA	_		0.4	
Output "Low" Voltage	04-04-	VoL	I _{OL} = 1.6mA	-	T	0.4	V
	Other Outputs		I _{OL} = 3.2mA	-	-	0.6	
	D ₀ ~D ₇		V _{OH} = 2.4V	-205	_	_	μΑ
Output "High" Current	PA ₀ ~PA ₇ , CA ₂	Іон	V _{OH} = 2.4V**	-200	-	_	μΑ
	PB ₀ ∼PB ₇ , CB ₂	1	V _{OH} = 1.5V	-1.0	 - 	-10	mA
Output Leakage Current (Off State)	IRQA, IRQB	ILOH	V _{OH} = 2.4V	-	-	10	μΑ
Power Dissipation		PD		-	260	550	mW
	PA ₀ ~PA ₇ , PB ₀ ~PB ₇ , CA ₂ , CB ₂ , D ₀ ~D ₇		V _{in} = 0V,	-	-	12.5	
Input Capacitance	R/\overline{W} , \overline{RES} , RS_0 , RS_1 , CS_0 , CS_1 , $\overline{CS_2}$, CA_1 , CB_1 , E	C _{in}	V _{in} = 0V, Ta = 25°C, f = 1.0MHz	_	_	10	рF
Output Capacitance	ĪRQĀ, ĪRQB	Cout	V _{in} = 0V, Ta = 25°C, f = 1.0MHz	_	-	10	рF

^{*} $Ta = 25^{\circ}C, V_{CC} = 5.0V$

^{**} HD68B21; V_{OH} = 2.2V min (PA₀~PA₇, CA₂)

• AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{SS}=0, Ta=-20~+75°C, unless otherwise noted.)

1. PERIPHERAL TIMING

ltem		Symbol	Test Condition	HD6	B21	HD68A21		HD68B21		Unit
Item		Symbol	rest Condition	min	max	min	max	min	max	Onit
Peripheral Data Setup Time	tPDSU	Fig. 1	200	_	135	-	100		ns	
Peripheral Data Hold Time		t _{PDH}	Fig. 1	0	-	0	-	0		ns
Delay Time, Enable negative transition to CA ₂ negative transition	Enable → CA ₂ Negative	^t CA2	Fig. 2, Fig. 3	-	1.0	-	0.67	-	0.5	μ
Delay Time, Enable negative transition to CA ₂ positive transition	Enable → CA ₂ Positive	t _{RS1}	Fig. 2	-	1.0	_	0.67	-	0.5	雌
Rise and Fall Times for CA ₁ and CA ₂ input signals	CA ₁ , CA ₂	t _r , t _f	Fig. 3	_	1.0	_	1.0	_	1.0	μs
Delay Time from CA ₁ active transition to CA ₂ positive transition	CA ₁ - CA ₂	t _{RS2}	Fig. 3		2.0		1.35	-	1.0	μз
Delay Time, Enable negative transition to Peripheral Data Valid	Enable→Peripheral Data	^t PDW	Fig. 4, Fig. 5	-	1.0	-	0.67	-	0.5	μς
Delay Time, Enable negative transition to Peripheral CMOS Data Valid	Enable → Peripheral Data PA ₀ ~PA ₇ , CA ₂	^t cmos	V _{CC} - 30% V _{CC} Fig. 4	-	2.0	-	1.35	-	1.0	μs
Delay Time, Enable positive transition to CB ₂ negative position	Enable → CB ₂	t _{CB2}	Fig. 6, Fig. 7	-	1.0	-	0.67	_	0.5	μ\$
Delay Time, Peripheral Data Valid to CB ₂ negative transition	Peripheral Data → CB ₂	^t DC	Fig. 5	20	-	20		20		ns
Delay Time, Enable positive transition to CB ₂ positive transition	Enable → CB ₂	^t RS1	Fig. 6	1	1.0	_	0.67	_	0.5	μs
Peripheral Control Output Pulse Width, CA ₂ /CB ₂	CA ₂ , CB ₂	PWCT	Fig. 2, Fig. 6	550		550	_	500	-	ns
Rise and Fall Time for CB ₁ and CB ₂ input signals	CB ₁ , CB ₂	t _r , t _f	Fig. 7	_	1.0	_	1.0	_	1.0	μs
Delay Time, CB ₁ active transition to CB ₂ positive transition	$CB_1 \rightarrow CB_2$	t _{RS2}	Fig. 7	-	2.0	-	1.35	-	1.0	μs
Interrupt Release Time, IRQA and IRQB	ĪRQĀ, ĪRQB	t _{IR}	Fig. 9	-	1.6	-	1.1	-	0.85	μs
Interrupt Response Time	TROA, TROB	t _{RS3}	Fig. 8	-	1.0	_	1.0		1.0	μς
Interrupt Input Pulse Width	CA ₁ , CA ₂ , CB ₁ , CB ₂	PWI	Fig. 8	500**	_	500**	-	500**	-	ns
Reset "Low" Time	RES*	tRL	Fig. 10	1.0	-	0.66	_	0.5		μs

^{*} The Reset line must be "High" a minimum of 1.0µs before addressing the PIA.
** At least one Enable "High" pulse should be included in this period.

2. BUS TIMING

1) READ

	Company	Test Condition	HD6821		HD68A21		HD68B21		Unit	
Item		Symbol	Test Condition	min	max	min	max	min	max	Unit
Enable Cycle Time		tcycE	Fig. 11	1000	_	666	l –	500	_	ns
Enable Pulse Width, "High"		PWEH	Fig. 11	450	_	280	_	220	-	ns
Enable Pulse Width, "Low"		PWEL	Fig. 11	430	_	280	_	210	-	ns
Enable Pulse Rise and Fall Times		t _{Er} , t _{Ef}	Fig. 11	_	25	_	25		25	ns
Setup Time	Address, R/W-Enable	tAS	Fig. 12	140	-	140	_	70		ns
Address Hold Time		^t AH	Fig. 12	10	-	10	-	10	_	ns
Data Delay Time		t _{DDR}	Fig. 12	_	320		220	_	180	ns
Data Hold Time		t _{DHR}	Fig. 12	10	-	10	_	10	-	ns

2) WRITE

la.	Sumbal	Test Condition	HD6821		HD68A21		HD68B21		Unit		
	em	Symbol	rest Condition	min	max	min	max	min	max	Joint	
Enable Cycle Time		t _{cycE}	Fig. 11	1000	_	666	—	500	-	ns	
Enable Pulse Width, "High"	PWEH	Fig. 11	450	_	280	-	220	-	ns		
Enable Pulse Width, "Low"		PWEL	Fig. 11	430	-	280	-	210	-	ns	
Enable Pulse Rise and Fall 1	Times	t _{Er} , t _{Ef}	Fig. 11	-	25	_	25	-	25	ns	
Setup Time		tAS	tAS	Fig. 13	140	_	140	T - T	70		ns
Address Hold Time Address, R/W-Enable		tAH	Fig. 13	10	_	10	_	10		ns	
Data Setup Time		tosw	Fig. 13	195	_	80		60	-	ns	
Data Hold Time		^t DHW	Fig. 13	10		10	_	10		ns	





Figure 1 Peripheral Data Setup and Hold Times (Read Mode)



 Assumes part was deselected during the previous E pulse.

Figure 2 CA₂ Delay Time (Read Mode; CRA5=CRA3=1, CRA4=0)




Figure 3 CA₂ Delay Time (Read Mode; CRA5=1, CRA3=CRA4=0)




Figure 4 Peripheral CMOS Data Delay Times (Write Mode; CRA5=CRA3=1, CRA4=0)






Figure 5 Peripheral Data and CB₂ Delay Times (Write Mode; CRB5=CRB3=1, CRB4=0)



* Assumes part was deselected during the previous E pulse.


Figure 6 CB₂ Delay Time (Write Mode; CRB5=CRB3=1, CRB4=0)



CA, CA 2.00 0.87 CB, CB2 IRQA/B ^tRS3 * Assumes Interrupt Enable Bits are set.

Figure 7 CB₂ Delay Time (Write Mode; CRB5=1, CRB3=CRB4=0)

Figure 8 Interrupt Pulse Width and IRQ Response







Figure 9 IRQ Release Time

Figure 10 RES Low Time

Figure 11 Enable Signal Characteristics







Figure 12 Bus Read Timing Characteristics (Read Information from PIA)

Figure 13 Bus Write Timing Characteristics (Write Information into PIA)



All diodes are1\$2074@or equivalent.

Adjust R_L so that I_{OL} = 1.6mA, then test V_{OL} All diodes are 1\$2074 (9) or equivalent. Adjust RL so that IOL = 3.2mA, then test VOL

Figure 14 Bus Timing Test Loads

■ PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the HD6800 MPU with an eight-bit bi-directional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the HD6800 VMA output, permit the MPU to have complete control over the PIA. VMA should be utilized in conjunction with an MPU address line into a chip select of the PIA.

PIA Bi-Directional Data (D₀∼D₇)

The bi-directional data lines $(D_0 \sim D_7)$ allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The R/\overline{W} line is in the Read ("High") state when the PIA is selected for a Read operation.

• PIA Enable (E)

The enable pulse, E, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse. This signal will normally be a derivative of the HMCS6800 System ϕ_2 Clock. This signal must be continuous clock pulse.

PIA Read/Write (R/W)

This signal is generated by the MPU to control the direction of data transfers on the Data Bus. A "Low" state on the PIA line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A "High" on the R/\overline{W} line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

Reset (RES)

The active "Low" RES line is used to reset all register bits in the PIA to a logical zero "Low". This line can be used as a power-on reset and as a master reset during system operation.

PIA Chip Select (CS₀, CS₁ and CS₂)

These three input signals are used to select the PIA. CS_0 and CS_1 must be "High" and \overline{CS}_2 must be "Low" for selection of the device. Data transfers are then performed under the control of the E and R/W signals. The chip select lines must be stable for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.

• PIA Register Select (RS₀ and RS₁)

The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request (IRQA and IRQB)

The active "Low" Interrupt Request lines (IRQA and IRQB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each IRQ line has two internal interrupt flag bits that can cause the IRQ line to go "Low". Each flag bit is associated with a particular peripheral interrupt line. Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition the interrupt control lines (CA_1, CA_2, CB_1, CB_2) . When these lines are used as interrupt inputs at least one E pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

■ PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8-bit bi-directional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PA₀~PA₇)

Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a "1" in the corresponding Data Direction Register bit for those lines which are to be outputs. A "0" in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical "1" written into the register will cause a "High" on the corresponding data line while a "0" results in a "Low". Data in Output Register A may be read by an MPU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic "1" output and less than 0.8 volt for a logic "0" output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

Section B Peripheral Data (PB₀∼PB₁)

The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to $PA_0 \sim PA_7$. However, the output buffers driving these lines differ from those driving lines $PA_0 \sim PA_7$. They have three-state capability, allowing them to enter a high impedance state when the peripheral data line is used as a input. In addition, data on the peripheral data lines $PB_0 \sim PB_7$ will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "High". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 2.5 milliampere (typ.) at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA₁ and CB₁)

Peripheral Input lines CA_1 and CB_1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA₂)

The peripheral control line CA_2 can be programmed to act as an interrupt input or as a peripheral control output. As an output, this line is compatible with standard TTL. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB₂)

Peripheral Control line CB₂ may also be programmed to act as an interrupt input or peripheral control output. As an input,

this line has "High" input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 2.5 milliampere (typ) at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.


(NOTE) 1. Interrupt inputs CA₁, CA₂, CB₁ and CB₂ shall be used at normal "High" level. When interrupt inputs are "Low" at reset (RES = "Low"), interrupt flags CRA6, CRA7, CRB6 and CRB7 may be set.


 Pulse width of interrupt inputs CA₁, CA₂, CB₁ and CB₂ shall be greater than a E cycle time. In the case that "High" time of E signal is not contained in Interrupt pulse, an interrupt flag may not be set.



• The equivalent Circuit of the Lines on Peripheral side

The equivalent circuit of the lines on Peripheral side is shown in Fig. 15. The output circuits of A port is different from that of B port. When the port is used as input, the input is pullup to V_{CC} side through load MOS in A port and B port becomes "Off" (high impedance).





(b) Section B Figure 15 Peripheral Data Bus

■ INTERNAL CONTROLS

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RS₀ and RS₁ inputs together with bit 2 in the Control Register, as shown in Table 1.

Table 1 Internal Addressing

		Con Regist	trol ter Bit	
RS ₁	RS,	CRA2	CRB2	Location Selected
0	0	1	×	Peripheral Register A*
0	0 ,	0	×	Data Direction Register A
0	1	×	×	Control Register A
1	0	×	1	Peripheral Register B*
1	0	×	0	Data Direction Register B
1	1	×	×	Control Register B

x = Don't Care

Initialization

A "Low" reset line has the effect of zeroing all PIA registers. This will set PA₀~PA₇, PB₀~PB₇, CA₂ and CB₂ as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

Details of possible configurations of the Data Direction and Control Register are as follows.

Data Direction Registers (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. A Data Direction Register bit set at "0" configures the corresponding peripheral data line as an input; a "1" results in an output.

Control Registers (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA₁, CA₂, CB₁ and CB₂. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA₁, CA₂, CB₁ or CB₂. The format of the control words is shown in Table 2.

Table 2 Control Word Format

	7	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	CA	\₂ Con	trol	DDRA Access	CA, (Control
	7	6	5	4	3	2	t	0
CRB	IRQB1	IRQB2	~~	2 Con		DDRB	CB (Control

^{*} Peripheral interface register is a generic term containing peripheral data bus and output register.

Data Direction Access Control Bit (CRA2 and CRB2)

Bit 2 in each Control register (CRA and CRB) allows selection of either a Peripheral Interface Register or the Data Direction Register when the proper register select signals are applied to RS₀ and RS₁.

Interrupt Flags (CRA6, CRA7, CRB6, and CRB7)

The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section. Control of CA₁ and CB₁ Interrupt Lines (CRA0, CRB0, CRA1, and CRB1)

The two lowest order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA0 and

CRBO are used to enable the MPU interrupt signals IRQA and IRQB, respectively. Bits CRA1 and CRB1 determine the active transition of the interrupt input signals CA1 and CB1 (Table 3) Control of CA2 and CB2 Peripheral Control Lines (CRA3. CRA4, CRA5, CRB3, CRB4, and CRB5)

Bits 3, 4 and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA5 (CRB5) is "0" CA2 (CB2) is an interrupt input line similar to CA1 (CB1) (Table 4). When CRA5 (CRB5) is "1", CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different characteristics (Table 5 and 6).

Table 3 Control of Interrupt Inputs CA₁ and CB₁

CRA1 (CRB1)	CRA0 (CRB0)	Interrupt Input CA ₁ (CB ₁)	Interrupt Flag CRA7 (CRB7)	MPU Interrupt Request IRQA (IRQB)
0	0	↓ Active	Set "1" on ↓ of CA ₁ (CB ₁)	Disabled — TRQ remains "High"
0	1	↓ Active	Set "1" on ↓ of CA ₁ (CB ₁)	Goes "Low" when the inter- rupt flag bit CRA7 (CRB7) goes "1"
1	0	↑ Active	Set "1" on ↑ of CA ₁ (CB ₁)	Disabled — TRQ remains "High"
1	1	↑ Active	Set "1" on ↑ of CA₁ (CB₁)	Goes "Low" when the inter- rupt flag bit CRA7 (CRB7) goes "1"

(Notes)

- 1. 1 indicates positive transition ("Low" to "High")
- ↓ indicates negative transition ("High" to "Low")
- 3. The Interrupt flag bit CRA7 is cleared by an MPU Read of the A Peripheral Register
- and CRB7 is cleared by an MPU Read of the B Peripheral Register.

 If CRAQ (CRB0) is "0" when an interrupt occurs (Interrupt disabled) and is later brought "1", IRQA (IRQB) occurs after CRAQ (CRB0) is written to a "1".

Table 4 Control of CA2 and CB2 as Interrupt Inputs - CRA5 (CRB5) is "0"

CRA5 (CRB5)	CRA4 (CRB4)	CRA3 (CRB3)	Interrupt Input CA ₂ (CB ₂)	Interrupt Flag CRA6 (CRB6)	MPU Interrupt Request IRQA (IRQB)
0	0	0	↓ Active	Set "1" on ↓ of CA₂ (CB₂)	Disabled — IRQ remains "High"
0	0	1	↓ Active	Set "1" on ↓ of CA ₂ (CB ₂)	Goes "Low" when the inter- rupt flag bit CRA6 (CRB6) goes "1"
0	1	0	↑ Active	Set "1" on ↑ of CA₂ (CB₂)	Disabled — IRQ remains "High"
0	1	1	↑ Active	Set "1" on ↑ of CA ₂ (CB ₂)	Goes "Low" when the inter- rupt flag bit CRA6 (CRB6) goes "1"

- 1. † indicates positive transition ("Low" to "High")
- 2. ↓ indicates negative transition ("High" to "Low
- 3. The interrupt flag bit CRA6 is cleared by an MPU Read of the A Peripheral Register and CRB6 is
- cleared by an MPU Read of the B Peripheral Register.

 4. If CRA3 (CRB3) is "0" when an interrupt occurs (Interrupt disabled) and is later brought
 - "1", IRQA (IRQB) occurs after CRA3 (CRB3) is written to a "1".

Table 5 Control of CB₂ as an Output — CRB5 is "1"

		}	CI	32
CRB5	CRB4	CRB3	Cleared	Set
1	0	0	"Low" on the positive transition of the first E pulse after MPU Write "B" Data Register operation.	"High" when the interrupt flag bit CRB7 is set by an active transition of the CB ₁ signal. (See Figure 16)
1	0	1	"Low" on the positive transition of the first E pulse after an MPU Write "B" Data Register operation.	"High" on the positive edge of the first "E" pulse following an "E" pulse which occurred while the part was deselected. (See Figure 16)
1	1	0		ow" 33 is output on CB ₂)
1	1	1		igh" B3 is output on CB ₂)

Table 6 Control of CA₂ as an Output — CRA5 is "1"


			CA	A ₂
CRA5	CRA4	CRA3	Cleared	Set
1	0	0	"Low" on negative transition of E after an MPU Read "A" Data Operation.	"High" when the interrupt flag bit CRA7 is set by an active transition of the CA ₁ signal. (See Figure 16)
1	0	1	"Low" on negative transition of E after an MPU Read "A" Data opera- tion.	"High" on the negative edge of the first "E" pulse which occurs during a deselect. (See Figure 16)
1	1	0	"Lo (The content of CRA	• • •
1	1	1		igh" A3 is output on CA₂)

HD6821, HD68A21, HD68B21

■ PIA OPERATION


Initialization

When the external reset input \overline{RES} goes "Low", all internal registers are cleared to "0". Periperal data port $(PA_0 \sim PA7, PB_0 \sim PB_7)$ is defined to be input and control lines (CA_1, CA_2, CB_1) and CB_2 are defined to be the interrupt input lines. PIA is also initialized by software sequence as follows.




- Program the data direction register access bit of the control register to "0" to allow to access the dada direction register.
- The data of the control line function is set into the accumulator, of which Data Direction Register Access Bit shall be programmed to "1".
- Transfer the control data from the accumulator into the control register.

Read/Write Operation Not Using Control Lines <Read Operation>



<Write Operation>




• Read/Write Operating Using Control Lines

Read/write request from peripherals shall be put into the control lines as an interrupt signal, and then MPU reads or writes after detecting interrupt request.

< Read >

The following case is that Port A is used and that the rising edge of CA₁ indicates the request for read from peripherals.




To read the peripheral data, the data is directly transferred to the data buses $D_0 \sim D_7$ through $PA_0 \sim PA_7$ or $PB_0 \sim PB_7$ and they are not latched in the PIA. If necessary, the data should be held in the external latch until MPU completes reading it.

When initializing the control register, interrupt flag bit (CRA7, CRA6, CRB7, CRB6) cannot be written from MPU. If necessary the interrupt flag must be reset by dummy read of Peripheral Register A and B.

<Write>

Write operation using the interrupt signal is as follows. In this case, B port is used and interrupt request is input to CB_1 . And the \overline{IRQ} flag is set at the rising edge of CB_1 .



Interrupt request flag bits (CRA7, CRA6, CRB7 and CRB6) cannot be written and they cannot be also reset by write operation to the peripheral interface register. So dummy read of peripheral interface register is needed to reset the flags.

To accept the next interrupt, it is essential to reset indirectly the interrupt flag by dummy read of peripheral interface register.

Software poling method mentioned above requires MPU to continuously monitor the control register to detect the read/write request from peripherals. So other programs cannot run at the same time. To avoid this problem, hardware interrupt may be used. The MPU is interrupted by IRQA or IRQB when the read/write request is occurred from peripherals and then MPU analyzes cause of the interrupt request during interrupt processing.

Handshake Mode

The functions of CRA and CRB are similar but not identical in the hand-shake modes. Port A is used for read hand-shake operation and Port B is used for write hand-shake mode.

 CA_1 and CB_1 are used for interrupt input requests and CA_2 and CB_2 are control outputs (answer) in hand-shake mode.

Fig. 16, Fig. 17 and Fig. 18 show the timing of hand-shake mode.

< Read Hand-shake Mode>

CRA5="1", CRA4="0" and CRA3="0"

- A peripheral device puts the 8-bit data on the peripheral data lines after the control output CA₂ goes "Low".
- (2) The peripheral requests MPU to read the data by using CA₁ input.

- (3) CRA7 flag is set and CA₂ becomes "High" (CA₂ automatically becomes "High" by the interrupt CA₁). This indicates the peripheral to maintain the current data and not to transfer the next data.
- (4) MPU accepts the read request by IRQA hardware interrupt or CRA read. Then MPU reads the peripheral register A.
- (5) CA₂ goes "Low" on the following edge of read Enable pulse. This informs that the peripheral can set the next data to port A.

<Write Hand-shake>

CRB5 = "1", CRB4 = "0" and CRB3 = "0"

- A peripheral device requests MPU to write the data by using CB₁ input. CB₂ output remains "High" until MPU write data to the peripheral interface register.
- (2) CRB7 flag is set and MPU accepts the write request.
- (3) MPU reads the peripheral interface register to reset CRB7 (dummy read).
- (4) Then MPU write data to the peripheral interface register.

 The data is output to port B through the output register.
- (5) CB₂ automatically becomes "Low" to tell the peripheral that new data is on port B.
- (6) The peripheral read the data on Port B peripheral data lines and set CB₁ to "Low" to tell MPU that the data on the peripheral data lines has been taken and that next data can be written to the peripheral interface register.

<Pulse mode>

CRA5 = "1", CRA4 = "0" and CRA3 = "1" CRB5 = "1", CRB4 = "0" and CRB3 = "1"

This mode is shown in Figure 16, Figure 19 and Figure 20.




Figure 16 Timing of Hand-shake Mode and Pulse Mode




Figure 17 Bits 5, 4, 3 of CRA = 100 (Hand-shake Mode)





Figure 18 Bits 5, 4, 3 of CRB = 100 (Hand-shake Mode)

-HD6821, HD68A21, HD68B21






Figure 19 Bits 5, 4, 3 of CRA = 101 (Pulse Mode)




Figure 20 Bits 5, 4, 3 of CRB=101 (Pulse Mode)

■ SUMMARY OF CONTROL REGISTERS CRA AND CRB

Control registers CRA and CRB have total control of CA₁, CA₂, CB₁, and CB₂ lines. The status of eight bits of the control registers may be read into the MPU. However, the MPU can only write into Bit 0 through Bit 5 (6 bits), since Bit 6 and Bit 7 are set only by CA₁, CA₂, CB₁, or CB₂.

Addressing PIAs

Before addressing PIAs, the data direction (DDR) must first be loaded with the bit pattern that defines how each line is to function, i.e., as an input or an output. A logic "1" in the data direction register defines the corresponding line as an output while a logic "0" defines the corresponding line as an input. Since the DDR and the peripheral interface resister have the same address, the control register bit 2 determines which register is being addressed. If Bit 2 in the control register is a logic "0", then the DDR is addressed. If Bit 2 in the control register is a logic "1", the peripheral interface register is addressed. Therefore, it is essential that the DDR be loaded first before setting Bit 2 of the control register.

<Example>

Given a PIA with an address of 4004, 4005, 4006, and 4007. 4004 is the address of the A side peripheral interface register. 4005 is the address of the A side control register. 4006 is the address of the B side peripheral interface register. 4007 is the address of the B side control register. On the A side, Bits 0, 1, 2, and 3 will be defined as inputs, while Bits 4, 5, 6, and 7 will be used as outputs. On the B side, all lines will be used as outputs.

PIA1AD = 4004	(DDRA, PIRA)
PIA1AC = 4005	(CRA)
PIA1BD = 4006	(DDRB, PIRB)
PIA1BC = 4007	(CRB)

- LDA A #%11110000 (4 outputs, 4 inputs)
 STA A PIA1AD (Loads A DDR)
- 3. LDA A #% 11111111 (All outputs)
- STA A PIA1BD (Loads B DDR)
 LDA A #%00000100 (Sets Bit 2)
- 6. STA A PIA1AC (Bit 2 set in A control register)
 7. STA A PIA1BC (Bit 2 set in B control register)

Statement 2 addresses the DDR, since the control register (Bit 2) has not been loaded. Statements 6 and 7 load the control registers with Bit 2 set, so addressing PIA1AD or PIA1BD

PIA Programming Via The Index Register

accesses the peripheral interface register.

The program shown in the previous section can be accomplished using the Index Register.

1. 2.	LDX STX	#\$F004 PIA1AD	\$F0→PIA1AD;\$04→PIA1AC
3.	LDX	#\$FF04	
4.	STX	PIA1BD	\$FF→PIA1BD;\$04→PIA1BC

Using the index register in this example has saved six bytes of program memory as compared to the program shown in the previous section.

Active Low Outputs

When all the outputs of given PIA port are to be active "Low" (True ≤ 0.4 volts), the following procedure should be used.

- a) Set Bit 2 in the control register.
- b) Store all 1s (\$FF) in the peripheral interface register.
- c) Clear Bit 2 in the control register.
- d) Store all 1s (\$FF) in the data direction register.
- e) Store control word (Bit 2 = 1) in control register.

<Example>

The B side of PIA1 is set up to have all active low outputs. CB₁ and CB₂ are set up to allow interrupts in the HAND-SHAKE MODE and CB₁ will respond to positive edges ("Low"-to-"High" transitions). Assume reset conditions. Addresses are set up and equated to the same labels as previous example.

- 1. LDA A #4
- 2. STA A PIA1BC Set Bit 2 in PIA1BC (control register)
- 3. LDA B #\$FF
- 4. STA B PIA1BD All 1s in peripheral interface register
- 5. CLR PIA1BC Clear Bit 2
- 6. STA B PIA1BD All 1s in data direction register
- 7. LDA A #\$27
 - STA A PIA1BC 00100111 → control register

The above procedure is required in order to avoid outputs going "Low", to the active "Low" TRUE STATE, when all Is are stored to the data direction register as would be the case if the normal configuration procedure were followed.

Interchanging RS₀ And RS₁

Some system applications may require movement of 16 bits of data to or from the "outside world" via two PIA ports (A side + B side). When this is the case it is an advantage to interconnect RS₁ and RS₀ as follows.

RS₀ to A1 (Address Line A1) RS₁ to A0 (Address Line A0)

This will place the peripheral interface registers and control registers side by side in the memory map as follows.

Table	Example Address	
PIA1AD	\$4004	(DDRA, PIRA)
PIA1BD	\$4005	(DDRB, PIRB)
PIA1AC	\$4006	(CRA)
PIA1BC	\$4007	(CRB)

The index register or stackpointer may be used to move the 16-bit data in two 8-bit bytes with one instruction. As an example:

LDX PIA1AD \rightarrow IXH: PIA1BD \rightarrow IXL

PIA — After Reset

When the RES (Reset Line) has been held "Low" for a minimum of one microsecond, all registers in the PIA will be cleared.

Because of the reset conditions, the PIA has been defined as

follows.

- All I/O lines to the "outside world" have been defined as inputs.
- 2. CA₁, CA₂, CB₁, and CB₂ have been defined as interrupt input lines that are negative edge sensitive.
- All the interrupts on the control lines are masked. Setting of interrupt flag bits will not cause IRQA or IRQB to go "Low".

■ SUMMARY OF CA₁-CB₁ PROGRAMMING


Bits 1 and 0 of the respective control registers are used to program the interrupt input control lines CA_1 and CB_1 .

b1	ь0	
0	0	b1 = Edge (0 = -, 1 = +)
0	1	b0 = Mask (0 = Mask, 1 = Allow)
1	0	
1	1	

Note that this is the same logic as Bits 4 and 3 for CA₂-CB₂ when CA₂-CB₂ are programmed as inputs.

■ SUMMARY OF CA2-CB2 PROGRAMMING

Bits 5, 4, and 3 of the control registers are used to program the operation of CA_2 - CB_2 .






Figure 21 PIA Configuration Problem

HD6840, HD68A40, HD68B40 PTM (Programmable Timer Module)


The HD6840 is a programmable subsystem component of the HMCS6800 family designed to provide variable system time intervals.


The HD6840 has three 16-bit binary counters, three corresponding control registers and a status register. These counters are under software control and may be used to cause system interrupts and/or generate output signals. The HD6840 may be utilized for such tasks as frequency measurements, event counting, interval measuring and similar tasks. The device may be used for square wave generation, gated delay signals, single pulses of controlled duration, and pulse width modulation as well as system interrupts.

■ FEATURES


- Operates from a Single 5 Volts Power Supply
- Fully TTL Compatible
- Single System Clock Required (E)
- Selectable Prescaler on Timer 3 Capable of 4 MHz for the HD6840, 6 MHz for the HD68A40 and 8 MHz for the HD68B40
- Programmable Interrupts (IRQ) Output to MPU
- Readable Down Counter Indicates Counts to Go until Time-Out
- Selectable Gating for Frequency or Pulse-Width Comparison
- RES Input
- Three Asynchronous External Clock and Gate/Trigger Inputs Internally Synchronized
- Three Maskable Outputs
- Compatible with MC6840, MC68A40 and MC68B40

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3~+7.0	٧
Input Voltage	V _{in} *	-0.3~+7.0	V
Operating Temperature	T _{opr}	- 20~+ 75	°C
Storage Temperature	T _{stg}	- 55~+150	°C

^{*} With respect to $V_{\mbox{SS}}$ (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
land Malana	V _{IL} *	-0.3	-	0.8	V
Input Voltage	V _{IH} *	2.2		V _{cc}	V
Operating Temperature	T _{opr}	- 20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

\bullet DC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test Condition		min	typ*	max	Unit
Input "High" Voltage	V _{IH}		2.2	_	V _{cc}	V	
Input "Low" Voltage	V _{IL}			-0.3	_	0.8	V
Input Leakage Current	l _{in}	$V_{in} = 0 \sim 5.25$	$V (Except D_0 \sim D_7)$	-2.5	_	2.5	μΑ
Three-State Input Current (off-state)	I _{TSI}	$V_{in} = 0.4 \sim 2.4$ $V_{CC} = 5.25 V_{in}$	- 10	_	10	μĄ	
Output "High" Voltage	V _{OH}	$I_{LOAD} = -205$ $I_{LOAD} = -200$	2.4	_	_	V	
Output "Low" Voltage	VoL	I _{LOAD} = 1.6 n I _{LOAD} = 3.2 n	_	_	0.4	v	
Output Leakage Current (off-state)	I _{LOH}	V _{OH} = 2.4V (i	ĪRQ)		_	10	μΑ
Power Dissipation	P _D			_	330	550	mW
Input Capacitance	C _{in}	V _{in} = 0V, Ta = 25°C.	D ₀ ~ D ₇	_	_	12.5	_
mpat oupdoitened	Oin	f = 1 MHz	Other Input	_	_	7.5	pF
Outrus Comeritanes		$V_{in} = 0V$,	ĪRQ	_		5.0	-
Output Capacitance	C _{out}	Ta = 25°C, f = 1 MHz	O ₁ , O ₂ , O ₃	_	-	10	pF

^{*} Ta = 25°C, V_{CC} = 5.0V

HD6840, HD68A40, HD68B40------

 \bullet AC CHARACTERISTICS (V_{CC} = 5V $^{\pm}$ 5%, V_{SS} = 0V, Ta = -20 $^{\sim}$ +75 $^{\circ}$ C, unless otherwise noted.)

1. MPU READ TIMING

	Count of	Test	HD6840		HD68A40			HD68B40			Unit	
Item	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Enable Cycle Time	t _{cycE}		1.0	_	10	0.666	_	10	0.5	<u> </u>	10	μs
Enable "High" Pulse Width	PWEH		0.45	_	4.5	0.280	_	4.5	0.22	_	4.5	μs
Enable "Low" Pulse Width	PWEL		0.43		-	0.280	<u> </u>	_	0.21	_	_	μs
Enable Rise and Fall Time	t _{Er} , t _{Ef}	1	_	_	25	_	_	25	_		25	ns
Address Set Up Time	t _{AS}	Fig. 1	140	_	_	140	-	-	70	_		ns
Data Delay Time	t _{DDR}		_	_	320		_	220	_	_	180	ns
Data Hold Time	t _H	1	10	_	_	10	_	_	10	_	_	ns
Address Hold Time	t _{AH}	1	10	_		10	–	_	10	-	T-	ns
Data Access Time	tACC		_	_	480	_	-	360	_	_	250	ns

2. MPU WRITE TIMING

ltem	Symbol	Test	HD6840			HD68A40			HD68B40			Unit
Italii	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Oill
Enable Cycle Time	t _{cycE}		1.0	_	10	0.666		10	0.5	_	10	μs
Enable "High" Pulse Width	PWEH]	0.45	_	4.5	0.280	_	4.5	0.22	-	4.5	μs
Enable "Low" Pulse Width	PWEL	1	0.43	-	_	0.280	_	_	0.21		-	μs
Enable Rise and Fall Time	t _{Er} , t _{Ef}	Fig. 2		_	25	_	_	25		_	25	ns
Address Set Up Time	t _{AS}	F19. 2	140	_	_	140	_	-	70	_	T -	ns
Data Set Up Time	t _{DSW}	1	195	_	_	80	-	-	60	-	_	ns
Data Hold Time	t _H		10	-	_	10		_	10	-	_	ns
Address Hold Time	t _{AH}		10	-	-	10	-	_	10	_	_	ns

3. TIMING OF PTM SIGNAL

			Symbol	Ι,		HD6840		HD68A40		HD68B40		Unit
Item			Symbol	'	est Condition	min	max	min	max	min	max	Offic
Input Rise and Fall Times	C, G, F	RES	t _r , t _f		Fig. 3, Fig. 4	-	1.0*	_	0.666*	-	0.5*	μs
Input "Low" Pulse Width	₹, ē, ī	RES	PW _L		Fig. 3 Asynchronous Mode	t _{cycE} +t _{SU} +t _{HD}	-	t _{cycE} +t _{SU} +t _{HD}	-	t _{cycE} +t _{SU} +t _{HD}	-	ns
Input "High" Pulse Width	ਰ, ਫ		PW _H		Fig. 4 Asynchronous)	t _{cycE} + t _{SU} +t _{HD}	-	t _{cycE} +t _{SU} +t _{HD}	-	t _{cycE} +t _{SU} +t _{HD}	ì	ns .
	C, G, 1	RES			Fig. 5	200	-	120	-	75	_	
Input Setup Time	C ₃ (÷8 scaler f		t _{SU}	(Synchronous) Mode		200	_	170	-	170	-	ns
	C, G, i	RES			Fig. 5	50		50	-	50	_	
Input Hold Time	C ₃ (÷8		t _{HD}		Synchronous) Mode	50	-	50	-	50	-	nş
Input Pulse Width	C ₃ (÷8 scaler f		PW _L , PW _H		Asynchronous)	125	_	84	-	62.5	-	ns
		TTL	t _{co}		V _{OH} =2.4V, Load B	-	700	_	460	_	340	ns
Output Delay Time	0, ~ 0,	MOS	t _{cm}	Fig. 6	V _{OH} =2.4V, Load D	-	450	_	450	_	340	ns
·		смоѕ	t _{cmos}		V _{OH} =0.7×V _{CC} , Load D	_	2.0	-	1.35	-	1.0	μs
Interrupt Release Time			t _{IR}		Fig. 7	-	1.2		0.9	_	0.7	μs

^{*} $t_r, t_f \leq t_{cycE}$




Figure 1 Bus Read Timing (Read Information from PTM)




Figure 2 Bus Write Timing (Write Information into PTM)




Figure 3 Input Pulse Width "Low"




Figure 4 Input Pulse Width "High"




Figure 5 Input Setup and Hold Times




Figure 6 Output Delay




Figure 7 IRQ Release Time




Figure 8 Test Loads

■ GENERAL DESCRIPTION

The HD6840 is part of the HMCS6800 microprocessor family and is fully bus compatible with HD6800 systems. The three timers in the HD6840 operate independently and in several distinct modes to fit a wide variety of measurement and synthesis applications.

The HD6840 is an integrated set of three distinct counter/timers. It consists of three 16-bit data latches, three 16-bit counters (clocked independently), and the comparison and enable circuitry necessary to implement various measurement and synthesis functions. In addition, it contains interrupt drivers to alert the processor that a particular function has been completed.

In a typical application, a timer will be loaded by first storing two bytes of data into an associated Counter Latch. This data is then transferred into the counter via a Counter initialization cycle. If the counter is enabled, the counter decrements on each subsequent clock period which may be an external clock, or Enable (E) until one of several predetermined conditions causes it to halt or recycle. The timers are thus programmable, cyclic in nature, controllable by external inputs or the MPU program, and accessible by the MPU at any time.

PTM INTERFACE SIGNALS FOR MPU

The Programmable Timer Module (PTM) interfaces to the HMCS6800 Bus with an eight-bit bidirectional data bus, two

Chip Select lines, a Read/Write line, an Enable (System ϕ_2) line, an Interrupt Request line, an external Reset line, and three Register Select lines. These signals, in conjunction with the HD6800 VMA output, permit the MPU to control the PTM. VMA should be utilized in conjunction with an MPU address line into a Chip Select of the PTM, when the HD6800, HD6802 are used.

Bidirectional Data (D₀ ~ D₇)

The bidirectional data lines $(D_0 \sim D_7)$ allow the transfer of data between the MPU and PTM. The data bus output drivers are three-state devices which remain in the high-impedance (off) state except when the MPU performs a PTM read operation (Read/Write and Enable lines "High" and PTM Chip Selects activated).

Chip Select (CS₀, CS₁)

These two signals are used to activate the Data Bus interface and allow transfer of data from the PTM. With $\overline{CS_0}$ = "Low" and CS_1 = "High", the device is selected and data transfer will occur.

Read/Write (R/W)

This signal is generated by the MPU to control the direction of data transfer on the Data Bus. With the PTM selected, a "Low" state on the PTM R/\overline{W} line enables the input buffers and

data is transferred from the MPU to the PTM on the trailing edge of the Enable (System ϕ_2) signal. Alternately, (under the same conditions) R/\overline{W} = "High" and Enable "High" allows data in the PTM to be read by the MPU.

Enable (E)

This signal synchronizes data transfer between the MPU and the PTM. It also performs an equivalent synchronization function on the external clock, reset, and gate inputs of the PTM.

Interrupt Request (IRQ)

The active "Low" Interrupt Request signal is normally tied directly (or through priority interrupt circuitry) to the \overline{IRQ} input of the MPU. This is an "open drain" output (no load device on the chip) which permits other similar interrupt request lines to be tied together in a wire-OR configuration.

The \overline{IRQ} line is activated if, and only if, the Composite Interrupt Flag (Bit 7 of the Internal Status Register) is asserted. The conditions under which the \overline{IRQ} line is activated are discussed in conjunction with the Status Register.

Reset (RES)

A "Low" level at this input is clocked into the PTM by the Enable (System ϕ_2) input. Two Enable pulses are required to synchronize and process the signal. The PTM then recognizes the active "Low" or inactive "High" on the third Enable pulse. If the $\overline{\text{RES}}$ signal is asynchronous, an additional Enable period is required if setup times are not met. The $\overline{\text{RES}}$ input must be stable "High"/"Low" for the minimum time stated in the AC Characteristics.

Recognition of a "Low" level at this input by the PTM causes the following action to occur:

a. All counter latches are preset to their maximal count

values

- All Control Register bits are cleared with the exception of CR10 (internal reset bit) which is set.
- c. All counters are preset to the contents of the latches.
- d. All counter outputs are reset and all counter clocks are disabled.
- e. All Status Register bits (interrupt flags) are cleared.

Register Select Lines (RS₀, RS₁, RS₂)

These inputs are used in conjunction with the R/\overline{W} line to select the internal registers, counters and latches as shown in Table 1.

It has been previously stated that the PTM is accessed via MPU Load and Store operations in much the same manner as a memory device. The instructions available with the HMCS6800 family of MPUs which perform operations directly on memory should not be used when the PTM is accessed. These instructions actually fetch a byte from memory, perform an operation, then restore it to the same address location. Since the PTM used the R/\overline{W} line as an additional register select input, the modified data may not be restored to the same register if these instructions are used.

■ PTM ASYNCHRONOUS INPUT/OUTPUT SIGNALS

Each of the three timers within the PTM has external clock and gate inputs as well as a counter output line. The inputs are high impedance, TTL compatible lines and outputs are capable of driving two standard TTL loads.

Clock Inputs (\$\overline{C_1}\$, \$\overline{C_2}\$, \$\overline{C_3}\$)

Input pins $\overline{C_1}$, $\overline{C_2}$, and $\overline{C_3}$ will accept asynchronous TTL voltage level signals to decrement Timers 1, 2, and 3, respectively. The "High" and "Low" levels of the external clocks must each be stable for at least one system clock period plus the sum

Table 1 Register Selection

	Registe lect Inp		Operations						
RS ₂	RS ₁	RS _o	R/W = "Low"	R/W = "High"					
	L L L		CR20 = "0" Write Control Register #3	No Operation					
		_	_	-		-	١ ١	CR20 = "1" Write Control Register #1	No Operation
L	L	Н	Write Control Register`#2	Read Status Register					
L	Н	L	Write MSB Buffer Register	Read Timer #1 Counter					
L	Н	H	Write Timer #1 Latches	Read LSB Buffer Register					
Н	L	L	Write MSB Buffer Register	Read Timer #2 Counter					
н	L	Н	Write Timer #2 Latches	Read LSB Buffer Register					
н	Н	L	Write MSB Buffer Register	Read Timer #3 Counter					
Н	Н	Н	Write Timer #3 Latches	Read LSB Buffer Register					

^{*} L; "Low" level, H; "High" level

of the setup and hold times for the inputs. The asynchronous clock rate can vary from dc to the limit imposed by Enable (System ϕ_2) Setup, and Hold time.


The external clock inputs are clocked in by Enable (System ϕ_2) pulses. Three Enable periods are used to synchronize and process the external clock. The fourth Enable pulse decrements the internal counter. This does not affect the input frequency, it merely creates a delay between a clock input transition and internal recognition of that transition by the PTM. All references to \overline{C} inputs in this document relate to internal recognition of the input transition. Note that a clock "High" or "Low" level which does not meet setup and hold time specifications may require an additional Enable pulse for recognition. When observing recurring events, a lack of synchronization will result in

"jitter" being observed on the output of the PTM when using asynchronous clocks and gate input signals. There are two types of jitter. "System jitter" is the result of the input signals being out of synchronization with the Enable (System ϕ_2), permitting signals with marginal setup and hold time to be recognized by either the bit time nearest the input transition or the subsequent bit time.

"Input jitter" can be as great as the time between input signal negative going transitions plus the system jitter, if the first transition is recognized during one system cycle, and not recognized the next cycle, or vice versa.

External clock input $\overline{C_3}$ represents a special case when Timer

#3 is programmed to utilize its optional ÷8 prescaler mode. The maximum input frequency and allowable duty cycles for this case are specified under the AC Characteristics. The output of the ÷8 prescaler is treated in the same manner as the previously discussed clock inputs. That is, it is clocked into the counter by Enable pulses, is recognized on the fourth Enable pulse (provided setup and hold time requirements are met), and must produce an output pulse at least as wide as the sum of an Enable period, setup, and hold times.



Gate Inputs (G₁, G₂, G₃)

Input pins $\overline{G_1}$, $\overline{G_2}$, and $\overline{G_3}$ accept asynchronous TTL-compatible signals which are used as triggers or clock gating functions to Timers 1, 2, and 3, respectively. The gating inputs are clocked into the PTM by the Enable (System ϕ_2) signal in the same manner as the previously discussed clock inputs. That is, a \overline{Gate} transition is recognized by the PTM on the fourth Enable pulse (provided setup and hold time requirements are met), and the "High" or "Low" levels of the \overline{Gate} input must be stable for at least one system clock period plus the sum of setup and hold times. All references to \overline{G} transition in this document relate to internal recognition of the input transition.

The Gate inputs of all timers directly affected the internal 16-bit counter. The operation of $\overline{G_3}$ is therefore independent of the $\div 8$ prescaler selection.

Timer Outputs (O₁, O₂, O₃)

Timer outputs O_1 , O_2 , and O_3 are capable of driving up to two TTL loads and produce a defined output waveform for either Continuous or Single-Shot Timer modes. Output waveform definition is accomplished by selecting either Single 16-bit or Dual 8-bit operating modes. The single 16-bit mode will produce a square-wave output in the continuous timer mode and will produce a single pulse in the Single-Shot Timer mode. The Dual 8-bit mode will produce a variable duty cycle pulse in both the continuous and single shot Timer modes. "1" bit of each Control Register (CRX7) is used to enable the corresponding output. If this bit is cleared, the output will remain "Low" (V_{OL}) regardless of the operating mode.

If it is cleared while the output is high the output will go low during the first enable cycle following a write to the Control Register.

The Continuous and Single-Shot Timer Modes are the only ones for which output response is defined in this data sheet. Signals appear at the outputs (unless CRX7 = "0") during Frequency and Pulse Width comparison modes, but the actual waveform is not predictable in typical applications.

■ CONTROL REGISTER

Each timer in the HD6840 has a corresponding write-only Control Register. Control Register #2 has a unique address space (RSO="High", RS1="Low", RS2="Low") and therefore may be written into at any time. The remaining Control Registers (#1 and #3) share the Address Space selected by a "Low" level on all Register Select inputs.

CR20

The least-significant bit of Control Register #2 (CR20) is used as an additional addressing bit for Control Registers #1 and

#3. Thus, with all Register selects and R/\overline{W} inputs at "Low" level. Control Register #1 will be written into if CR20 is a logic "1". Under the same conditions, control Register #3 can also be written into after a \overline{RES} "Low" condition has occurred, since all control register bits (except CR10) are cleared. Therefore, one may write in the sequence CR3, CR2, CR1.

• CR10

The least-significant bit of Control Register #1 is used as an internal Reset bit. When this bit is a logic "0", all timers are allowed to operate in the modes prescribed by the remaining bits of the control registers. Writing a "1" into CR10 causes all counters to be preset with the contents of the corresponding counter latches, all counter clocks to be disabled, and the timer outputs and interrupt flags (Status Register) to be reset. Counter Latches and Control Registers are undisturbed by an Internal Reset and may be written into regardless of the state of CR10.

CR30

The least-significant bit of Control Register #3 is used as a selector for a ÷8 prescaler which is available with Timer #3 only. The prescaler, if selected, is effectively placed between the clock input circuitry and the input to Counter #3. It can therefore be used with either the internal clock (Enable) or an external clock source.

CRX1 ~ CRX7 (X=1~3)

The functions depicted in the foregoing discussions are tabulated in Table 2 for ease of reference.

Control Register Bits CR10, CR20, and CR30 are unique in that each selects a different function. The remaining bits (1 through 7) of each Control Register select common functions, with a particular Control Register affecting only its corresponding timer.

• CRX1

Bit 1 of Control Register #1 (CR11) selects whether an internal or external clock source is to be used with Timer #1. Similarly, CR21 selects the clock source for Timer #2, and CR31 performs this function for Timer #3. The function of each bit of Control Register "X" can therefore be defined as shown in the remaining section of Table 2.

CRX2

Control Register Bit 2 selects whether the binary information contained in the Counter Latches (and subsequently loaded into the counter) is to be treated as a single 16-bit word or two 8-bit bytes. In the single 16-bit Counter Mode (CRX2=0) the counter will decrement to zero after N + 1 enabled (\overline{G} ="Low") clock periods, where N is defined as the 16-bit number in the Counter Latches. With CRX2 = 1, a similar Time Out will occur after (L + 1)·(M + 1) enabled clock periods, where L and M, respectively, refer to the LSB and MSB bytes in the Counter Latches.

CRX3 ~ CRX7

Control Register Bits 3, 4, and 5 are explained in detail in the Timer Operating Mode section. Bit 6 is an interrupt mask bit which will be explained more fully in conjunction with the Status Register, and bit 7 is used to enable the corresponding Timer Output. A summary of the control register programming modes is shown in Table 3.

■ STATUS REGISTER/INTERRUPT FLAGS

The HD6840 has an internal Read-Only Status Register which contains four Interrupt Flags. (The remaining four bits of the register are not used, and default to "0"s when being read.) Bits 0, 1, and 2 are assigned to Timers 1, 2, and 3, respectively, as individual flag bits, while Bit 7 is a Composite Interrupt Flag. This flag bit will be asserted if any of the individual flag bits is

CO	NTROL REGISTER #1	C	ONTROL REGISTER #2	co	NTROL REGISTER #3		
CR10	Internal Reset Bit	CR20	Control Register Address Bit	CR30	Timer #3 Clock Control		
"0" All	timers allowed to operate	"0"	CR #3 may be written	"0" Т	3 Clock is not prescaled		
"1" All	I timers held in preset state	"1"	CR #1 may be written	"1" T	3 Clock is prescaled by ÷ 8		
	CRX1*	Time	er #X Clock Source				
	"0"	TX	uses external clock source on CX	input			
	"1"	TX uses Enable clock					
	CRX2	Timer #X Counting Mode Control					
	"0"	TX configured for normal (16-bit) counting mode					
	"1"	TX	X configured for dual 8-bit counting mode				
	CRX3 CRX4 CRX5	Timer #X Counter Mode and Interrupt Control (See Table 3)					
	CRX6	Time	er #X Interrupt Enable				
	"0"	Interrupt Flag masked on IRQ					
	"1"	Interrupt Flag enabled to IRQ					
	CRX7	Timer #X Counter Output Enable					
	"0"	TX	Output masked on output OX				
	"1"	TX Output enabled on output OX					

Table 2 Control Register Bits

set while Bit 6 of the corresponding Control Register is at a logic "1". The conditions for asserting the Composite Interrupt Flag bit can therefore be expressed as:

$$INT = I_1 \cdot CR16 + I_2 \cdot CR26 + I_3 \cdot CR36$$

where INT = Composite Interrupt Flag (Bit 7)

I₁ = Timer #1 Interrupt Flag (Bit 0)

I₂ = Timer #2 Interrupt Flag (Bit 1)

I₃ = Timer #3 Interrupt Flag (Bit 2)

STATUS REGISTER

7	6	5	4	3	2	1	0
INT	∇	\overline{Z}	\mathbb{Z}	/	l ₃	12	I,

An interrupt flag is cleared by a Timer Reset condition, i.e., External \overline{RES} = "Low" or Internal Reset Bit (CR10) = "1". It will also be cleared by a Read Timer Counter Command provided that the Status Register has previously been read while the interrupt flag was set. This condition on the Read Status Register — Read Timer Counter (RS—RT) sequence is designed to prevent missing interrupts which might occur after the status register is read, but prior to reading the Timer Counter.

An Individual Interrupt Flag is also cleared by a Write Timer Latches (W) command or a Counter Initialization (CI) sequence, provided that W or CI affects the Timer corresponding to the individual Interrupt Flag.

COUNTER LATCH INITIALIZATION

Each of the three independent timers consists of a 16-bit addressable counter and 16 bits of addressable latches. The counters are preset to the binary numbers stored in the latches. Counter initialization results in the transfer of the latch contents to the counter. See notes in Table 5 regarding the binary number N, L, or M placed into the Latches and their relationship to the output waveforms and counter Time-Outs.

Since the PTM data bus is 8-bits wide and the counters are 16-bits wide, a temporary register (MSB Buffer Register) is provided. This "write only" register is for the Most Significant

Byte of the desired latch data. Three addresses are provided for the MSB Buffer Register (as indicated in Table 1), but they all lead to the same Buffer. Data from the MSB Buffer will automatically be transferred into the Most Significant Byte of Timer #× when a Write Timer #× Latches Command is performed. So it can be seen that the HD6840 has been designed to allow transfer of two bytes of data into the counter latches provided that the MSB is transferred first.

In many applications, the source of the data will be as HMCS6800 MPU. It should be noted that the 16-bit store operations of the HMCS6800 microprocessors (STS and STX etc.) transfer data in the order required by the PTM. A Store Index Register Instruction, for example, results in the MSB of the X register being transferred to the selected address, then the LSB of the X register being written into the next higher location. Thus, either the index register or stack pointer may be transferred directly into a selected counter latch with a single instruction.

A logic "Low" at the RES input also initializes the counter latches. In this case, all latches will assume a maximum count of (65,536)₁₀. It is important to note that an Internal Reset (Bit 0 of Control Register 1 Set) has no effect on the counter latches.

■ COUNTER INITIALIZATION

Counter Initialization is defined as the transfer of data from the latches to the counter with subsequent clearing of the Individual Interrupt Flag associated with the counter. Counter Initialization always occurs when a reset condition (RES = "Low" or CR10 = "1") is recognized. It can also occurdepending on Timer Mode — with a Write Timer Latches command or recognition of a negative transition of the Gate input.

Counter recycling or re-initialization occurs when a negative transition of the clock input is recognized after the counter has reached an all-zero state. In this case, data is transferred from the Latches to the Counter.

TIMER OPERATING MODES

The HD6840 has been designed to operate effectively in a wide variety of applications. This is accomplished by using three bits of each control register (CRX3, CRX4, and CRX5) to

^{*} Control Register for Timer 1, 2, or 3, Bit 1.

defined different operating modes of the Timers. These modes are divided into Wave Synthesis and Wave Measurement modes, and outlined in Table 4.

Table 4 Operating Modes

Control Register				1		
CRX3	RX3 CRX4 CRX5 Timer Operating Mode					
0		0	Continuous	Wave		
0	+ 1		Single-Shot	Synthesis		
1	0		Frequency Comparison	Wave		
1 1 +			Pulse Width Comparison	Measurement		

^{*} Defines Additional Timer Functions.

One of the WAVE SYNTHESIS modes is the Continuous Operating mode, which is useful for cyclic wave generation.

Either symmetrical or variable duty-cycle waves can be generated in this mode. The other wave synthesis mode, the Single-Shot mode, is similar in use to the Continuous operating mode, however, a single pulse is generated, with a programmable preset width.

The WAVE MEASUREMENT modes include the Frequency Comparison and Pulse Width Comparison modes which are used to measure cyclic and singular pulse widths, respectively.

In addition to the four timer modes in Table 4, the remaining control register bit is used to modify counter initialization and enabling or interrupt conditions.

■ WAVE SYNTHESIS MODES

Continuous Operating Mode (Table 5)
 The continuous mode will synthesize a continuous wave with

Table 3 Control Register Programming

	Register 1	Register 2	Register 3
7 6 5 4 3 2 1 0	"0" All Timers Operate	Reg #3 May Be Written	T3 Clk ÷ 1
XXXXXXX		Reg #1 May Be Written	T3 Clk ÷ 8
7 6 5 4 3 2 1 0 X X X X X X X X X	"0" External Clock (CX		
7 6 5 4 3 2 1 0 X X X X X X X X X X	"0" Normal (16-Bit) Cou "1" Dual 8-Bit Count Mo		
7 6 5 4 3 2 1 0 X X 0 0 0 X X X	Continuous Operating Mc	ode: Gate ↓ or Write to Late	hes or Reset Causes Counter Initialization
7 6 5 4 3 2 1 0 X X 0 0 1 X X X	Frequency Comparison M	lode: Interrupt if Gate	is < Counter Time Out
7 6 5 4 3 2 1 0 X X 0 1 0 X X X	Continuous Operating Mo	de: Gate ↓ or Reset Causes	Counter Initialization
7 6 5 4 3 2 1 0 X X 0 1 1 X X X	Pulse Width Comparison I	Mode: Interrupt if Gate	is < Counter Time Out
7 6 5 4 3 2 1 0 1 X 1 0 0 X X X	Single Shot Mode: Gate ↓	or Write to Latches or Rese	et Causes Counter Initialization
7 6 5 4 3 2 1 0 X X 1 0 1 X X X	Frequency Comparison M	ode: Interrupt If Gate	is > Counter Time Out
7 6 5 4 3 2 1 0 1 X 1 1 0 X X X	Single Shot Mode: Gate ↓	or Reset Causes Counter In	nitialization
7 6 5 4 3 2 1 0 X X 1 1 1 X X X	Pulse Width Comparison I	Mode: Interrupt If Gate	is > Counter Time Out
7 6 5 4 3 2 1 0 X 1 X X X X X X	"0" Interrupt Flag Maske		
7 6 5 4 3 2 1 0	"0" Timer Output Maske		

(NOTE) Reset is Hardware or Software Reset (RES = "Low" or CR10 = "1").

a period proportional to the preset number in the particular timer latches.

Any of the timers in the PTM may be programmed to operate in a continuous mode by writing "0"s into bits 3 and 5 of the corresponding control register. Assuming that the timer output is enabled (CRX7 = "1"), either a square wave or a variable duty cycle waveform will be generated at the Timer Output, OX. The type of output is selected via Control Register Bit 2.

Either a Timer Reset (CR10 = "1" or External \overline{RES} =

"Low") condition or internal recognition of a negative transition of the Gate input results in Counter Initialization. A Write Timer Latches command can be selected as a Counter Initialization signal by clearing CRX4.

The counter is enabled by an absence of a Timer Reset condition and a "Low" level at the Gate input. In the 16-bit mode, the counter will decrement on the first clock cycle during or after the counter initialization cycle. It continues to decrement on each clock signal so long as \overline{G} remains "Low" and no reset condition exists. A Counter Time Out (the first clock after all

Table 5 Continuous Operating Modes

			NTINUOUS MODE 3 = "0", CRX5 = "0")					
Control	Control Register Initialization/Output Waveforms							
CRX2	CRX4	Counter Initialization	*Timer Output (OX) (CRX7 = "1")					
0	0	Ğ↓+W+R	(N+1)(T) - (N+1)(T) - (N+1)(T) - V _{OH}					
0	1	Ḡ↓+R	t _o TO TO TO					
1	0	Ğ↓+W+R	(L+1)(M+1)(T) - V _{OH}					
1	1	G↓+R	t _o (L)(T) V _{OL}					

Gt = Negative transition of Gate input.

W = Write Timer Latches Command.

R = Timer Reset (CR10 = "1" or External RES = "Low")

N = 16-Bit Number in Counter Latch.

L = 8-Bit Number in LSB Counter Latch.

M = 8-Bit Number in MSB Counter Latch.


T = Clock Input Negative Transitions to Counter.


t_a = Counter Initialization Cycle.

TO = Counter Time Out (All Zero Condition).

* All time intervals shown above assume the $\overline{\text{Gate}}(\overline{\mathbb{G}})$ and $\overline{\text{Clock}}(\overline{\mathbb{C}})$ signals are synchronized to Enable (System ϕ_2) with the specified setup and hold time requirements.

Control Register Bits





- * Preset LSB and MSB to Respective Latches on the negative transition of the E.
- ** Preset LSB to LSB Latches and Decrement MSB by one on the negative transition of the E.

Figure 9 Timer Output Waveform Example (Continuous Dual 8-Bit Mode using Internal Enable)

counter bits = "0") results in the Individual Interrupt Flag being set and re-initialization of the counter.

In the dual 8-bit mode (CRX2="1") [Refer to the example in Fig. 9] the MSB decrements once for every full countdown of the LSB + 1. When the LSB = "0", the MSB is unchanged; on the next clock pulse the LSB is reset to the count in the LSB Latches and the MSB is decremented by 1 (one). The output, if enabled, remains "Low" during and after initialization and will remain "Low" until the counter MSB is all "0"s. The output will go "High" at the beginning of the next clock pulse. The output remains "High" until both the LSB and MSB of the counter are all "0"s. At the beginning of the next clock pulse the defined Time Out (TO) will occur and the output will go "Low". In the Dual 8-bit mode the period of the output of the example in Fig. 9 would span 20 clock pulses as opposed to the 1546 clock pulses using the Normal 16-bit mode.

A special time-out condition exists for the dual 8-bit mode ($CR\times2="1"$) if L="0". In this case, the counter will revert to a mode similar to the single 16-bit mode, except Time Out occurs after M+1 clock pulses. The output, if enabled, goes "Low" during the Counter Initialization cycle and reverses state at each Time Out. The counter remains cyclical (is re-initialized at each Time Out) and the Individual Interrupt Flag is set when Time Out occurs. If M=L="0", the internal counters do not change, but the output toggles at a rate of 1/2 the clock frequency.

The discussion of the Continuous Mode has assumed that the

application requires an output signal. It should be noted that the Timer operates in the same manner with the output disabled (CRX7 = "0"). A Read Timer Counter command is valid regardless of the state of CRX7.

Single-Shot Timer Mode

This mode is identical to the Continuous Mode with three exceptions. The first of these is obvious from the name — the output returns to a "Low" level after the initial Time Out and remains "Low" until another Counter Initialization cycle occurs. The waveforms available are shown in Table 6.

As indicated in Table 6, the internal counting mechanism remains cyclical in the Single-Shot Mode. Each Time Out of the counter results in the setting of an Individual Interrupt Flag and re-initialization of the counter.

The second major difference between the Single-Shot and Continuous modes is that the internal counter enable is not dependent on the Gate input level remaining in the "Low" state for the Single-Shot mode.

Another special condition is introduced in the Single-Shot mode. If L=M="0" (Dual 8-bit) or N="0" (Single 16-bit), the output goes "Low" on the first clock received during or after Counter Initialization. The output remains "Low" until the Operating Mode is changed or nonzero data is written into the Counter Latches. Time Outs continue to occur at the end of each clock period.

The three differences between Single-Shot and Continuous Timer Modes can be summarized as attributes of the Single-Shot mode:

- 1. Output is enabled for only one pulse until it is reinitialized
- 2. Counter Enable is independent of Gate.
- 3. L = M = "0" or N = "0" disables output.

Aside from these differences, the two modes are identical.

Table 6 Single-Shot Operating Modes

	Single-Shot Mode (CRX3 = "0", CRX7 = "1", CRX5 = "1")								
Control	Control Register Initialization/Output Waveforms								
CRX2	RX2 CRX4 Counter Initialization Timer Output (OX)								
0	0	Ḡ↓+W+R	(N+1)(T)						
0	1	Ğ₊+R	t ₀ TO TO						
1	0	Ğ↓+W+R	(L+1)(M+1)(T)(L+1)(M+1)(T)						
1	1	G↓+R	t _o TO TO						

Symbols are as defined in Table 5.

■ Wave Measurement Modes

The Wave Measurement Modes are the Frequency (period) Measurement and Pulse Width Comparison Modes, and are provided for those applications which require more flexibility of interrupt generation and Counter Initialization. Individual Interrupt Flags are set in these modes as a function of both Counter Time Out and transitions of the Gate input. Counter Initialization is also affected by Interrupt Flag status.

A timer's output is normally not used in a Wave Measurement mode, but it is defined. If the output is enabled, it will operate as follows. During the period between reinitialization of the timer and the first Time Out, the output will be a logical zero. If the first Time Out is completed (regardless of its method of generation), the output will go "High". If further TO's occur, the output will change state at each completion of a Time-Out.

The counter does operate in either Single 16-bit or Dual 8-bit modes as programmed by CRX2. Other features of the Wave Measurement Modes are outlined in Table 7.

Table 7 Wave Measurement Modes

	CRX3 = "1"							
CRX4	CRX5	Application	Condition for Setting Individual Interrupt Flag					
0	0	Frequency Comparison	Interrupt Generated if Gate Input Period (1/F) is less than Counter Time Out (TO)					
0	1	Frequency Comparison	Interrupt Generated if Gate Input Period (1/F) is greater than Counter Time Out (TO)					
1	0	Pulse Width Comparison	Interrupt Generated if Gate Input "Down Time" is less than Counter Time Out (TO)					
1	1	Pulse Width Comparison	Interrupt Generated if Gate Input "Down Time" is greater than Counter Time Out (TO)					

Frequency Comparison or Period Measurement Mode (CRX3 = "1", CRX4 = "0")

The Frequency Comparison Mode with CRX5 = "1" is straightforward. If Time Out occurs prior to the first negative transition of the \overline{Gate} input after a Counter Initialization cycle, an Individual Interrupt Flag is set. The counter is disabled, and a Counter Initialization cycle cannot begin until the interrupt flag is cleared and a negative transition on \overline{G} is detected.

If CRX5 = "0", as shown in Table 7 and Table 8, an interrupt is generated if Gate input returns "Low" prior to a Time Out. If Counter Time-Out occurs first, the counter is recycled and continues to decrement. A bit is set within the timer on the initial Time Out which precludes further individual interrupt generation until a new Counter Initialization cycle has been completed. When this internal bit is set, a negative transition of the Gate input starts a new Counter Initialization cycle. (The

condition of $\overline{G} \downarrow \cdot \overline{I} \cdot TO$ is satisfied, since a Time Out has occurred and no individual Interrupt has been generated.)

Any of the timers within the PTM may be programmed to compare the period of a pulse (giving the frequency after calculations) at the Gate input with the time period requested for Counter Time-Out. A negative transition of the Gate input enables the counter and starts a Counter Initialization cycle—provided that other conditions as noted in Table 8 are satisfied. The counter decrements on each clock signal recognized during or after Counter Initialization until an Interrupt is generated, a Write Timer Latches command is issued, or a Timer Reset condition occurs. It can be seen from Table 8 that an interrupt condition will be generated if CRX5 = "0" and the period of the pulse (single pulse or measured separately repetitive pulses) at the Gate input is less than the Counter Time Out period. If CRX5 = "1", an interrupt is generated if the reverse is true.

Assume now with CRX5 = "1" that a Counter Initialization has occurred and that the Gate input has returned "Low" prior to Counter Time Out. Since there is no Individual Interrupt Flag generated, this automatically starts a new Counter Initialization Cycle. The process will continue with frequency comparison being performed on each Gate input cycle until the mode is changed, or a cycle is determined to be above the predetermined limit.

• Pulse Width Comparison Mode (CRX3 = "1", CRX4 = "1")
This mode is similar to the Frequency Comparison Mode except for a positive, rather than negative, transition of the Gate

input terminates the count. With CRX5 = "0", an Individual Interrupt Flag will be generated if the "Low" level pulse applied to the Gate input is less than the time period required for Counter Time Out. With CRX5 = "1", the interrupt is generated when the reverse condition is true.

As can be seen in Table 9, a positive transition of the $\overline{\text{Gate}}$ input disables the counter. With CRX5 = "0", it is therefore possible to directly obtain the width of any pulse causing an interrupt. Similar data for other Time Interval Modes and conditions can be obtained, if two sections of the PTM are dedicated to the purpose.

Table 8 Frequency Comparison Mode

CRX3 = "1", CRX4 = "0"								
Control Reg Counter Counter Enable Counter Enable Interrupt Bit 5 (CRX5) Initialization Flip-Flop Set (CE) Flip-Flop Reset (CE) Set								
0	GJ.I.(CE+TO)+R	G↓·W·R·ĭ	W+R+I	G ↓ Before TO				
1	Ğ↓∙Ĩ+R	Ğ₊·W∙R∙ï	W+R+I	TO Before G↓				

I represents the interrupt for a given timer.

Table 9 Pulse Width Comparison Mode

	CRX3 = "1", CRX4 = "1"								
Control Reg Bit 5 (CRX5)	Counter Initialization	Counter Enable Flip-Flop Set (CE)	Counter Enable Flip-Flop Reset (CE)	Interrupt Flag Set (I)					
0	Ğ↓•T+R	G↓·W·R•ī	W+R+I+G	G↑ Before TO					
1	Ğ↓∙T+R	G↓·W·R·T	W+R+I+G	TO Before G↑					

G = Level sensitive recognition of Gate input.


HD6843, HD68A43— FDC (Floppy Disk Controller)

The HD6843 Floppy Disk Controller performs the complex MPU/Floppy interface function. The FDC was designed to optimize the balance between the "Hardware/Software" in order to achieve integration of all key functions and maintain flexibility.


The FDC can interface a wide range of drives with a minimum of external hardware. Multiple drives can be controlled with the addition of external multiplexing rather than additional FDC's.


FEATURES

- Format compatible with IBM3740
- User Programmable read/write format
- Ten powerful macro-commands
- Macro End Interrupt allows parallel processing of MPU and FDC
- Controls multiple Floppies with external multiplexing
- Direct interface with HMCS6800
- Programmable seek and settling times enable operation with a wide range of Floppy drives
- Offers both Programmed Controlled I/O (PCIO) and DMA data transfer mode
- Free-Format read or write
- Single 5-volt power supply
- All registers directly accessible
- Compatible with MC6843



■ PIN ARRANGEMENT





(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V	
Input Voltage	V _{in} *	-0.3 ~ +7.0	V	
Operating Temperature	T _{opr}	-20 ∼ +75	°c	
Storage Temperature	T _{stg}	-55 ∼ +150	°C	

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Input "High" Voltage	V _{IH} *	2.0	_	Vcc	V
Input "Low" Voltage	V _{IL} *	-0.3	_	0.8	V
Operating Temperature	T _{opr}	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

\bullet DC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20 $^{\sim}$ +75 $^{\circ}$ C, unless otherwise noted.)

Item	Item		Test Condition	min.	typ.*	max.	Unit
Input "High" Voltage		V _{IH}		2.0	-	V _{cc}	V
Input "Low" Voltage		VIL		-0.3	_	0.8	٧
Input Leakage Current		lin	V _{in} =0~5.25V	_	1.0	2.5	μΑ
Output "High" Voltage		V _{OH}	I_{OH} =-205 μ A ($D_0 \sim D_7$) I_{OH} =-100 μ A (Others)	2.4	_	_	V
Output "Low" Voltage	Output "Low" Voltage		I _{OL} =3.2mA (IRQ) I _{OL} =1.6mA (Others)	_	_	0.4	V
Three-state (off-state) Lo	Three-state (off-state) Leakage Current		V _{in} =0.4~2.4V	_	2.0	10	μΑ
Output Leakage (off-sta Current (IRQ)	te)	I _{LOH}	V _{OH} =2.4V	_	1.0	10	μΑ
Power Dissipation		P _D		_	600	1000	mW
	D ₀ ~D ₇		V _{in} =0V, T _a =25°C.	-	_	12.5	pF
Input Capacitance	Other inputs	C_{in}	f=1 MHz	_	_	10	рF
Output Capacitance	Output Capacitance		V _{in} =0V, T _a =25°C, f=1 MHz	_	-	10	pF

^{*} V_{CC} = 5V, Ta = 25°C

• AC CHARACTERISTICS (V_{CC} =5 $V\pm5\%$, V_{SS} =0V, Ta=-20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

	Cumbal	Tost Condition	1	HD6843			HD68A43		
Item	Symbol	Test Condition	min.	typ.	max.	min.	typ.	max.	Unit
CLK Cycle Time	t _{cycC}	Figure 1	_	1.0	_	_	1.0	_	μs
CLK Pulse Width, "High"	PW _{HC}	Figure 1	0.4	_	-	0.4	_	_	μs
CLK Pulse Width, "Low"	PW _{LC}	Figure 1	0.35	-		0.35	_	_	μs
Rise and Fall Time of CLK	t _{Cr} , t _{Cf}	Figure 1	T -	_	25	_		25	ns
DCK Cycle Time	t _{cycD}	Figure 2	2.6	4.0	_	2.6	4.0	_	μs
DCK Pulse Width, "High"	PW _{HD}	Figure 2	1.3	1.95	_	1.3	1.95	_	μs
DCK Pulse Width, "Low"	PW _{LD}	Figure 2	1.3	1.95	-	1.3	1.95	_	μs
Rise and Fall Time of DCK	t _{Dr} , t _{Df}	Figure 2	T -	-	25	_	_	25	ns
RDT Width, "High"	t _{RDH}	Figure 2	1.0	_		1.0	_	_	μs
RDT Width, "Low"	t _{RDL}	Figure 2	1.0		_	1.0	_	_	μs
RDT~DCK Delay Time 1	t _{RDD1}	Figure 2	0.15	_	1.70	0.15	_	1.70	μs
RDT~DCK Delay Time 2	t _{RDD2}	Figure 2	0.15	_	1.70	0.15	_	1.70	μs
IDX Pulse Width, "High"	PWIDX	Figure 3	20.0	_		20.0	_	_	μs
FIR Delay Time	tFIRD	Figure 4	_	_	450	_	_	450	ns
FIR Pulse Width, "High"	PWFIR	Figure 4	200	_	_	200	_	-	ns
WDT Pulse Width, "High"	PW _{WD}	Figure 7		1.0	-		1.0	_	μς
WDT Cycle Time	t _{cycW}	Figure 7	-	2.0	_	T -	2.0	_	μs
STP Pulse Width, "High"	PW _{STP}	Figure 5	_	32		T	32	_	μs
STP Cycle Time	t _{cycs} *	Figure 5	1		15	1	_	15	ms
HLD Delay Time (HLD~STP)	tHLDD	Figure 5	1	-	15	1	_	15	μs
HDR Set Up Time	tHDRS	Figure 5	0	<u> </u>		0	-	_	ns
HDR Hold Time	t _{HDRH}	Figure 5	32	-	-	32	_	-	μs
TxAK Set Up Time	t _{AS3}	Figure 10, 11	140	-	_	140	_	-	ns
TxAK Hold Time	tAH3	Figure 10, 11	10	_	_	10	-	_	ns
TxRQ Release Time	t _{TR}	Figure 10, 11	_	_	450	_		240	ns
IRQ Release Time	tir	Figure 6	T -	_	1.2	_	_	1.2	μs

^{*} Cycle Time of STP changes according to the program.

BUS TIMING CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1 READ OPERATION SEQUENCE

14	C	Tara Canadiai an	HD6843			+	D68A	43	Unit
item	Symbol	Test Condition	min.	typ.	max.	min.	typ.	max.	Unit
Enable Cycle Time	t _{cycE}	Figure 8, 10	1.0		_	0.666	_	_	μs
Enable Pulse Width, "High"	PWEH	Figure 8, 10	0.4	_	_	0.23	_		μs
Enable Pulse Width, "Low"	PWEL	Figure 8, 10	0.4	_		0.23	_	_	μs
Rise and Fall Time of Enable Input	t _{Er} , t _{Ef}	Figure 8, 10	-	-	25	_	_	25	ns
Address Set Up Time	t _{AS}	Figure 8, 10	140	c –	_	140		—	ns
Data Delay Time	toda	Figure 8, 10	_	_	225	-	_	200	ns
Data Access Time	tACC	Figure 8, 10	_		365	_	-	340	ns
Data Hold Time	t _H	Figure 8, 10	10	-	_	10	_		ns
Address Hold Time	t _{AH}	Figure 8, 10	10	_	-	10	_		ns
Bus Direction Delay Time	t _{DBD}	Figure 8, 10	_	_	400	_	_	400	ns

2 WRITE OPERATION SEQUENCE

ltem	Symbol	Test Condition		HD6843			HD68A43			
	Symbol	rest Condition	min.	typ.	max.	min.	typ.	max.	Unit	
Enable Cycle Time	t _{cycE}	Figure 9, 11	1.0	_	<u> </u>	0.666	_	_	μs	
Enable Pulse Width, "High"	PWEH	Figure 9, 11	0.4	-	_	0.23	_	-	μs	
Enable Pulse Width, "Low"	PWEL	Figure 9, 11	0.4	_	-	0.23	_	_	μs	
Rise and Fall Time of Enable Input	t _{Er} , t _{Ef}	Figure 9, 11	_	_	25	_		25	ns	
Address Set Up Time	t _{AS}	Figure 9, 11	140	_	-	140		_	ns	
Data Set Up Time	t _{DSW}	Figure 9, 11	100	-	l –	60	_	_	ns	
Data Hold Time	t _H	Figure 9, 11	10	_	_	10	_	-	ns	
Address Hold Time	t _{AH}	Figure 9, 11	10	_	-	10	-	-	ns	
Bus Direction Delay Time	t _{DBD}	Figure 9, 11	-	_	400	_	-	400	ns	




Figure 1 CLK Waveform




Figure 2 DCK, RDT Timing




Figure 3 IDX Waveform




Figure 4 FIR Timing




Figure 5 Seek Operation Sequence




Figure 6 IRQ Release Timing




Figure 7 WDT Waveform




Figure 8 Read Timing




Figure 9 Write Timing




Figure 10 DMA Read Timing




Figure 11 DMA Write Timing




Figure 12 Load Circuit




Figure 13 Block Diagram of the FDC

HD6843, HD68A43-

■ GENERAL DESCRIPTION

The HD6843 FDC consists of four primary sections; the Register, Serializing, Bus Interface, and Control sections. The following explanation of these sections can be followed in the block diagram of Figure 13.

Register Section

The register section consists of twelve user accessible registers used for controlling a floppy disk drive. All twelve are connected by the internal data bus to allow the processor access to them.

Data Output Register (DOR)

The DOR is an 8-bit register which holds the data to be written onto the disk. The information is stored here by the bus interface.

Data Input Register (DIR)

The data words read from the disk are stored in the 8-bit DIR until read by the bus interface.

Current Track Address Register (CTAR)

CTAR is a 8-bit register containing the address of the track over which the R/W head is currently positioned.

Command Register (CMR)

The macro commands are written to the 8-bit CMR to begin their execution.

Interrupt Status Register (ISR)

The four bits of the ISR represent the four conditions that can cause an interrupt to occur.

Set-Up Register (SUR)

Variable Seek and Settling times are programmed by the SUR. Four bits are used to program the track to track seek time and four bits are used to program the head settling time for the floppy disk drive used with the FDC.

Status Register A (STRA)

The eight bits of STRA are used to indicate the state of the floppy disk interface.

Sector Address Register (SAR)

SAR contains the five bit sector address associated with the current data transfer.

Status Register B (STRB)

The eight error flags of STRB are used to signify error conditions detected by the FDC or generated by the floppy disk drive.

General Count Register (GCR)

The seven bits of GCR contain the destination track address when a SEK (seek) macro command is being executed. If a multi-sector Read or Write macro command is being executed, GCR contains the number of sectors to be read or written.

CRC Control Register (CCR)

The two bits of the CCR are used to enable the CRC and shift the CRC for the Free Format Commands.

Logical Track Address Register (LTAR)

The seven bit track address used for read and write

operations is stored in the LTAR by the bus interface.

Serializing Section

The serializing section handles the serial-to-parallel and parallel-to-serial conversions for Read/Write operations as well as CRC generation/checking and the generation/detection of the clock pattern. The Data Output Shift Register (DOSR), Data Input Shift Register (DISR), CRC Generator/Checker, and Clock Shift Register (CSR) comprise the serializing section of the FDC.

Bus Interface

The Bus Interface section provides the timing and control logic that allows the FDC to operate with the 6800 bus, and is comprised of the Data Buffers. Request Control, and the Register Select circuitry.

• Contro

The internal timing and control signals which sequence the FDC are derived from the macro instructions by the control section

■ HD6843 PIN DESCRIPTION

Power Pins

V_{CC}: +5 volt (±5%) power input. V_{SS}: Power Supply Ground.

Bus Pins

Reset (RES) Input

The \overline{RES} input is used to initialize the FDC. When \overline{RES} becomes "Low", the state of the outputs is defined by the table below:

Output	State of Output	Output	State of Output
FIR	"Low"	HLD	"Low"
WGT	"Low"	TxRQ	"Low"
HDR	"Low"	ĪRQ	"High"
STP	"Low"	WDT	"Low"

Registers which are affected by RES are shown in Table 7.

Interrupt Request (IRQ) Output

The \overline{IRQ} line is an open drain output that becomes a "Low" level (logic "0") when the FDC requests an interrupt. Interrupt requests are controlled by the interrupt enables in CMR (Command Register) with the function causing the interrupt shown in ISR (Interrupt Status Register).

Data Bus 0 \sim Data Bus 7 (D $_0\sim$ D $_7$) Bidirectional

The 8 bidirectional data lines allow the transfer of data between the FDC and the controlling system. The output buffers are three-state drivers that are enabled when the FDC is transferring data to the data bus.

Enable (E) Input

The E input to the FDC causes data transfers to occur between the FDC and the system controlling the FDC (HMCS6800 MPU, DMA Controller, etc.) E must be a logic "1" ("High" level) for any transfer to be enabled on $D_0 \sim D_7$. The E input is normally connected to system ϕ_2 .

Chip Select (CS) Input

The \overline{CS} input in conjunction with the E input, is used to enable data transfers on $D_0 \sim D_7$. E must be a "High" level and \overline{CS} must be a "Low" level (logic "0") to enable the transfer. The TxAK input being a "High" level (logic "1") performs a similar function as \overline{CS} being a "Low" level.

Read/Write (R/W) Input

The R/\overline{W} input is issued by the system controlling the FDC (HMCS6800 MPU, DMA Controller, etc.) to signify if a read or write operation is to be performed on the FDC. When TxAK is a "Low" level, R/\overline{W} is used in conjunction with \overline{CS} and $RS_0 \sim RS_2$ to determine which register is accessed by the bus as shown in Table 1. When TxAK is a "High" level, R/\overline{W} is used to select either the DOR or DIR to the data bus (see description of TxAK input).

Register Select 0~Register Select 2 (RS₀~RS₂) Input

 $RS_0 \sim RS_2$, in conjunction with the R/\overline{W} input, are used to select one of the user accessible registers in the FDC as shown in Table 1.

Transfer Request (TxRQ) Output

TxRQ is used in the DMA mode to request a data transfer from the DMAC. TxRQ is a "High" level if the FDC is in the DMA mode (CMR bit 5 is set) when a data transfer request occurs (STRA bit 0 is set). It is reset to a "Low" level (logic "0") when TxAK becomes a "High" level (logic "1"). Data transfer errors will occur if TxAK does not reset TxRQ before the next data transfer is required.

Transfer Acknowledge (TxAK) Input

TxAK is generated by the system controlling the FDC (HMCS6800 MPU, DMA Controller, etc.) and is a response to a TxRQ issued by the FDC. A "High" level (logic "1") on TxAK

causes the FDC to neglect the state of $RS_0 \sim RS_2$ causing the FDC to select the DOR (Data Output Register) or DIR (Data Input Register) to the data bus $(D_0 \sim D_7)$ as shown in Table 2. $\overline{CS} = "0"$ and TxAK = "1" cannot be permitted at the same time.

Table 2 Register Selection for DMA Transfers

TxAK	RS₀∼RS₂	cs	R/W	Register Selected
1	×	1	1	DOR
1	×	1	0	DIR

"1" "High", "0" "Low"

This mode of operation is normally used for DMA (Direct Memory Access) transfer with the FDC.

When TxAK is a "Low" level the registers are selected by \overline{CS} , R/\overline{W} and $RS_0 \sim RS_2$ as shown in Table 1.

Bus Direction (BD) Output

The BD output is provided to control external bidirectional buffers on the data bus $(D_0 \sim D_7)$ as shown in Figure 14. Its polarity is shown by Table 3.

Table 3 Bus Direction (BD) States

TxAK	cs	BD
1	1	R/W
0	1	0
0	0	R/W

"1" "High", "0" "Low"

(Operation of BD as defined by this chart allows the FDC to function with the DMA Controller HD6844.)

Table 1 Address Codes for User Accessible Registers

TxAK	CS	RS ₂	RS ₁	RS ₀	R/W	Registers			
0	0	0	0	0	0	DOR (Data Output Register)			
U	0	Ū	U	"	1	DIR (Data Input Register)			
0	0	0	0	1	1/0	CTAR (Current Track Address Register)			
0	0	0	4	0	0	CMR (Command Register)			
		U	'	U	1	ISR (Interrupt Status Register)			
0	0	0			^	4		0	SUR (Set Up Register)
U		0	' '	' [1	STRA (Status Regiser A)			
0	0	4		0	0	SAR (Sector Address Register)			
U	"	'	0	"	1	STRB (Status Register B)			
0	0	1	0	1	0	GCR (General Count Register)			
0	0	1	1	0	0	CCR (CRC Control Register)			
0	0	1	1	1	0	LTAR (Logical Track Address Register)			

"1" "High", "0" "Low"




Figure 14 Bus Buffer Control

I/O and Control Pins

Head Load (HLD) Output

HLD is used to notify the disk drive that the R/W head should be loaded (placed in contact with the media). When the FDC is ready for the head to load, HLD is a "High" level (logic "1"). A "Low" level (logic "0") HLD indicates the head should be unloaded.

Step (STP) Output

The STP output, in conjunction with HDR, is used to control head movement. A 32 μ s wide positive (logic "1") pulse is generated on STP, to move the R/W head one track in the direction defined by the HDR output. The period of the STP signal is programmable by the SUR (Set-Up Register). The number of pulses generated on STP is the difference between the contents of the CTAR (Current Track Address Register), and the GCR (General Count Register) which contains the track address to which the head is to be moved.

Head Direction (HDR) Output

The HDR signal controls the direction of head movement. A "High" level (logic "1") signifies the head should step to the inside (toward the hub) of the disk. A "Low" level (logic "0") indicates the direction of head movement should be to the outside of the disk.

Low Current Track (LCT) Output

The LCT signal is used to control the level of write current used by the disk drive. LCT is a "Low" level (logic "0") when the write head is positioned over tracks 0~43. If it is over tracks 44~76, LCT is a "High" level (logic "1"). LCT is determined from the contents of the Current Track Address Register (CTAR).

Write Gate (WGT) Output

When a write operation is being performed, WGT is a logic "1" ("High" level). For a read operation, WGT is a "Low" level (logic "0").

File Inoperable Reset (FIR) Output

FIR is an output from the FDC to the floppy disk drive to reset it from an inoperable status. If the FI input is a "High" level, a pulse, of which width almost equals to E pulse "Low" width, is generated on the FIR output whenever Status Register

B is read.

File Inoperable (FI) Input

FI is an input to the FDC from the drive. A "High" level indicates the drive is in an inoperable state. Its current state can be examined by reading bit 5 of Status Register B (STRB).

Track Zero (TRZ) Input

The TRZ input is reflected by bit 3 of STRA (Status Register A). The TRZ input must be a "High" level (logic "1") when the R/W head of the drive is positioned over track zero. A logic "1" on this input inhibits step pulses during a Seek Track Zero command.

Index (IDX) Input

The index input is received from the floppy disk drive and is used to sense the index hole in the disk media. The IDX signal is used to initialize the internal FDC timing. The state of the IDX input is reflected by bit 6 of Status Register A (STRA). A "High" level (logic "1") is to indicate the index hole is under the index sensor. The index input is used to count the number of disk revolutions while searching for the address ID field (see description of STRB bit 3).

Ready (RDY) Input

The ready input is received from the disk drive and can be read as bit 2 of STRA (Status Register A). A "High" level (logic "1") indicates the drive is ready and allows the FDC to operate the drive.

Write Protect (WPT) Input

WPT is an input indicating when the media is Write Protected. A "High" level during an FDC write operation results in a Write Error (STRB bit 6) but the FDC continues to perform the write function. The state of the WPT input can be read by examining bit 4 of the Status Register A (STRA).

Clock (CLK) Input

The CLK input is used to generate various timing sequences internal to the FDC. The head settling, seek time, step pulse width and write data pulse width, etc., are generated from the CLK input signal. The CLK is 1 MHz frequency and the duty is 50%.

Data Pins

Data Clock (DCK) Input

DCK is used to clock data from the drive into the FDC. It is generated from the read data received from the drive.

Read Data (RDT) input


RDT is the serial data input from the drive. The data stream includes both the clock and data bits.

Write Data (WDT) Output

WDT is the double frequency modulated data output from the FDC. The time between clock bits is 4/f where f is the frequency of the clock input. The pulse width for both clock and data is 1/f (see Figure 15). For the normal clock frequency of 1 MHz the clock period is 4 μ s, the clock pulse width is 1 μ s and the data pulse width is 1 μ s. Figure 15 shows the relationship between the WDT output and the frequency of the CLK inputs.

Variable Frequency Oscillator Control (VFOC) Output

VFOC is used as a sync signal during system diagnostics. Waveforms are shown in Figure 16.



f = Frequency of the CLK Input. To insure IBM3740 compatibility the clock frequency must be 1 MHz.


Figure 15 WDT Output Timing

FORMAT

The format used by the HD6843, shown in Figure 18, is compatible with the soft sector format of the IBM3740.

■ MACRO COMMAND SET

The macro command set shown in Table 4 is discussed in the following paragraphs.






Figure 16 Variable Frequency Oscillator Control Waveform (Relation Between WGT and VFOC)

SSW, SWD and MSW commands (Single Sector Write, Single Sector Write with Delet Data Mark, and Multi-Sector Write)




Figure 17 Write Data versus Write Gate Timing




Figure 18 Soft Sector Format

Table 4 Macro Command Set

		Macro Command	CMR Bits					
		Wacio Command	Bit 3	Bit 2	Bit 1	Bit 0	Code	
1	STZ	Seek Track Zero	0	0	1	0	2	
2	SEK	Seek	0	0	1	1	3	
3	SSR	Single Sector Read	0	1	0	0	4	
4	SSW	Single Sector Write	0	1	0	1	5	
5	RCR	Read CRC	0	1	1	0	6	
6	SWD	Single Sector Write with Delete Data Mark	0	1	1	1	7	
7	MSW	Multi Sector Write	1	1	0	1	D	
8	MSR	Multi Sector Read	1	1	0	0	С	
9	FFW	Free Format Write	1	0	1	1	В	
10	FFR	Free Format Read	1	0	1	0	A	

Seek Track Zero (STZ)

The STZ command causes the R/W head to be released from the surface of the disk (HLD is reset) and positioned above track 00. The FDC issues step pulses on the STP output until the TRZ input becomes a "High" level or until 82 pulses have been sent to the drive. When the TRZ input becomes "High", the step pulses are inhibited on the STP output but the FDC remains busy until all 82 have been generated internally.

If the TRZ input remains "Low" (logic "0") after all 82 pulses have been generated, the seek error flag (STRB bit 4) is

After all 82 pulses have been generated, the head is loaded (HLD becomes a "High"). After the settling time specified in the SUR has expired, the Seek Command End flag is set (ISR bit 1), Busy STRA7 is reset, CTAR and GCR are cleared. The head remains in contact with the disk. A command such as RCR (Read CRC) may be issued following a STZ if the head must be released.

Seek (SEK)

The SEK command is used to position the R/W head over the track on which a Read/Write operation is to be performed. The contents of the GCR are taken as the destination address and the content of the CTAR is the source address; therefore, the number of pulses (N) on the STP output are given by:

$$N = |(CTAR) - (GCR)|$$

HDR is a "High" for (GCR) > (CTAR) otherwise it is a "Low". When a SEK command is issued, Busy is set, the head is raised from the disk, HDR is set as described above, and N number of pulses appear on the STP output. After the last step pulse is used, the head is placed in contact with the disk. Once the head settling time has expired, the Seek Command End flag (ISR bit 1) is set, Busy is reset, and the contents of the GCR are transferred to the CTAR.

■ SINGLE SECTOR READ/WRITE COMMANDS

The single sector Read/Write commands (SSR, RCR, SSW, and SWD) are used to Read/Write data from a single 128 byte sector on the disk. As shown in Figure 19 these types of instructions can be divided into two sections. The first section, which is common to all instructions, is the address search operation, while the second section is unique to the requirements of each instruction.




Figure 19 Basic Single Sector Command Flow Chart

Address Search Operation

The flow chart of Figure 20 shows the operation of the address search operation.





Figure 20 Operational Flow of the Address Search Sequence

Single Sector Read (SSR)

The single sector read command follows the address search procedure as defined in the previous flowchart. If the search is successful, status sense request is set and the operation continues as described by the flowchart of Figure 21.

Read CRC (RCR)

The RCR command is used to verify that correct data was written on a disk. The operation is the same as for the SSR



command with the exception that the data transfer request (STRA bit 0) is not set. The Status Sense Request interrupt can be disabled by using the DMA flag of CMR.

• Single Sector Write (SSW)

Single sector write is used to write 128 bytes of data on the disk. After the command is issued, the address search is performed. The remainder of the instruction's operation is shown in Figure 22.

• Single Sector Write with Delete Data Mark (SWD)

The operation flow of SWD is exactly like that of SSW. For SWD, the data pattern of the Data Address Mark becomes F8 instead of FB. The clock pattern remains C7.

Multi-Sector Commands (MSR/MSW)

MSR is used for sequential reading of one or more sectors. If S sectors are to be read, S-1 must be written into the GCR before the command is issued.




Figure 22 Operational Flow of the SSW Command

The basic operation for the MSR and MSW is the same as that for the SSR and SSW respectively. The basic operation begins with an address search operation, which is followed by a single sector read or write operation. This completes the operation on the first sector. The SAR is incremented, the GCR is decremented, and if no overflow is detected from the GCR (i.e., GCR become negative) the sequence is repeated until S number of sectors are read or written.

The completion of an MSR or MSW is like that of an SSR or SSW command. First RWCE is set and Busy is reset, after the settling time has expired, the head is released.

If a delete data mark is detected during an MSR command, STRA bit 1 (Delete Data Mark Detected) remains set throughout the commands operation.

When a multi-sector instruction is issued, the sum of the SAR and GCR must be less than 27. If SAR + GCR > 26, an address error (STRB bit 3 set) will occur after the contents of SAR becomes greater than 26.

• Free Format Write (FFW)

The FFW has two modes of operation which are selected by FWF (Free Format Write Flag) which is data bit 4 of the CMR.

When FWF = "0", the data bits of the DOR are written directly to the disk without first writing the preamble, address mark, etc. The contents of the DOR are FM modulated with a clock pattern of all ones.

If FWF = "1" the odd bits of the DOR are used as clock bits and even bits are used for data bits. In this mode, the DOSR clock is twice a normal write operation and one byte of DOR is one nibble (four bits of data) on the disk.

The two modes of the FFW command allow formatting a disk with either the IBM3470 format or a user defined format.

After the FFW command is loaded into the CMR, WGT becomes a "High" level, the contents of DOR are transferred to the DOSR, data transfer request (STRA bit 0) is set, and the serial bit pattern is shifted out on the WDT line. Therefore, DOR must be loaded before the FFW command is issued. Data from the DOR is continually transferred to the DOSR and shifted out on WDT until the CMR has been written with an all zero pattern. When CMR becomes zero, WGT becomes a "Low" level, but RWCE is not set and the R/W head is left in contact with the disk.

• Free Format Read (FFR)

FFR is used to input all data (including Address marks) from a disk. Once the FFR command is set into the CMR, the head is loaded and after the settling time has expired the serial data from the FDC is brought into the DISR. After 8 bits have accumulated, it is transferred to the DIR and Data Transfer Request (STRA bit 0) is set.

This operation continues until a zero pattern is stored in the CMR, terminating the FFR command. As in the case of the FFW command, RWCE is not set and the head remains in contact with the disk.

The first data that enters the DISR is not necessarily the first bit of a data word since the head may be lowered at any place on the disk. To prevent the FDC from remaining unsynchronized to the data, the FFR command will synchronize to an ID address mark (FE) or a Data Address mark (FB or F8) or an Index Address Mark (FC).

REGISTER DEFINITIONS

• Data Output Register (DOR); Hex address 0, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	B Bits o	f Data L	sed for	a Disk	Write C	peratio	n

When one of the four write macro commands (SSW, SWD, MSW, and FFW) is executed, the information contained in the DOR is loaded into the DOSR, and is shifted out on the WDT line using a double frequency (FM) format.

• Data Input Register (DIR); Hex address 0, read only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	8 Bits of	Data L	Jsed for	a Disk	Read O	peratio	n

One of the three read macro commands (SSR, MSR, FFR) executed, will cause the information on the RDT input to be clocked into the DISR. When 8 clock pulses have occurred, the 8 bits of information in the DISR are transferred to the DIR where it can be read by the bus interface.

• Current Track Address (CTAR); Hex address 1, read/write

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Trac	k Addre	ess of C	urrent H	lead po	sition	

The address of the track over which the R/W head is currently positioned is contained in the CTAR. At the end of a SEK command, the contents of the GCR are transferred to the CTAR. CTAR is cleared at the completion of a STZ command. CTAR is a read/write register so that the head position can be updated when several drives are connected to one FDC. Bit 7 is read as a "0".

Command Register (CMR); Hex address 2, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3*	Bit 2*	Bit 1*	Bit O*
Function Interrupt Mask	ISR3 Interrupt Mask	DMA Flag	FWF		Macro C	ommand	l

^{*}Bit 0 ~ 3 are cleared by RES.

The commands that control the FDC are loaded into the lower four bits of the CMR. Information that controls the data transfer mode and interrupt conditions are loaded into bits four through seven.

Bit 0~Bit 3: Macro Command

The Macro Command to be executed by the FDC is written to bits $0\sim3$.


Bit 4: Free Format Write Flag (FWF)

If a Free Format Write command is issued, the state of bit 4 of the CMR determines what clock source will be used. The FWF is defined in the FFW (Free Format Write) command explanation.

Bit 5: DMA Flag

If bit 5 is a "1" the FDC is in the DMA mode. Bit 5 being a "1" inhibits setting of Status Sense Request (ISR bit 2) thereby preventing its associated interrupt. A logic "1" DMA flag also enables the TxRQ output allowing it to request DMA transfers when the Data Transfer Request flag (STRA bit 0) is set.


A logic "0" DMA flag indicates the program controlled I/O (PC I/O) mode.



- * STP output is masked when TRZ becomes "High". But if TRZ falls to "Low" again before 82 pulse outputs are all provided,
- STP output become available again from that time point.

 ** When RDY is "Low" with Command Set, the execution is postponed until RDY becomes "High".


Figure 23 Timing Sequence of STZ Command



^{*} When RDY is "Low" with Command Set, the execution is postponed until RDY becomes "High"

Figure 24 Timing Sequence of SEK Command


HD6843, HD68A43



* If HLD has already been "High" when the command is set, the FDC starts the address search immediately.


When RDY is "Low" with Command Set, the FDC waits for the execution until RDY becomes "High".

Figure 25 Timing Sequence of SSR, SSW, RCR, SWD, MSR, MSW Command (Relation with HLD and IDX)



(a); In the case of Track Not Equal, (2) is not set and (if CRC equals to the one calculated by FDC, STRA5 is set.
(b); In the case of Sector Not Equal, (3) is not set and (1) & (2) are reset to search the next IDAM.
(c); In the case of CRC Error, (4) is not set and (1), (2) & (3) are reset. (ISRO: Set, STRB1: Set, STRB3: Set) When (1), (2), (3), (4) are all set, ISR2 is Set. These four signals are reset with Command End. When (4) is "1", go to the data transfer routine.

Figure 26 Internal Timing Sequence of Address Search Routine




Unless DAM(FB) or DDAM(F8) is detected within 32 bytes after ID field has been detected, STRB2 is set to end the command.

— ID---DAM* 2nd Data 127th 128th Data Data CRC CRC CRC 00 00 FF Data from the diskette 11 bytes 6 bytes IDCRC WGT STRA0 (Data Transfer Request) DOR → DOSR Transfer Writing on DOR Transfer Error STRB0 (Data Transfer Error) ISR0 (R/W Command End) Command End ISR2 (Sense Request) ISR Read

Figure 27 Data Transfer Timing of SSR, RCR Command

Figure 28 Data Transfer Timing of SSW, SWD Command

^{*} As Data Address Mark, SSW command writes 'FB' and SWD command writes 'F8'.



Address Search and Data Transfer in each sector is the same as those of SSR or SSW command. When Address Error occurs, it results in Command End. If an error relating to Data Transfer occurs, Error flag is set. But the command continues to be executed to shift into the next sector.

Set "00" Command into CMR Command Set HLD Settling WGT DOSR DOR → DOSE Transfer STRA0 (Data Tra Writing on DOR 1st Data DOR

Figure 29 Timing Sequence of MSR, MSW Command

- The first one-byte data must be set into DOR before Command Set.
 If HLD has already been "High" when the command is set, WGT becomes "High" immediately.
 When '00' command is set into CMR, an interrupt of Command End is not generated.




Figure 30 Timing Sequence of FFW Command

If HLD has already been "High" when the command is set, Read operation starts immediately without waiting for the settling time. When "00" command is set into CMR, an interrupt of Command End is not generated.

Figure 31 Timing Sequence of FFR Command

Bit 6: ISR3 Interrupt Mask

CMR bit 6 (ISR3 Mask) is used to control the operation of ISR bit 3. A logic "1" in CMR bit 6 inhibits output of STRB-OR-Interrupt signal to \overline{IRQ} . If CMR bit 6 (ISR3 Mask) and CMR bit 7 are "0" STRB-OR-Interrupt signal will be output to \overline{IRQ} .

Bit 7: Function Interrupt Mask

When CMR bit 7 is a logic "1" all interrupts are inhibited.

Table 5

Causes		mand Register at Affect Inter	
of Interrupt	CMR7 (Function Interrupt Mask)	CMR6 (ISR3 Mask)	CMR5 (DMA Flag)
ISR0 (Read write Command End)	М	×	×
ISR1 (Seek Command End)	М	x	x
ISR2 (Status Sense Request)	М	×	М
ISR3 (STRB-OR- Interrupt)	М	M	x

x = No effect

• Interrupt Status Register (ISR); Hex address 2, read only

Bit 7 Bit 6 Bit 5 Bit 4	Bit 3	Bit 2*	Bit 1*	Bit 0*
Not Used (Read as ''0'')	STRB -OR	Status Sense Request	Command	Read Write Command End

^{*} Cleared by RES

Bit 0: Read Write Command End (RWCE)

When an SSR, RCR, SSW, SWD, MSR or MSW Macro Command has completed execution, bit 0 becomes set (logic "1"). If the function interrupts are enabled (bit 7 of CMR is a logic "0"), the conclusion of a Macro Command's execution will cause an interrupt.

Bit 1: Seek Command End (SCE)

Seek Command End is set on SEK and STZ commands to indicate the head has been loaded and the settling time specified in SUR has expired. Since RWCE is not set for the SEK or STZ command, SCE can be used as an interrupt to signify the SEK or STZ command has finished. SCE is not set for any of the R/W commands.

Bit 2: Status Sense Request

For an SSR, SSW, SWD, MSR, or MSW Command, Status Sense Request indicates that the specified address ID field has been detected and verified by a CRC check. This is used as an early indication that data transfers will occur after 18 more byte

times. For MSR and MSW commands, it is set for each sector.

In the PC I/O mode, an interrupt occurs when Status Sense Request becomes a logic "1". In the DMA mode, (DMA flag of CMR is set) Status Sense Request is unchanged and does not generate an interrupt when the address ID field has been verified.

Bit 3: STRB-OR

STRB-OR is an "OR" of all of the bits of Status Register B.

STRB-OR-Interrupt signal causes IRQ. STRB-OR is read by Read ISR. STRBO (Data Transfer Error) sets ISR Bit 3 but does not cause Interrupt.

ISR0, ISR1, and ISR2 are cleared when the Interrupt Status Register is read, but ISR3 is cleared only after Status Register B has been read except when FI input is "High".

• Set-Up Register (SUR); Hex address 3, write only

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	Track	to Tra	ck Seek	Time	H	ead Sett	ling Ti	me

The SUR is not affected by a reset operation; therefore, once it is initialized, the information remains until power is removed from the FDC.

Bit 0 ~ Bit 3: Head Settling Time

The head settling time is used to generate a delay after the head is placed in contact with the disk. This allows the head to stop bouncing before any operations are performed. The delay is programmed by bits 0~3 and is specified by the equation:

Delay =
$$\frac{4096}{f}$$
 · B


B = Number contained in bits $0\sim3$ of SUR

f = Frequency of CLK input

For IBM3740 compatibility f = 1 MHz and the timing range is 4.096 ms for a "0001" to 61.44 ms for a "1111". A "0000" code prevents Settling Time complete from being set and the FDC must be Reset.

Bit 4 \sim Bit 7: Track to Track Seek Time

The frequency of STP is determined by bit $4\sim$ bit 7 of SUR as shown below.



For IBM compatible operation, f is 1 MHz. This results in an STP pulse width of 32 μ s and an STP interval of 1.024 ms for a "0001" to 15.36 ms for a "1111".

M = Bits that are used as masks

• Status Register A (STRA); Hex address 3, read only

Bit 7*	Bit 6	Bit 5*	Bit 4	Bit 3	Bit 2	Bit 1*	Bit 0*
Busy	Index	Track Not Equal	Write Pro- tect	Track Zero	Drive Ready	Delete Data Mark Detected	Data Transfer Request

^{*} Cleared by RES

Bit 0: Data Transfer Request

For a write operation (SSW, SWD, MSW, FFW) the transfer request bit indicates that the DOR is ready to accept the next data word to be written on the disk. If data is not written into the DOR before the last data bit in the DOSR is shifted out to the WDT line; the data transfer error bit (bit 0 of STRB) will be set. After a write command has been issued, the first transfer request occurs simultaneously with the Status Sense Request. For a write operation, transfer request is reset after the DOR has been written from the data bus.

During a read operation (SSR, MSR, FFR) the transfer request bit signifies data from the DISR has been transferred to the DIR. The DIR must be read before the DISR is full again or the data transfer error bit (bit 0 of STRB) will be set. For read operations, transfer request is reset by a read of the DIR.

Bit 1: Delete Data Mark Detected

A Single Sector Read operation that detects a delete data code (F8) instead of a general data code (FB) as a Data Address Mark will set the Delete Data Mark Detected bit. For the MSR command, bit 1 is set the first time an "F8" code is found and remains set throughout the execution of the command. Bit 1 is reset whenever an SSR, SSW, SWD, MSR, MSW, or RCR command is issued.

Bit 2: Drive Ready

The Drive Ready bit indicates the state of the Ready input from the floppy disk drive. If a command is issued with Ready at logic "0", its execution will be inhibited until Ready becomes a logic "1". If ready becomes a "0" during the execution of a command the Hard Error Flag (STRB bit 7) is set.

Bit 3: Track Zero

The state of the Track Zero input from the floppy disk drive is reflected in this bit of STRA. A logic "1" on the Track Zero input inhibits step pulses during an STZ command.

Bit 4: Write Protect

The Write Protect input from the floppy disk drive is reflected by bit 4 of STRA. A "High" level (logic "1") on the WPT input during the execution of any write command results in a write error (bit 6 of STRB set).

Bit 5: Track Not Equal

If the track address read from the address ID field does not coincide with the address in the LTAR inspite of CRC matching the one calculated by FDC, the Track Not Equal bit is set. Track Not Equal applies to all non-free format read/write commands, and is reset after a non-free format read/write command is issued.

Bit 6: Index

The state of the index input appears in bit 6 of STRA. The index input is used to count the number of disk revolutions while the FDC is looking for the address ID field (see operation

of STRB bit 3) during the address search phase of a non-free format read/write command.

Bit 7: Busy

When Busy is a logic "1", the FDC is executing a command and no new commands can be issued. Busy should be confirmed to be "0" before reading ISR or STRB as well as issuing a command.

• Sector Address Register (SAR); Hex address 4, write only

Bit 7	Bit 6	Bit 5	Bit 4*	Bit 3*	Bit 2*	Bit 1*	Bit 0*
Not Used				5 Bit	Sector	Address	

^{*} Cleared by RES

Before a data transfer macro command (SSW, SWD, SSR, RCR, MSW, MSR) is issued, the address of the sector on which the operation is to be performed must be written into the SAR. The address in the sector address byte of an Address ID field of the disk is compared with the contents of the SAR. During an MSW or MSR command, the SAR is incremented after each sector is read or written. When execution is complete, the SAR contains the address of the last sector on which an operation was performed plus one.

Status Register B(STRB); Hex address 4, read only

Bit 7*	Bit 6*	Bit 5	Bit 4*	Bit 3*	Bit 2*	Bit 1*	Bit 0*
Hard Error	Write Error	File Inoper- able		Address Unde-			Data Trans- fer Error

^{*} Cleared by RES

The bits of the STRB represent possible error conditions that may occur during execution of macro commands. Whenever STRB is reset, ISR bit 3 is also reset.

Bit 0: Data Transfer Error

Data Transfer Error indicates an underflow or overflow of data. If a Write operation is being performed, it signifies that data was not presented to the DOR before the DOSR became empty. In this case, the current contents of the DOR are transferred to the DOSR and the write operation continues. The data transfer error remains set until STRB is read, and the data transfer request remains set until data is written into the DOR. The operation of the CRC is unchanged.

For read commands, a data transfer error indicates that data in the DIR was not read before the next data word from the disk was transferred to the DIR. The read operation continues until sufficient data has been read from the disk to satisfy the requirements of the command (128 bytes for SSR). The error indication remains set until STRB is read, and the transfer request remains set until data is read from the DIR.

Bit 1: CRC Error

A CRC error occurs when the CRC read from the disk does not match that calculated by the FDC on the data it reads from the disk. A CRC error can occur in two different situations; checking the address ID field, checking the data field.

If the CRC error occurs during the check of an address ID field, Sector Address Undetected (STRB bit 3) will also be indicated (see Table 6). A CRC error of a data field is indicated by a CRC Error and no Sector Address Undetected.

Bit 2: Data Mark Undetected

If a valid data mark is not detected in the data block of a sector, it is indicated by a Data Mark Undetected error.

Bit 3: Sector Address Undetected

The Sector Address Undetected bit can be set on two conditions; not finding the sector address and a CRC error on an address ID field.

If the disk makes three revolutions during an address search operation and the sector address specified in the sector address register is not found in any of the address ID fields, a Sector Address Undetected condition is indicated.

A CRC error that occurs on an address ID field will set bit 3 also. Table 6 shows how bits 1 and 3 are related.

Table 6 Relationship of CRC Error and Sector Address Undetected

CRC Error (STRB1)	Sector Address Undetected (STRB3)	Condition			
0	0	No Error			
0	1	Sector Address not Detected			
1	0	CRC Error on a Data Field			
1	1	CRC Error on Address ID Field			

Bit 4: Seek Error

An STZ (Seek Track Zero) command that never receives a track zero indication on the track zero input will result in a Seek Error (see description of STZ command).

Bit 5: File Inoperable

The state of the File Inoperable input appears in bit 5. If the File Inoperable input is a "High" level, a pulse of width equals to Enable pulse width PW_{EL} is issued on the FIR output when STRB is read. FI is not latched but the input is gated to the bus when STRB is read.

Bit 6: Write Error

If the WPT input becomes a "High" level (logic "1") during the execution of a write command the Write Error bit is set.

Bit 7: Hard Error

If the Ready input becomes a "Low" level during the operation of a command (Busy is set), a Hard Error indication will result.

General Count Register (GCR); Hex address 5, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Not Used				Numb			

The GCR contains the destination track address for the R/W head on an SEK Macro Command. The contents of the GCR are transferred to the CTAR at the end of the SEK Command. For multi-sector read or write operations (MSR, MSW), the GCR contains the number of sectors to be read minus one. During the MSR or MSW execution the GCR is decremented after each sector is read or written.

CRC Control Register (CCR); Hex address 6, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Not Used							

The CCR information is used only in the free format commands; for all other commands this register is masked and has no function.

Bit 0: CRC Enable

During an FFW command, CRC Enable is set by software and CRC generation takes effect on the next transfer of data from DOR to DOSR (see figure 32). The CRC generation continues until Shift CRC (CCR bit 1) is set.

For an FFR command, CRC Enable is set by software and CRC generation takes effect on the next data read from DIR. The calculation continues for all data bytes read from DIR until CRC Enable is reset. The bytes read previous to resetting CRC Enable are considered the CRC information bytes and the CRC check is made against them.


Bit 1: Shift CRC

Bit 1 is valid only for the FFW command. After setting, it takes effect on the next transfer of data from DOR to DOSR (see Figure 33). Setting Shift CRC terminates the CRC calculation and causes the CRC calculated on all the data written into DOR up to the setting of bit 1, to be shifted out the WDT output. The CRC calculation will not include any data written to DOR after Shift CRC is set.

• LTAR (Logical Track Address); Hex address 7, write only

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Not Used		7 B	it Logic	al Trac	k Addre	ss	

When a read or write macro command (SSW, SWD, SSR, RCR, MSW, MSR) is issued, the address of the track on which the operation is to be performed must be written into the LTAR. The address in the track address byte of an Address ID field of the disk is compared with the contents of the LTAR. The contents of LTAR are not affected by the execution of any of the commands.



CRC Calculation includes Data Byte 1 through Data Byte n.

Figure 32 CCR Control Register Timing for an FFR Command (READ)




Figure 33 CCR Control Register Timing for an FFW Command (WRITE)

Table 7 Programming Reference Data

Table 7 is a summary of the information in the data sheet and can be used as a reference when programming the HD6843.

Registers	Hex Address	R/W Mode	ne information			Data				
DOR	0	wo	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2011					0 5/13 0/ 50		T Diok William	Operation		
616			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DIR	0	RO	<u> </u>		8 Bits of Da	ta Used for	a Disk Read	Operation		
	T		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CTAR	1	R/W			Track A	ddress of C	urrent Head	Position		
	Υ		1	T	1	1	T	г	т	
			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 *	Bit 2 *	Bit 1 *	Bit 0 *
CMR	2	wo	Function Interrupt Mask	ISR3 Interrupt Mask	DMA Flag	FWF		Macro C	ommand	
	T		T	T	T	F	T		T	T
			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 *	Bit 1 *	Bit 0 *
ISR	2	RO		Not Used			STRB -OR	Status Sense Request	Seek Command End	Read Write Command End
	<u> </u>		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SUR	3	wo		J	k Seek Time	L		l	ettling Time	
	1		Bit 7 *	Bit 6	Bit 5 *	Bit 4	Bit 3	Bit 2	Bit 1 *	Bit 0 *
			DIL /	Bit 0	Track		1		Delete	Data
STRA	3	RO	Busy	Index	Not Equal	Write Protect	Track Zero	Drive Ready	Data Mark Detected	Transfer Request
	1		5:. 7	D: 0	5:.5	D: 4 *	D:: 0 *	Bit 2 *	D': 4 *	D: 0 *
SAR	4	wo	Bit 7	Bit 6 Not Used	Bit 5	Bit 4 *	Bit 3 *		Bit 1 *	Bit 0 *
JAN		WO		NOT OSEG			J DI	t Sector Add	uress	
			Bit 7 *	Bit 6 *	Bit 5	Bit 4 *	Bit 3 *	Bit 2 *	Bit 1 *	Bit 0 *
			Hard Error	Write Error	File	Seek Error	Sector Address	Data Mark	CRC Error	Data Transfer
STRB	4	RO	Error	ELLOL	Inoperable	Effor	Undetected	Undetected	EIIOI	Error
	1		5:- 7	D:: C	D:: 5	Dia 4	D: 0	Dia O	D:- 1	D: 0
GCR	5	wo	Bit 7 Not Used	Bit 6	Bit 5	Bit 4	Bit 3 on SEK or S	Bit 2	Bit 1	Bit 0
GUN		VVO	NOT Osed	7 511 00	- ITAL	rainbel				
	1		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CCR	6	wo				Used	1		Shift CRC	CRC Enable
	1	····	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LTAR	7	wo	Not Used	J 0	2		Logical Trac	·		
	-									

RO — Read Only WO — Write Only R/W — Read/Write * Cleared by RES

MACRO COMMANDS

Hex Code	Instruction	Hex Code	Instruction
2	STZ	Α	FFR
3	SEK	В	FFW
4	SSR	С	MSR
5	SSW	D .	MSW
6	RCR		
7	SWD		

Table 8 Error Condition, Command Execution, Interrupt, and Head Control

Error	Flag	Set Condition	Reset Condition	Command	Command Execution	Interrupt	Head Control
Track Not Equal	STRA5	Track information of ID field is not equal to the content of LTAR.	Issuing of SSR,RCR, MSR, SSW, SWD or MSW Command	SSR, RCR, MSR SSW, SWD, MSW	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0)	Unchanged**
Data Transfer Error	STRB0	Overrun or underflow during the data transfer	Reading of STRB	SSR, MSR, SSW, SWD, MSW, FFR FFW	Read/Write command continues to be executed.	No interrupt	Unchanged**
CRC Error	STRB1	CRC Error on ID field or Date field	Reading of STRB	SSR, RCR, MSR, SSW, SWD, MSW (FFR)	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unchanged**
Data Mark Undetected	STRB2	DAM or DDAM is undetected within 32 bytes after ID field has been detected.	Reading of STRB	SSR, RCR, MSR	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unchanged**
Sector Address Undetected	STRB3	(1) Sector Address of ID field is not equal to the content of SAR. (2) CRC Error on ID field	Reading of STRB after Busy (STRA7) is reset.	SSR, RCR, MSR SSW, SWD, MSW	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unchanged (Head remains loaded after settling time has expired.)
Seek Error	STRB4	TRZ signal semains "Low" level though eighty-two STP pulse outputs are provided in STZ command.	Reading of STRB	STZ.	The execution of a command is interrupted and Seek Command End (ISR1) is set.	Request (ISR1, ISR3)	Unchanged
File Inoperable	STR85	A "High" level input of FI terminal is reflected.	FI signal of the FDD is reset when "High" pulse out- put is provided by reading of STRB at FI="1".	All commands	The execution of a command is interrupted. If it is a Read/Write command, ISR0 is set. If it is a seek command, ISR1 is set.	Request (ISR0 or ISR1, ISR3)	Unload the head imediatel (HLD="Low") Set WGT to "Low"
Write Error	STRB6	Write operation (WGT="High") is performed when the input of WPT terminal is "High" level.	Reading of STRB	SSW, SWD, MSW FFW	The execution of a command is interrupted and R/W Command End (ISR0) is set.	Request (ISR0, ISR3)	Unload the head imediately (HLD="Low" Set WGT to "Low"
Hard Error	STRB7	RDY input signal becomes "Low" level during the execu- tion of a command (Busy="1".)	Reading of STRB	All commands	The execution of a command is interrupted. If it is a Read/Write command, ISR0 is set. If it is a seek command, ISR1 is set.	Request (ISR0 or ISR1, ISR3)	Unload the head imediately (HLD="Low") Set WGT to "Low"
Not Ready during the idling	STRA2	-	-	_	-	No interrupt_	Unload the head imediately (HLD="Low")

^{*} These errors except STRB5 and STRA2 are reset by $\overline{\text{RES}}$ inputs.

^{**} Head is unloaded if the new command is not issued during the settling time after Read/Write command ends.

HD6844, HD68A44, HD68B44 DMAC (Direct Memory Access Controller)

The HD6844 Direct Memory Access Controller (DMAC) performs the function of transferring data directly between memory and peripheral device controllers. It controls the address and data buses in place of the MPU in bus organized systems such as the HMCS6800 Microprocessor System.

The bus interface of the HD6844 includes select, read/write, interrupt, transfer request/grant, and bus interface logic to allow the data transfer over an 8-bit bidirectional data bus. The functional configuration of the DMAC is programmed via the data bus. The internal structure provides for control and handling of four individual channels, each of which is separately configured. Programmable control registers provide control for the transfer location and length, individual channel control and transfer mode configuration, priority of servicing, data chaining, and interrupt control. Status and control lines provide control to the peripheral controllers.


The mode of transfer for each channel can be programmed as cycle-stealing or a burst transfer mode.


Typical applications would be with the Floppy Disk Controller (FDC), etc..

■ FEATURES


- Four DMA Channels, Each Having a 16-Bit Address Register and a 16-Bit Byte Count Register
- 1 M Byte/Sec (HD6844), 1.5 M Byte/Sec (HD68A44), 2.0 M Byte/Sec (HD68B44)
 Maximum Data Transfer Rate
- Selection of Fixed or Rotating Priority Service Control
- Separate Control Bits for Each Channel
- Data Chain Function
- Address Increment or Decrement Update
- Programmable Interrupts and DMA End to Peripheral Controllers
- Compatible with MC6844, MC68A44, MC68B44

BLOCK DIAGRAM





■ PIN ARRANGEMENT



HD6844, HD68A44, HD68B44-

■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	-20 ∼ +75	°C
Storage Temperature	T _{stq.}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Power Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
1 V-1	V _{IL} *	-0.3	_	0.8	٧
Input Voltage	V _{IH} *	2.0	_	V _{cc}	٧
Operating Temperature	T _{opr}	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

• DC CHARACTERISTICS

lte	m	Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage		V _{IH}		2.0	_	V _{cc}	٧
Input "Low" Voltage		VIL		-0.3		0.8	V
Input Leakage Current	$TxRQ_0\sim_3$, ϕ_2 DMA, RES, DGRNT	l _{in}	V _{in} =0~5.25V	-2.5	_	2.5	μΑ
Three-State (off state) Leakage Current	$A_0 \sim A_{15}$, $D_0 \sim D_7$, R/\overline{W}	I _{TSI}	V _{in} =0.4~2.4V	-10	_	10	μΑ
	D ₀ ~D ₇	77.7	I _{OH} =-205μΑ	2.4	_	-	
Output "High" Voltage	A ₀ ~A ₁₅ , R/W	V_{OH}	I _{OH} =-145μΑ	2.4	_	_	V
	All Other Outputs		I _{OH} =-100μA	2.4	_	_	
Output "Low" Voltage		VoL	I _{OL} =1.6mA	_	_	0.4	V
Source Current	CS/TxAKB	Icss	V _{in} ≓0V, Fig. 10	_	10	16	mA
Power Dissipation		PD		_	500	1000	mW
	φ ₂ DMA			_	_	20	
Input Capacitance	D ₀ ~D ₇ , CS, A ₀ ~A ₄ , R/W	C _{in}	V _{in} =0V, T _a =25°C f=1.0MHz	_	_	12.5	pF
	TxRQ ₀ ~₃, RES, DGRNT		1-1.0W112	_	_	10	
Output Capacitance		Cout	V _{in} =0V, T _a =25°C, f=1MHz	_	_	12	рF

^{*} V_{CC}=5.0V, T_a=25°C

• AC CHARACTERISTICS (Load Condition Fig. 9)

1, CLOCK TIMING

Item		Symbol	Test		HD6844		HD68A44		HD68B44			Unit	
		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	0
φ ₂ DMA Cycle Time		t _{cycφ}	Fig. 2	1,000	_	-	666	_	-	500	-	_	ns
φ _a DMA Pulse Width	"High" Level	$PW_{\phi H}$	Fig. 2	450	-	-	280	_	-	235		_	ns
φ ₂ DIVIA Pulse Width	"Low" Level	PW _{φL}	Fig. 2	400	-	_	230	_	_	210	-	_	ns
ϕ_2 DMA Rise and Fall	Time	$t_{\phi r}, t_{\phi f}$	Fig. 2	_		25	_	-	25	_	-	25	ns

2. DMA TIMING (Load Condition Fig. 9)

Item	······································	Symbol	Test		HD6844			+D68A4	4	!	HD68B4	4	Unit
item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
TxRQ Setup Time	φ ₂ DMA Rising Edge	t _{TQS1}		120	-	-	120	-	-	120	-	-	ns
TXNQ Setup Time	ϕ_2 DMA Falling Edge	t _{TQS2}	Fig. 3	210	-	. 1	210	-	1	155	_	_	113
TxRQ Hold Time	ϕ_2 DMA Rising Edge	t _{TQH1}	Fig. 3	20	_	_	10	-	-	10	-	_	ns
TXNQ Hold Time	ϕ_2 DMA Falling Edge	t _{TQH2}		20	-	_	10		-	10	-	-	115
DGRNT Setup Time	DGRNT	t _{DGS}	Fig. 4	155	_	+	125	-	-	115			ns
DGRNT Hold Time	DGRNT	^t DGH	Fig. 4	10	-	-	10	-	-	10	-	_	115
Address Output Delay Time	$\frac{A_0 \sim A_{1s}}{T \times STB}$, R/\overline{W} ,	^t AD	Fig. 6	_	-	270	-	_	180		-	160	ns
Address Output	$A_0 \sim A_{15}$, R/ \overline{W}		Fig. 6	30		-	20	_	-	20	_	-	ns
Hold Time	TxSTB	^t AHO	Fig. 7	35	-	-	35	-	_	35	_	-	""
Address Three-State Delay Time	$A_0 \sim A_{15}$, R/\overline{W}	^t ATSD	Fig. 7	-		270	-	_	270	_		270	ns
Address Three-State Recovery Time	A _o ~A ₁₅ , R/W	^t ATSR	Fig. 7	-	-	270	-	_	270	-	-	270	ns
Delay Time	DROH, DROT	^t DQD	Fig. 5	_	-	375	-	-	250	-	_	210	ns
TxAK Delay Time	φ ₂ DMA Rising Edge	^t TKD1	Fig. 5	-	-	400	_	-	310	-	-	250	ns
TANK Delay Time	DGRNT Rising Edge	tTKD2	Fig. 8		_	190	-	-	160	-	_	150	113
IRQ/DEND Delay	ϕ_2 DMA Falling Edge	^t DED1	Fig. 6	ı		300	-	1	250	-	_	210	ns
Time	DGRNT Rising Edge	t _{DED2}	Fig. 8	_		190	-	-	160	1		125	

3. BUS TIMING

1) READ TIMING

Item		Symbol Test		HD6844			HD68A4	4	HD68B44			Unit	
			Condition	min	typ	max	min	typ	max	min	typ	max	Oiiit
Address Setup Time	$\frac{A_0}{CS} \sim A_4$, R/ \overline{W} ,	^t AS		140	-	-	140	-	_	70	-	-	ns
Address Input Hold Time	$\frac{A_0}{CS} \sim A_4$, R/ \overline{W} ,	^t AHI		10	_	_	10	_	_	10	-	_	ns
Data Delay Time	D,~D,	tDDR	Fig. 2	-	-	320	-		220	-	_	180	ns
Data Access Time	D ₀ ~D ₇	tACC	1	-		460		_	360	-	_	280	ns
Data Output Hold Time	D ₀ ~D ₇	^t DHR		10	-	-	10	-	_	10	_	_	ns

HD6844, HD68A44, HD68B44-

2) WRITE TIMING

Item		Symbol Test		HD6844		HD68A44			HD68B44			Linit	
		3 ,50	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Address Setup Time	A₀ ~A₄, R/W̄, CS	t _{AS}		140	_	_	140	_	-	70	_	-	ns
Address Input Hold Time	A₀ ~A₄, R/Ŵ, CS	^t AHI	Fig. 2	10	_	_	10	_	-	10	_	_	ns
Data Setup Time	D _o ~D,	t _{DSW}	1	195	_	_	80	_	_	60	_	-	ns
Data Input Hold Time	D ₀ ~D ₇	t _{DHW}		10	-	_	.10	-	_	10	-	_	ns




Figure 1 Expanded Block Diagram




Figure 2 Read/Write Sequence






Figure 3 Timing of TxRQ Input

HD6844, HD68A44, HD68B44-








Figure 5 Timing of DRQH, DRQT, TxAK Outputs





Figure 6 Timing of Address and IRQ/DEND Outputs

Recovery Time of Address Three-state



Delay Time of Address Three-state




Figure 7 Timing of Address Three-state





Figure 8 Timing of Synchronous DGRNT Output



Test terminal	С	R
D ₀ ~D ₇	130 pF	11 kΩ
A ₀ ~A ₁₅ , R/W	90 pF	16 kΩ
CS/TxAKB	50 pF	24 kΩ
All other outputs	30 pF	24 kΩ

 $\mathrm{D_{1}}\!\sim\!\mathrm{D_{4}}$: 1S2074 $\ensuremath{\textcircled{\textbf{H}}}$ or equivalent.

Figure 9 Load Circuit




Figure 10 Source Current Measurement Circuit for CS/TxAKB Terminal

DEVICE OPERATION

The DMAC has fifteen addressable registers, eight of them are sixteen bits in length. Each channel has a separate Address Register and a Byte Count Register, each of which is sixteen bits. There are also four Channel Control Registers. The three General Control Registers common to all four channels are the Priority Control Register, the Interrupt Control Register, and the Data Chain Register.

To prepare a channel for DMA, the Address Registers must be loaded with the starting memory address and the Byte Count Register loaded with the number of bytes to be transferred. The bits in the Channel Control Register establish the direction of the transfer, the mode, and the address increment or decrement after each cycle. Each channel can be set for one of three transfer modes: Three-State Control (TSC) Steal, Halt Steal, or Halt Burst. Two read-only status bits in the Channel Control Register indicate when the channel is busy transferring data and when the DMA transfer is completed.

The Priority Control Register enables the transfer requests from the peripheral controllers and establishes either a fixed priority or rotating priority scheme of servicing these requests.

When the DMA transfer for a channel is complete (the Byte Count Register is zero), a \overline{DMA} End signal is directed to the peripheral controller and an \overline{IRQ} goes to the MPU. Enabling of these interrupts is done in the interrupt Control Register. The IRQ flag bit is read from this register.

Chaining of data transfers is controlled by the Data Chain Register. When enabled, the contents of the Address and Byte Count Registers for channel #3 are put into the registers of the channel selected for chaining when its Byte Count Register becomes zero. This allows for repetitively reading or writing a block of memory.

During the DMA mode, the DMAC controls the address bus and data bus for the system as well as providing the R/\overline{W} line and a signal to be used as VMA. When a peripheral device controller desires a DMA transfer, it is requested by a Transfer Request. Assuming this request is enabled and meets the test of highest priority, the DMAC will issue a DMA Request. When the DMAC receives the DMA Grant, it gives a Transfer Acknowledge to the peripheral device controller, at which time the data is transferred. When the channel's Byte Count Register equals zero, the transfer is complete and a \overline{DMA} End is given to the peripheral device controller, and an \overline{IRQ} is given to the MPU.

Initialization

During a power-on sequence, the DMAC is reset via the RES input. All registers, with the exception of the Address and Byte Count Registers, are set to a logic "0" state. This disables all requests and the Data Chain function while masking all interrupts. The Address, Byte Count, and Channel Control Registers must be programmed before the respective transfer request bit is enabled in the Priority Control Register.

Transfer Modes

There are three ways in which a DMA transfer may be done. The one used is determined by the data transfer rate required, the number of channels attached, and the hardware complexity allowable. Refer to Figures 12, 16 and 17.

Two of the modes, TSC Steal and Halt Steal, are done by cycle-stealing from the MPU. The Three-State Control (TSC) Steal mode is initiated by the DMAC bringing the \overline{DRQT} line "Low". This line goes to the system clock driver which returns a "High" on DGRNT on the rising edge of the system ϕ_1 clock.

The DGRNT signal must cause the address control and data lines to go to the high impedance state. The DMAC now supplies the address from the Address Register of the channel requesting. It also supplies the R/\overline{W} signal as determined from the Channel Control Register. After one byte is transferred, control is returned to the MPU. This method stretches the ϕ_1 and ϕ_2 clocks while the DMAC uses the memory.

The second method of cycle-stealing is the Halt Steal mode. This method actually halts the MPU instead of stretching the ϕ_1 clock for the transfer period. This mode is initiated by the DMAC bringing the \overline{DRQH} line "Low". This line connects to the MPU \overline{HALT} input. The MPU Bus Available (BA) line is the DGRNT input to the DMAC. While the MPU is halted, its Address Bus, Data Bus, and R/\overline{W} are in the high impedance state. The DMAC now supplies the address and R/\overline{W} line. After one byte is transferred, the \overline{HALT} line is returned "High" and the MPU regains control. In this mode, the MPU stops internal activity and is removed from the system while the DMAC uses the memory.

The third mode of transfer is the Halt Burst mode. This mode is similar to the Halt Steal mode, except that the transfer does not stop with one byte. The MPU is halted while an entire block of data is transferred. When the channel's Byte Count Register equals zero, the transfer is complete and control is returned to the MPU. This mode gives the highest data transfer rate, at the expense of the MPU being inactive during the transfer period.

■ INPUT/OUTPUT FUNCTIONS

DMAC Interface Signals for the MPU

The DMAC interfaces with the HMCS6800 MPU through the eight-bit bidirectional data bus, the $\overline{\text{CS}}$ line, five address lines, an $\overline{\text{IRQ}}$ line, the Read/Write line, and the $\overline{\text{RES}}$ line. These signals, in conjunction with the HMCS6800 VMA output, permit the MPU to have access to the DMAC. Four other lines associated with the MPU and the clock driver are the $\overline{\text{DRQT}}$, $\overline{\text{DRQH}}$, DGRNT, and the ϕ_2 DMA.

Bidirectional Data (D₀~D₇)

The Bidirectional Data lines $(D_0 \sim D_7)$ allow for data transfer between the DMAC and the MPU. The data bus output drivers are three-state devices that remain in the high impedance state except when the MPU performs DMAC read operations.

Chip Select/Transfer Acknowledge B (CS/T x AKB)

This line is multiplexed, serving both as an input and an output. $\overline{CS}/TxAKB$ is an output in the four-channel mode during the DMA transfer. At all other times, it is a high impedance TTL compatible input used to address the DMAC. The DMAC is selected when $\overline{CS}/TxAKB$ is "Low". VMA must be used in generating this input to insure that false selects will not occur. Transfers of data to and from the DMAC are then performed under the control of the $\phi2$ DMA, Read/Write, and $A_0 \sim A_4$ address lines. In the four-channel mode when TxAKB is needed, the \overline{CS} gate must have an open-collector output (a pull-up resistor should not be used). In the two-channel mode, $\overline{CS}/TxAKB$ is always an input.

Address Lines A₀~A₄ (A₀~A₄)

Address lines $A_0 \sim A_4$ are both input and output lines. In the MPU mode, these are high impedance inputs used to address the DMAC registers. In the DMA mode, these lines are outputs which are set to the contents of the Address Register of the channel being processed.

Interrupt Request/DMA End (IRQ/DEND)

IRQ/DEND is a TTL compatible, active "Low" output that is used to interrupt the MPU and to signal the peripheral controller that the data block transfer has ended. If the Interrupt has been enabled, the IRQ/DEND line will go "Low" after the last DMA cycle of a transfer. An open collector gate must be connected to DGRNT and IRQ/DEND to prevent false interrupts from the DEND signal when interrupts are not enabled. Refer to the section of "DMA End Control".

Read/Write (R/W)

Read/Write is a TTL compatible line that is a high impedance input in the MPU mode and an output in the DMA mode. In the MPU mode, it is used to control the direction of data flow through the DMAC's input/output data bus interface. When Read/Write is "High" (MPU read cycle) and the chip is selected, DMAC data output buffers are turned on and a selected register is read. When it is "Low", the DMAC output drivers are turned off and the MPU writes into a selected register.

In the DMA mode, Read/Write is an output to drive the memory and peripheral controllers. Its state is determined by bit 0 of the Channel Control Register for the channel being serviced. When Read/Write is "High", the memory is read and the data from the memory is written into the peripheral controller. When it is "Low", the peripheral controller is read and its data stored in the memory. In the DMA mode, the DMAC data buffers are off.

Reset (RES)

The \overline{RES} input provides a means of resetting the DMAC from an external source. In the "Low" state, the \overline{RES} input causes all registers, with the exception of the Address and Byte Count Registers, to be reset to the logic "0" state. This disables all transfer requests, masks all interrupts, disables the data chain function, and puts each Channel Control Register into the condition of memory write, Halt Steal transfer mode, and address increment.

• Transfer Signals to the MPU

Two DMA request output lines and a DMA Grant input line, together with the system clock, synchronize the DMAC with the MPU system.

DMA Request Three-State Control Steal (DRQT)

This active "Low" output requests a DMA transfer for a channel configured for the TSC Steal transfer mode. This line is connected to the system clock driver, requesting a ϕ_1 clock stretch. It will remain in the "Low" state until the transfer has begun.

DMA Request Halt (DRQH)

This active "Low" output requests a DMA transfer for a channel programmed for the Halt Steal or Halt Burst mode transfer. This line is connected directly to the MPU HALT input and remains "Low" until the last byte has begun to be transferred.

DMA Grant (DGRNT)

This is a high impedance input to the DMAC, giving it control of the system busses. For the TSC Steal mode, the signal comes from the system clock drive circuit (DMA Grant), indicating that the clock is being stretched. For either of the Halt modes, this signal is the Bus Available from the MPU,

indicating that the MPU has halted and turned control of its busses over to the DMAC. For a design involving TSC Steal and Halt mode transfers, this input must be the OR of the clock driven DMA Grant and the MPU BA.

ϕ_2 DMA

Transferring in and out of the DMAC registers, sampling of channel request lines and gating of other control signals to the system is done internally in conjunction with the ϕ_2 DMA high impedance input. This input must be the system memory clock (non-stretched ϕ_2 clock).

• Transfer Signals From the Peripheral Controller

Transfer Request (TxRQ₀~TxRQ₃)

Each of the four channels has its own high impedance input request for transfer line. The peripheral controller requests a transfer by setting its TxRQ line "High" (a logic "1"). The lines are sampled according to the priority and enabling established in the Priority Control Register. In the Steal mode and the first byte of the Halt Burst mode, the TxRQ signals are tested on the positive edge of ϕ_2 DMA and the highest priority channel is strobed. Once strobed, the TxRQs are not tested until that channel's data transfer is finished. In the succeeding bytes of the Halt Burst mode transfer, the TxRQ is tested on the negative edge of ϕ_2 DMA, and data is transferred on the next ϕ_2 DMA cycle if TxRQ is "High".

• Transfer Signals to the Peripheral Controller

Two encoded lines select the channel to be serviced. A strobe line acknowledges the request and performs the transfer. The $\overline{\text{DEND}}$ line signals to the peripheral controller that the DMA transfer is completed.

Transfer Acknowledge A (T x AKA)

The Transfer Acknowledge A (TxAKA) is a TTL compatible output used in conjunction with the $\overline{CS}/TxAKB$ line to select the channel to be strobed for transfer and to give the DMA End Signal. In the two-channel mode, only TxAKA is used to select channel 0 or channel 1, and $\overline{CS}/TxAKB$ is always an input.

Chip Select/Transfer Acknowledge B (CS/TxAKB)

In the DMA mode, this dual purpose line is encoded together with TxAKA to select the channel being serviced. Table 1 shows the encoding order.

Table 1 Encoding Order

CS/TxAKB	TxAKA	Channel #
0	0	0
0	1	1
1	0	2
1	1	3

Transfer Strobe (TxSTB)

The TxSTB causes acknowledgement to be given to the peripheral controller and transfers the data to or from the memory. This line is also intended to be the VMA signal for the system in the DMA mode. In a one-channel system, TxSTB may be inverted and run to the peripheral controller's Acknowledge input. In a two or four-channel system, TxSTB enables the decode of TxAKA and $\overline{CS}/TxAKB$ to select the device controller to be acknowledged.

Interrupt Request/DMA End (IRQ/DEND)

In the DMA mode, this dual purpose line is "Low" for the last byte of transfer, indicating a DMA End. This occurs when the Byte Count register decrements to zero.

This line, through the decode of TxAKA and $\overline{\text{CS}}/\text{TxAKB}$, can be used to strobe a DMA End to each device controller.

Address Lines to the Memory

Address Lines (A₀~A₁₅)

These output lines are in the high impedance state during the MPU mode. In the DMA mode, these lines are outputs which are set to the contents of the Address Register of the channel being processed.

THE DMAC REGISTERS

The HD6844 (DMAC) has Address Register (ADR), Byte Count Register (BCR), Channel Control Register (CHCR), and General Control Register (GCR).

General Control Register (GCR) is composed of Priority Control Register (PCR) that controls priority among the channels, Interrupt Control Register (ICR) that controls interrupt and Data Chain Control Register (DCR) that controls data chain function. Refer to Table 2 and Figure 1.

These are Read/Write registers and MPU can exchange the data with DMAC when \overline{CS} is at "Low" level. $A_0 \sim A_4$ specifies the address of the registers. How to specify the registers is shown in Table 2.

2-byte ADR and BCR can be read or written by one instruction, using 2-byte instruction of the MPU.

Function of Internal Registers ADR (Address Register)

Each channel has 16-bit Address Register. Initial address of memory used for DMA transfer is programmed to this register. The contents of ADR are output to address bus $(A_0 \sim A_{15})$ during DMA transfer operation. When 1-byte transfer has completed, the 16-bit address is incremented or decremented by one.

The address which the MPU reads out is the renewed one, that is, the memory address for the next transfer. When 1-block transfer has completed, final memory address +1 is read out.

Table 2	Internal	Registers	of the	DMAC
I able Z	milemai	Dedisters	OI THE	DINAC

D 11 N	0	0		Ad	dress Bus S	Signal		Address
Register Name	Symbol	Channel	A ₄	A ₃	A ₂	A ₁	A ₀	(Hexadecimal)
Address Design	ADRH	0	0	0	0	0	0	0.0
Address Register	ADRL	0	0	0	0	0	1	01
Byte Count Register	BCRH	0	0	0	0	1	0	0 2
Byte Count negister	BCRL	0	0	0	0	1	1	03
A.I	ADRH	1	0	0	1	0	0	0.4
Address Register	ADRL	1	0	0	1	0	1	05
But Court Business	BCRH	1	0	0	1	. 1	0	06
Byte Count Register	BCRL	1	0	0	1	1	1	0 7
Address Basistan	ADRH	2	0	1	0	0	0	0.8
Address Register	ADRL	2	0	1	0	0	1	09
But Court Braint	BCRH	2	0	1	0	1	0	0 A
Byte Count Register	BCRL	2	0	1	0	1	1	0 B
Address Basister	ADRH	3	0	1	1	0	0	0 C
Address Register	ADRL	3	0	1	1	0	1	0 D
District Court Desister	BCRH	3	0	1	1	1	0	0 E
Byte Count Register	BCRL	3	0	1	1	1	1	0 F
	CHCR	0	1	0	0	0	0	10
Channel Control Register	CHCR	1	1	0	0	0	1	1 1
Charmer Control Register	CHCR	2	1	0	0	1	0	1 2
	CHCR	3	1	0	0	1	1	1 3
Priority Control Register	PCR	_	1	0	1	0	0	14
Interrupt Control Register	ICR	_	1	0	1	0	1	15
Data Chain Control Register	DCR	_	1	0	1	1	0	16

⁽NOTE) 1) All the registers can be accessed by R/W operation. Unused bit of the register is read out "0".

²⁾ H/L of ADR and BCR means the higher (H) 8 bits/the lower (L) 8 bits of a 16-bit register.

^{3) 16-}bit ADR and BCR can be read or written by one instruction, using MPU's 2-byte LOAD/STORE instruction.

BCR (Byte Count Register)

Each channel has a 16-bit Byte Count Register. Number of DMA transfer words is programmed into this register. The content of the Byte Count Register is decremented by one everytime one-byte transfer has completed. When it becomes "0", \overline{DEND} output goes "Low" level and informs 1/O controller of the end of one-block DMA transfer. When \overline{IRQ} is not masked, \overline{IRQ} output goes "Low" level and MPU is interrupted to be informed of the end of DMA transfer. Moreover, \overline{IRQ} and \overline{DEND} signals are output, multiplexed with $\overline{IRQ}/\overline{DEND}$ pin.

CHCR (Channel Control Register)

Each channel has Channel Control Register. This register is

used to program the control information of its corresponding channel, Structure of CHCR is shown in Table 3.

(1) R/W Control (specifies the direction of transfer)
Bit - CHCR Bit 0

This bit controls the direction of DMA transfer. When it is at "1", R/\overline{W} signal of DMAC goes "High" level during DMA transfer operation. This means to read out memory and write into I/O controller, that is, data is transferred from memory to I/O controller.

When it is at "0", R/\overline{W} output goes "Low" level and data is transferred from I/O controller to memory.

Table 3 Bit Structure of CHCR (Channel Con	trol Register)	
--	----------------	--

Bit No.	Name	R/W	Function		
			"1"	"0"	
0	R/W	R/W	Transfer from memory to I/O controller (R/W output = "High")	Transfer from I/O controller to memory (R/W output = "Low")	
1	Burst/Cycle Steal	R/W	Burst Mode	Cycle Steal Mode*	
2	TSC/HALT	R/W	TSC Mode	HALT Mode*	
3	Address down/up	R/W	Address: -1	Address: +1	
4	Not used	_		-	
5	Not used	_	_	-	
6	Busy/Ready Flag	R	Busy (DMA Transfer Operation)	Ready (No DMA Transfer Operation	
7	DEND Flag	R	DMA End & Interrupt	No Interrupt	

^{*} Burst. TSC mode is prohibited.

Note that during DMA transer operation, the function of R/\overline{W} signal is accommodated to the memory Read/Write operation. Therefore, on the side of I/O device during DMA transfer operation, R/\overline{W} input should be interpreted in inverse of the MPU Read/Write. That is, data should be output when R/\overline{W} input is at "Low" level (In the case of MPU's read operation, I/O device outputs the data when it is at "High" level).

This arises from that during DMA transfer operation, I/O side performs data transfer independently instead of MPU. Moreover, such family LSI as HD6843 (FDC), etc. has this function and R/\overline{W} signal is automatically interpreted inversely.

(2) Burst/Cycle Steal Bit - CHCR Bit 1

This bit is used to decide that DMA transfer should be performed in burst mode or cycle steal mode. When it is at "1", it specifies burst mode. That is, once DMA transfer is performed, MPU remains stopped until one-block data transfer is completed.

When this bit is "0", it specifies cycle steal mode. That is, everytime one-byte transfer has completed, MPU takes back the bus control, and DMA transfer and MPU operation are performed in time sharing.

(NOTE) Only in the case of HALT mode, burst mode can be specified. When TSC mode is specified, burst mode cannot be specified.

(3) TSC/HALT Mode Bit - CHCR Bit 2

This bit is used to decide that DMA transfer should be performed by using MPU's TSC function or HALT function. When it is at "0", DRQH output of DMAC is connected to HALT input of MPU and DMA transfer is performed by using MPU's HALT function.

When it is at "1", DMA transfer is performed by using MPU's TSC function. That is, \overline{DRQT} output is connected to HD26501 (CPG) and MPU's clock ϕ_1 is extended. Then MPU's TSC input becomes "High" level and the bus gets into high impedance state to perform DMA transfer.

(4) Address down/up Bit - CHCR Bit 3

This bit is used to decide that the address of memory region used for DMA transfer should be renewed up (increment of address) or down (decrement of address). When it is at "1", the address is decremented by one after one-byte transfer. When it is at "0", the address is incremented by one.

(5) Busy/Ready Flag Bit - CHCR Bit 6

This bit is a status flag to indicate whether its corresponding channel is performing DMA transfer or not. (READ only)

When it receives the first TxRQ of its corresponding channel, it goes to "1". When one-block transfer is completed and BCR becomes "0", it is reset to "0".

(6) DEND Flag Bit - CHCR Bit 7

This bit is an interrupt flag to indicate that one-block DMA transfer of its corresponding channel has completed.

(READ only).

When one-block transfer of its corresponding channel is completed and BCR becomes "0", it goes to "1". As soon as this flag is read out, i.e. CHCR of this channel is read out, it is reset to "0".

Moreover, this bit is connected to \overline{IRQ} output. When it is at "1" and IRQ enable bit (within ICR register described

later) is at "1", IRQ output goes "Low" level.

PCR (Priority Control Register)

Priority Control Register is a 5-bit register to decide the operation mode of priority control circuit. Structure of PCR is shown in Table 4.

Table 4 Bit	Structure of	of PCR (Priority	Control Regis	ster)

Bit No.	Name	R/W	Function		
			"1"	"0"	
0	TxRQ Enable #0 (TxEN ₀)	R/W	TxRQ of Channel 0 is accepted.	TxRQ of Channel 0 is not accepted.	
1	TxRQ Enable #1 (TxEN ₁)	R/W	TxRQ of Channel 1 is accepted.	TxRQ of Channel 1 is not accepted.	
2	TxRQ Enable #2 (TxEN ₂)	R/W	TxRQ of Channel 2 is accepted.	TxRQ of Channel 2 is not accepted	
3	TxRQ Enable #3 (TxEN ₃)	R/W	TxRQ of Channel 3 is accepted.	TxRQ of Channel 3 is not accepted	
4]	T -		_	
5	Not used		-	-	
6		_	-	_	
7	Rotate Control	R/W	Rotate Mode	The order of priority is fixed at numerical order.	

(1) TxRQ Enable Bit (TxEN₀~TxEN₃) - PCR Bit 0~3

Each channel has this TxRQ Enable bit. When it is at "1", TxRQ input of its corresponding channel is accepted to perform DMA transfer. When it goes to "0", TxRQ of its corresponding channel is masked not to be received and TxAK is not output. During DMA transfer operation, when this bit goes to "0" before BCR becomes "0", following TxRQ input is not accepted and DMA transfer is interrupted. Then contents of ADR and BCR remain unchanged. When it rises to "1" again, DMA transfer is reopened. Therefore, in the case of cycle steal DMA, it is possible for the program to change the priority of the specific channel temporarily by manipulating this bit.

(2) Rotate Control Bit – PCR Bit 7

When this bit is at "0", the order of priority among DMA channels is fixed at numerical order. That is, Channel 0 is given a first priority and then is followed by Channel $1 \rightarrow 2 \rightarrow 3$.

When this bit is at "1", priority control is due to rotate mode. That is, the channel that ended in the first time is given a first priority and the channel ended in the last time is controlled to be given a last priority.

ICR (Interrupt Control Register)

Interrupt Control Register is a 5-bit register to control IRQ output. Its structure is shown in Table 5.

(1) IRQ Enable Bit – ICR Bit 0~3

Each channel has IRQ Enable Bit. When this bit is at "1" and DEND Flag of its corresponding channel is set to "1", IRQ output goes "Low" level. But when it is at "0", IRQ output is masked not to be output even if DEND Flag is set to "1".

These bits enable to control to output only a necessary channel to \overline{IRQ} .

(2) IRQ Flag - ICR Bit 7

This is a read-only bit and the status of \overline{IRQ} output is directly reflected on it. That is, when \overline{IRQ} output goes to "Low" level, it becomes "1".

IRQ output of DMAC is output as logical OR of 4channel DEND Flag according to the following equation. IRQ = (DEND₀-IRQ Enable₀) + (DEND₁-IRQ

Enable₁) + (DEND₂·IRQ Enable₂) + (DEND₃·IRQ Enable₃)

DCR (Data Chain Control Register)

Data Chain Control Register is a 4-bit register and three of those bits are used to control data chain function. Remaining one bit is used to specify 2-channel/4-channel mode.

Structure of DCR is shown in Table 6.

(1) Data Chain Enable Bit - DCR Bit 0

When this bit is at "1", data chain function of DMAC is enabled. That is, when DMA transfer of a specified channel has completed and BCR goes to "0", the contents of ADR and BCR of Channel #3 are automatically transferred to ADR and BCR of the specified channel.

(2) Data Chain Channel Bit - DCR Bit 1~2

These bits are used to specify which channel should be used for the data chain. How to specify the channel is shown in Table 7. Data Chain Channel bit specifies the channel to which data should be transferred from Channel #3. Channel #3 contains the data for replacement. Channel #3 is fixed and cannot be changed.

(3) 2/4-channel Mode Bit – DCR Bit 3

This bit has no relation to the data chain function.

It is used to specify whether $\overline{CS}/TxAKB$ is used for only input pin or I/O pin. When this bit is "0", $\overline{CS}/TxAKB$ becomes \overline{CS} input pin in 2-channel mode since TxAKB output is not necessary for application up to 2-channel.

When this bit is "1", $\overline{CS}/TxAKB$ becomes I/O pin in 4-channel mode (See Fig. 11).

Table 5 ICR (Interrupt Control Register)


Bit No. Nam		Name R/W	Function		
	Name		"1"	"0"	
0	IRQ Enable #0	R/W	IRQ of Channel 0 is able to be output.	IRQ output of Channel 0 is masked.	
_1	IRQ Enable #1	R/W	IRQ of Channel 1 is able to be output.	IRQ output of Channel 1 is masked.	
2	IRQ Enable #2	R/W	IRQ of Channel 2 is able to be output.	IRQ output of Channel 2 is masked	
3	IRQ Enable #3	R/W	IRQ of Channel 3 is able to be output.	IRQ output of Channel 3 is masked	
4		_	-	_	
5	Not used	_	_		
6	J		_	_	
7	IRQ Flag	R	IRQ output "Low"	IRQ output "High" (off state)	

Table 6 Bit Structure of DCR (Data Chain Control Register)

Bit	Bit .	5.44	Function		
No. Name	R/W	"1"	"0"		
0	Data Chain Enable	R/W	Data Chain is performed.	Data Chain is not performed.	
1		R/W	The channel which performs Data Chain is specified.		
2	Data Chain Channel	R/W	(The channel where contents of ADR and BCR of Channel #3 are loaded.)		
3	2/4-Channel Mode	R/W	4-Channel Mode (CS/TxAKB is I/O pin.)	2-Channel Mode (CS/TxAKB is designated to only input pin.)	
4		_	_		
5	Not used	_	_	_	
6	Not used			-	
7			_	_	

Table 7 How to specify Data Chain Channel

DCR Bit 1	DCR Bit 2	Specified Channel
0	0	Channel #0
1	0	Channel #1
0	1	Channel #2
1	1	_



mode in terms on the 12 terms of 1; 11 fonctions as pair-up les

Figure 11 How to Use CS/TxAKB Pin

OPERATION OF THE DMAC

Transfer Mode of the DMAC

There are three DMA transfer modes such as HALT Cycle Steal, HALT Burst and TSC Cycle Steal. Operation in each mode is explained in the following.

HALT Cycle Steal Mode

This is a basic DMA transfer mode. In this mode, everytime 1-byte transfer has completed, MPU takes back the bus control and executes Instruction cycle. That is, DMA transfer and MPU operation are performed in time sharing.

Timing chart is shown in Fig. 12 and flow chart is shown in Fig. 13. Procedure of transfer operation is the following. (No. $\bigcirc \sim \bigcirc$ in Fig. 12 correspond to the following items.)

- ① TxRQ₀~TxRQ₃ input is checked at the rising edge of φ2DMA. When it is at "High" level, it gets into the following operation.
- ② DRQH="Low" is output and MPU is requested to stop its operation.
- ③ TxAKA is driven (Level output).
- MPU stops its operation and DMAC waits until DGRNT goes to "High" level.
- (§) When DGRNT goes to "High" level, DMAC drives TxAKB, $A_0 \sim A_{15}$ and R/\overline{W} lines.
- 6 TxSTB is given to perform DMA transfer.
- Address is incremented by one and number of transfer words is decremented by one.

- (8) When DRQH rises to "High" level, MPU gets into Instruction Cycle again.
- 9 TxRO falls to "Low" level.
- 0 $A_0 \sim A_{15}$ and R/\overline{W} get into high impedance state again.
- 1 DGRNT falls to "Low" level.

[Note] TxRQ₀~TxRQ₃ input is, in principle as shown in Fig. 12, set to "High" on account of I/O request. When TxSTB of the DMAC is driven, it is reset to "Low". Take care not to be against this principle, or the following states may happen.

- (1) In the case where TxRQ becomes "High", but it is reset to "Low" before DGRNT becomes "High". In this case, the DMAC is in the wait state without sending out TxSTB until TxRQ rises to "High" again. As DRQH remains "Low" the MPU is forced to be stopped, and the system is in dead lock state until TxRQ rises to "High" again (Fig. 14).
- (2) In the case where TxRQ is not reset to "Low" though TxSTB has been driven.
 In this case, unless TxRQ returns to "Low" by the time φ₂DMA rises after TxSTB has risen to "High", it is considered as a new I/O request, which leads the above-mentioned operation ①,② →.
 If TxRQ falls to "Low" immediately after that, the

same state as (1) happens (Fig. 15).

This is the last cycle of transfer




Figure 12 HALT Cycle Steal Mode




Figure 13 Flow Chart of DMAC Operation




Figure 14 Extraordinary TxRQ Input (1)

In the case where TxRQ is reset to "Low" before the transfer




Figure 15 Extraordinary TxRQ Input (2)

(In the case where TxRQ doesn't fall to "Low" after the transfer has been completed.

HALT Burst Mode

In the case of cycle steal mode, MPU gets into Instruction Cycle everytime 1-byte transfer has completed. But in the case of burst mode, MPU remains stopped until 1-block transfer is finished. That is, DRQH continues to be output "Low" level until BCR becomes "0".

Its timing chart and flow chart are shown in Fig. 16 and Fig. 13 respectively. Procedure of transfer is the following (No. ① ~ ⑩ in Fig. 16 correspond to the following items).

- ① TxRQ input is checked at the rising edge of ϕ_2 DMA. When it is at "High" level, it gest into the following operation.
- DRQH="Low" level is given and MPU is requested to stop its operation.
- 3 TxAKA is driven.
- 4 MPU stops and DMAC waits for DGRNT rising "High" level.
- (5) When DGRNT rises "High" level, DMAC drives TxAKB, A₀ ~A₁₅, and R/W lines.
- (6) TxSTB is sent out to perform DMA transfer.
- ? Address is incremented by one and number of transfer words is decremented by one.
- ® TxRQ falls to "Low" level.
- When number of transfer words is 0, from ① to ② operations are performed.

- (9) When BCR is not "0", TxRQ is checked at the falling edge of ϕ_2 DMA.When TxRQ is at "High" level, DMA transfer is performed through (6) \sim (8) again. When TxRQ is not at "High" level, DMAC waits for becoming "High" level.
- 1 IRQ/DEND output goes to "Low" level.
- DRQH output rises to "High" level and MPU gets into Instruction Cycle again.
- (3) $A_0 \sim A_{15}$ and R/\overline{W} get into high impedance state.
- (4) DGRNT falls to "Low" level.

The transfer of the first byte (① \sim ®) is performed in the same way as that in cycle steal mode. But in the second-byte and subsequent transfer, TxRQ is checked at the falling edge of ϕ_2 DMA and if TxRQ is at "High" level, DMA transfer is performed at the following cycle. Therefore, a high-speed response which is not exceeding 2-clock-cycle is feasible.

In burst mode, TxRQ should be also, in principle, set to "High" when I/O request is asserted, and reset to "Low" when TxSTB goes to "Low". If TxRQ is asserted as level input without being reset, DMA transfer is performed at all cycles of ϕ_2 DMA since TxRQ is always at "High" level at the falling edge of ϕ_2 DMA. Its example is shown in the second-byte and the third-byte transfer in Fig. 16.




Figure 16 HALT Burst Mode

TSC Cycle Steal Mode

In the above-mentioned modes, DMA is performed by using the HALT function of the MPU. In TSC cycle steal mode, DMA is performed by using the TSC function of the MPU.

Its timing chart and flow chart are shown in Fig. 17 and Fig. 13 respectively.

Basic operation of the DMAC is the same as that in HALT cycle steal mode, but the detailed timing is different. The difference is explained in the following.

- (1) DROT is used instead of DROH.
- (2) DRQT is connected to the CPG instead of the MPU. When DRQT goes to "Low", MPU (φ₁, φ₂) clock gets into an extended state.

(3) DGRNT is connected to DGRNT of the CPG. DGRNT timing is different from that in HALT mode. (DGRNT is connected to BA of the MPU.) (The response time is quick. It is set at half-clock before BA and is reset at 1-clock before BA.)

More detailed timing of DGRNT of the CPG shall be shown in the manual of the CPG.

In TSC mode, there isn't a burst mode. Because the MPU clock cannot be extended for a long time. When TSC mode is specified, DRQT returns to "High" and the MPU gets into the Instruction Cycle everytime 1-byte transfer has finished.




Figure 17 TSC Cycle Steal Mode

Priority Control Basic priority Control

There are two kinds of the DMAC priority control function. One is to mask TxRQ on each channel by TxRQ Enable bit. The other is priority-order-determining-circuit which the DMAC has as a hardware.

Moreover, the priority-order-determining-circuit has two operation modes (the rotate mode and the normal mode).

Structure of the priority control circuit is shown in Fig. 18. As shown in Fig. 18, TxRQ of the channel whose TxRQ Enable bit is at "1" level becomes an input of the priority-order-determining-circuit. Then it is checked whether TxRQ is at "High" level or not.

(Note) In this case, ZERO flag needs to be at "1" level. ZERO flag will be described later.

If one of TxRQ₀~TxRQ₃ is at "High" level, its channel is selected, being given a first priority. Then it is latched by an executing-channel-number-latch-circuit to perform DMA transfer. Once an executing channel is determined and latched, it is unchanged until its DMA transfer has been completed. That is, the channel number strobe signal doesn't go to "1" and the contents of the channel-number-latch-circuit are unchanged. In the cycle steal mode, the channel is fixed until 1-byte transfer has completed. In the burst mode, it is fixed until BCR becomes "0"




Figure 18 Structure of Priority Control Circuit

Therefore, once a long-period DMA transfer of a channel is performed in the burst mode, other channels need to wait until it has completed even if they have higher priority than the channel. Take much care to this point in designing response time to TxRQ of DMA channel.

(Note) As explained above, TxRQ input is latched internally. So

once it is accepted and latched, the channel number cannot be changed even though it returns to "Low". But as explained in HALT Cycle Steal Mode, DMA transfer is not performed unless TxRQ rises to "High" again.

Strobe timing of executing-channel-number-latch-circuit is shown in Fig. 19.




Figure 19 Strobe Timing of Executing-Channel-Number-Latch-Circuit (the cycle steal mode)

But, as shown in Fig. 19, only the channel under executing DMA transfer is prohibited to accept TxRQ during DMA transfer operation, in order that one more byte transfer may not be

performed when the reset timing of TxRQ is delayed. Strobe timing in the burst mode is shown in Fig. 20.




Figure 20 Strobe Timing of Executing-Channel-Number-Latch-Circuit (the burst mode)

Rotate Mode

There are two operation modes in priority-order-determining circuit. These are Normal Mode and Rotate Mode. In the normal mode, the order of priority is fixed at numerical order. (Channel 0 is given a first priority and then is followed by Channel $1 \rightarrow 2 \rightarrow 3$.) In the rotate mode, the channel next to the channel with

which DMA was executed in the last sequence, is given a first priority and the channel in the last sequence is given a last priority. But immediately after it gets into the reset state, the order of priority is the following: Channel $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$.

An example of the rotate mode is shown in Fig. 21.




Figure 21 Example of Operation in the Rotate Mode

Next, Fig. 22 shows an example of the difference between the operation in the rotate mode and that in the normal mode. In this example, TxRQ of all channels is always at "High" level. Moreover, BCR=2 and TxEN=1 are assumed. As a transfer mode, HALT cycle steal mode is used.




Figure 22 Difference between the operation in the rotate mode and that in the normal mode

The reason why the order of priority is not $\#0 \rightarrow \#0 \rightarrow \#1$ \rightarrow #1 \rightarrow --- in the normal mode is that during DMA transfer operation, TxRQ of an executing channel is prohibited from being accepted.

DMA Operation Timing with priority control

When more than 2 channels perform DMA transfer in parallel, the abovementioned priority-order-determining-circuit is used to determine the priority. The channel with lower priority waits until the channel with higher priority completes the transfer. Then it gets into DMA transfer operation. In this case, The following combinations of transfer modes are conceivable.

- (1) From HALT mode to HALT mode (Fig. 23)
- (2) From TSC mode to TSC mode (Fig. 24)
- (3) From HALT mode to TSC mode
 (4) From TSC mode to HALT mode

In changing from HALT mode to HALT mode, only one dead cycle is intervened. That is, even in the cycle steal mode, DMA transfer of the next channel is performed without returning the bus control to the MPU (DRQH remains "Low").

In changing from TSC mode to TSC mode, DMA transfer

of the next channel is performed, after returning the bus control to MPU for one cycle.

In the case of HALT -> HALT, it doesn't return the bus control to MPU in order not to increase the response time of DMA transfer and dead cycles of the system.

On the other hand, in the case of TSC → TSC mode, same mean cannot be applicable because MPU clock cannot remain stopped for a long time as in the case of HALT mode.

Both in the case of HALT -> TSC mode and in the case of TSC → HALT mode, DMA operation timing is based on the same idea as the above two kinds of mode change. (In detail, see Fig. 25).

The timing in the case where the next byte is transfered without changing the channel is shown in Fig. 26. This is the case of HALT → HALT mode. In this case, the bus control returns to MPU, before the next byte is transfered. In the case of TSC → TSC mode, its timing is almost the same as than in Fig. 24, that is, after 1-byte transfer has completed, MPU executes the Instruction Cycle for one clock and then DMAC executes 1-byte transfer again.




Figure 23 Channel Change (HALT Mode → HALT Mode)




Figure 24 Channel Change (TSC Mode → TSC Mode)




Figure 25 Channel Change (HALT Mode → TSC Mode → HALT Mode)




Figure 26 Successive 2-byte Transfer of One Channel (HALT Cycle Steal Mode) HALT → HALT (by one channel)

Status Flag

DMAC has BUSY Flag, DEND Flag and ZERO Flag on each channel. The former two of these flags can be read out by MPU, but ZERO Flag cannot be read out. Set and reset timing of each flag are shown in Fig. 27.

BUSY/READY Flag

This flag is set to "1" when it accepts the first-byte TxRQ of its corresponding channel. After 1-block transfer has completed and BCR becomes "0", it is reset to "0". Therefore, while this flag is "1", that is, its corresponding channel is being used, the next block transfer cannot be performed.

DEND Flag

This is the interrupt flag to indicate the end of DMA transfer of its corresponding channel. After 1-block transfer has completed and BCR becomes "0", this flag is set to "1". This flag is reset to "0" immediately after the Channel Control Register having this flag is read out.

ZERO Flag

This is the internal flag to indicate whether the data stored in the BCR is "0" or not (It cannot be read out).




Figure 27 Timing of Status Flag (Suppose that BCR is 2 in the initial state)

When BCR is "0", ZERO Flag is "0". When BCR is not "0", it is "1".

In the reset state, this flag is "0". If data that is not "0" is written into BCR, this flag is set to "1". When BCR becomes "0" after 1-block data transfer has completed, or MPU writes "0" into BCR, this flag is reset to "0".

The function of ZERO Flag is to prohibit accepting TxRQ of its corresponding channel while this flag is "0" (that is, BCR is "0") (See Fig. 18). While ZERO Flag is "0", TxRQ is not accepted even if TxEN is "1". This function avoids an false operation even if "High" input is provided to TxRQ before the initialization of the register.

When RES pin goes to "Low", this flag becomes "0", but the number in BCR is not reset to "0". Therefore, the state of this flag and BCR are not the same. In this case new data should be written into BCR (Then ZERO Flag becomes "1").

DMA End Control Function of IRQ/DEND Pin

DMAC has \overline{IRQ} output and \overline{DEND} output to perform DMA End Control. These are multiplexed outputs to \overline{IRQ} /

DEND pin.

The function of DEND output is to inform I/O controller of the end of 1-block transfer. After 1-block transfer has been completed and BCR becomes "O", DEND output provides "Low" pulse whose cycle is one clock, being synchronous with the final 1-byte data transfer. 4 channels have only one DEND output in common, so each channel determines whether DEND output is its own output or not, combining with TxAK signal. When TxAK of the channel is "Low" and DEND is "Low", it shows that the cycle is the last one of DMA (See Fig. 29 and 30).

The function of \overline{IRQ} output is to inform MPU of the end of 1-block transfer by interrupting it. As shown in Fig. 28, \overline{IRQ} output is logical AND-OR of the interrupt flag (DEND Flag) and IRQ Enable bit of each channel.

IRQ and DEND outputs are multiplexed. IRQ/DEND pin is used as DEND output during DMAC cycle and IRQ output during MPU cycle. Moreover, DGRNT signal separates DEND and IRQ by its "High" or "Low". In detail, see Fig. 29 and Fig. 30.




Figure 28 Logic of IRQ Output




Figure 29 Timing of IRQ/DEND Output




Figure 30 How to Use IRQ/DEND Output Signal

Unusual DMA End

Following section describes how to terminate or change normal sequence of DMA transfer.

(1) When "0" is written into BCR

When "0" is written into BCR before it becomes "0", subsequent TxRQ are not accepted and this causes the termination of the DMA transfer since the internal ZERO Flag is reset to "0". In this case, note that \overline{DEND} pulse is not provided.

(2) When "1" is written into BCR

When "1", instead of "0", is written into BCR, only the next TxRQ is accepted and 1-byte DMA transfer is performed. In this case, \overline{DEND} pulse is provided, being synchronous with the last transfer.

(3) When another value is written into ADR & BCR during the transfer

When the data in ADR & BCR are changed during the transfer, the following transfer is performed according to the change of the data.

(4) When "0" is written into TxRQ Enable bit

When TxEN is reset to "0" during the transfer, this causes TxRQ comes not to be accepted and the transfer halts. But the state is different from that in the case (1), the number in BCR remains unchanged. Therefore, when TxEN is set to "1" again, the transfer is performed again.

(5) When RES pin is set to "Low"

When RES is provided during the transfer, the transfer stops.

Then all of the control registers and their internal flags are reset to "0". But the data in ADR & BCR are not reset.

(Supplement)

It is only in the cycle steal mode that DMAC registers such as BCR and ADR can be read or written during the transfer. In the burst mode, it is usually impossible (But special external circuits enable it).

Data Chain Function

The data chain function of DMAC is to transfer the contents of ADR & BCR of Channel #3 to ADR & BCR of a specified channel automatically and renew the data of them after the channel has completed 1-block transfer.




Figure 31 Data Chain Operation

Its detailed timing is shown in Fig. 32 and Fig. 33. As shown in these figures the contents of ADR & BCR of Channel #3 are transfered to the channel during the clock cycle next to the last one of 1-block transfer (which provides DEND pulse). Then DRQH or DRQT provides "Low" output for one more clock cycle than in the normal case. Therefore, MPU takes back the bus control again 1-clock later than in the normal case, that is, after the data renewal of the specified channel by the data chain from Channel #3.

In the TSC mode, the stretching period of $\operatorname{clock}\phi_1$ is longer than in the normal case.

The contents of ADR & BCR of Channel #3 remain unchanged as long as new data are not written by MPU, even if the data chain is executed.

As for DEND output, DEND Flag and BUSY Flag in the case of data chain execution, they function in the same way as in the normal case. They provide DEND pulse everytime 1-block transfer has completed, and then DEND Flag is set to "1". Therefore, in the case where more than 3-block data chain is needed, DEND Flag is used for the execution. Its sequence is shown in Fig. 34. First, DEND Flage"1" that shows the end of the first-block data chain is read out. Next, the data of ADR & BCR for the third-block data chain need to be written into Channel #3, in parallel with the execution of the second-block data chain. (This data chain is feasible only in the cycle steal mode.)




Figure 32 Data Chain Operation (HALT Mode)




Figure 33 Data Chain Operation (TSC Mode)




Figure 34 Sequence of More than 3-block Data Chain

DMAC PROGRAMMING

Preparation of a channel for a DMA transfer requires:

- 1) Load the starting address into the Address Register.
- 2) Load the number of bytes into the Byte Count Register.
- 3) Program the Channel Control Register for the transfer characteristics: direction (bit 0), mode (bits 1 and 2), and the address update (bit 3).

The channel is now configured. To enable the transfer

request, set the appropriate enable bit (bits 0~3) of the Priority Control Register, as well as the Rotate Control bit.

If an interrupt on DMA End is desired, the enable bit (bits 0~3) of the Interrupt Control Register must be set.

If data chaining for the channel is necessary, it is programmed into the Data Chain Register and the appropriate data must be written into the Address and Byte Count Registers for channel #3.

Register	Address		Register Content										
Register	(Hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit					
Channel Control	1x*	DMA End Flag	Busy/Ready Flag	Not Used	Not Used	Address Up/Down	TSC/ Halt	Burs Stea					

	Address	negister Content										
Register	(Hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 2			
Channel Control	1x*	DMA End Flag (DEND)	Busy/Ready Flag	Not Used	Not Used	Address Up/Down	TSC/ Halt	Burst/ Steal	Read/Write (R/W)			
Priority Control	14	Rotate Control	Not Used	Not Used	Not Used	TxRQ Enable #3 (TxEN3)	TxRQ Enable #2 (TxEN2)	TxRQ Enable #1 (TxEN1)	TxRQ Enable #0 (TxEN0)			
Interrupt Control	15	IRQ Flag	Not Used	Not Used	Not Used	IRQ Enable #3 (IE3)	IRQ Enable #2 (1E2)	IRQ Enable #1 (IE1)	IRQ Enable #0 (IE0)			
Data Chain	16	Not Used	Not Used	Not Used	Not Used	Two/Four Channel Select (2/4)	Data Chain Channel Select B	Data Chain Channel Select A	Data Chain Enable			

Table 8 DMAC Programming Model

A comparison of the response times and maximum transfer rates is shown in Table 9. The data are shown for a system clock rate of 1 MHz.

The two 8-bit bytes that form the registers in Table 10 are placed in consecutive memory locations, making it very easy to use the MPU index register in programming them.

Fig. 38 shows an example of its minimum structure (1 channel, HALT mode, combination with FDC). Fig. 39 shows an example of its maximum structure. (but only one DMAC is used.)

^{*} The x represents the binary equivalent of the channel desired.

Table 9 Maximum T	ransfer Speed & Respons	e Time of the DMAC	when $t_{cyc\phi}$ equals 1 μ sec.

	Mode	Maximum Transfer	Response Time (µsec)					
Wiode		Speed (µsec/byte)	maximum	minimum				
HALT Cycle Steal		(executing time of one instruction) + 3	(executing time of one instruction)	3.5 + t _{TOS1}				
HALT	first byte	4	+3.5 - t _{TQH1}					
Burst since secor	since second byte	1	2 t _{TQH2}	1 + t _{TQS2}				
TSC Cycle Steal		4	3.5 — t _{TQH1}	2.5 + t _{TQH1}				




Figure 35 One Channel




Figure 36 Two Channel

Table 10 Address and Byte Count Registers

Register	Channel	Address (Hex)		
Address High	0	0		
Address Low	0	1		
Byte Count High	0	2		
Byte Count Low	0	3		
Address High	1	4		
Address Low	1	5		
Byte Count High	1	6		
Byte Count Low	1	7		
Address High	2	8		
Address Low	2	9		
Byte Count High	2	Α		
Byte Count Low	2	В		
Address High	3	С		
Address Low	3	D		
Byte Count High	3	Ε		
Byte Count Low	3	F		




Figure 37 Four-Channel




Figure 38 Example of DMA System Structure (1) (minimum)





Figure 39 Example of DMA System Structure (2) (maximum)

APPENDIX

Contents of the DMAC Registers




HD6845S, HD68A45S, HD68B45S CRTC (CRT Controller)


The CRTC is a LSI controller which is designed to provide an interface for microcomputers to raster scan type CRT displays. The CRTC belongs to the HMCS6800 LSI Family and has full compatibility with MPU in both data lines and control lines. Its primary function is to generate timing signal which is necessary for raster scan type CRT display according to the specification programmed by MPU. The CRTC is also designed as a programmable controller, so applicable to wide-range CRT display from small low-functioning character display up to raster type full graphic display as well as large high-functioning limited graphic display.

FEATURES


- Number of Displayed Characters on the Screen, Vertical Dot Format of One Character, Horizontal and Vertical Sync Signal, Display Timing Signal are Programmable
- 3.7 MHz High Speed Display Operation
- Line Buffer-less Refreshing
- 14-bit Refresh Memory Address Output (16k Words max Access)
- Programmable Interlace/Non-interlace Scan Mode
- Built-in Cursor Control Function
- Programmable Cursor Height and its Blink
- Built-in Light Pen Detection Function
- Paging and Scrolling Capability
- TTL Compatible
- Single +5V Power Supply
- Compatible with MC6845±1, MC68A45±1, MC68B45±1

SYSTEM BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

ORDERING INFORMATION

CRTC	Bus Timing	CRT Display Timing
HD6845S	1.0 MHz	
HD68A45S	1.5 MHz	3.7 MHz max.
HD68B45S	2.0 MHz	

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	- 20 ∼ + 75	°c
Storage Temperature	T _{stg}	- 55 ~ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
In a second second	V _{IL} *	-0.3	_	0.8	V
Input Voltage	V _{IH} *	2.0 ,	_	V _{cc}	V
Operating Temperature	T _{opr}	- 20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

ELECTRICAL CHARACTERISTICS

\bullet DC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 $^{\sim}$ +75 $^{\circ}$ C, unless otherwise noted.)

Item	Symbol	Test C	Condition	min	typ*	max	Unit
Input "High" Voltage	V _{IH}			2.0	-	V _{cc}	V
Input "Low" Voltage	V _{IL}			-0.3		0.8	V
Input Leakage Current	l _{in}	$V_{in} = 0 \sim 5.25$	$V_{in} = 0 \sim 5.25 \text{V (Except D}_0 \sim \text{D}_7)$			2.5	μΑ
Three-State Input Current (off-state)	I _{TSI}	$V_{in} = 0.4 \sim 2.6$ $V_{CC} = 5.25V$ (- 10	_	10	μА
Output "High" Voltage	V _{OH}	$I_{LOAD} = -205 \mu\text{A} (D_0 \sim D_7)$ $I_{LOAD} = -100 \mu\text{A} (\text{Other Outputs})$		2.4	_	_	V
Output "Low" Voltage	VoL	I _{LOAD} = 1.6 m	A	_	_	0.4	V
1		V _{in} = 0	$D_0 \sim D_7$	-	_	12.5	pF
Input Capacitance	Cin	Ta = 25°C f = 1.0 MHz	Other Inputs	-	_	10.0	pF
Output Capacitance	Cout	V _{in} = 0V, Ta = 25°C, f = 1.0 MHz		_	_	10.0	pF
Power Dissipation	P _D				600	1000	mW

^{*} Ta = 25°C, V_{CC} = 5.0V

HD6845S, HD68A45S, HD68B45S

• AC CHARACTERISTICS (V_{CC} = 5V ±5%, V_{SS} = 0V, Ta = -20 $^{\sim}$ +75 $^{\circ}$ C, unless otherwise noted.)

1. TIMING OF CRTC SIGNAL

Item	Symbol	Symbol Test Condition		typ	max	Unit
Clock Cycle Time	t _{cycC}	t _{cyc} C		_	_	ns
Clock "High" Pulse Width	PW _{CH}	7	130	T -	_	ns
Clock "Low" Pulse Width	PW _{CL}	Fig. 1	130	_		ns
Rise and Fall Time for Clock Input	t _{Cr} , t _{Cf}		_		20	ns
Memory Address Delay Time	t _{MAD}		-	-	160	ns
Raster Address Delay Time	tRAD		_	_	160	ns
DISPTMG Delay Time	t _{DTD}		_	_	250	ns
CUDISP Delay Time	t _{CDD}		_	_	250	ns
Horizontal Sync Delay Time	t _{HSD}		_	_	200	ns
Vertical Sync Delay Time	t _{VSD}		_	_	250	ns
Light Pen Strobe Pulse Width	PWLPH		60		<u> </u>	ns
Light Pen Strobe	t _{LPD1}	F:- 0	_	_'	70	ns
Uncertain Time of Acceptance	t _{LPD2}	Fig. 2	_		0	ns

2. MPU READ TIMING

14	S	Test	H	HD6845S			HD68A45S			HD68B45S		
ltem	Symbol	Condition		typ	max	min	typ	max	min	typ	max	Unit
Enable Cycle Time	t _{tycE}		1.0	_	-	0.666	-	_	0.5	-	_	μs
Enable "High" Pulse Width	PWEH		0.45	_	-	0.280	_	_	0.22	_	_	μs
Enable "Low" Pulse Width	PWEL		0.40	_	_	0.280	-	_	0.21	_	-	μs
Enable Rise and Fall Time	ter, ter			-	25	_	_	25	_	_	25	ns
Address Set Up Time	tAS	Fig. 3	140	_	_	140	_	_	70	_	_	ns
Data Delay Time	t _{DDR}		_		320	_	_	220	_	_	180	ns
Data Hold Time	t _H		10	 	_	10	_	-	10	_	_	ns
Address Hold Time	t _{AH}		10	_	_	10	-	_	10	_	_	ns
Data Access Time	tACC		_	_	460	_		360	_	-	250	ns

3. MPU WRITE TIMING

Combat	Test	HD6845S			HD68A45S			HD68B45S			Unit
Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
t _{cycE}		1.0	-	_	0.666	_	_	0.5	_	_	μs
PWEH		0.45	_	_	0.280	_	_	0.22	_	_	μs
PWEL		0.40	_	_	0.280	_	_	0.21	_	_	μs
ter, tef	F:- 4	_	_	25	_	_	25	_	-	25	ns
tAS	F1g. 4	140	_		140	_	_	70	_	_	ns
t _{DSW}		195	_	_	80	_	_	60	_	_	ns
t _H		10	_	_	10	_	_	10	-	_	ns
t _{AH}		10		_	10	_	_	10	_	_	ns
	PWEH PWEL ter, tef tas tosw th	Teyce PWEH PWEL ter, ter tas tas tas tas tas tas tas	Symbol Condition min t_{cycE} 1.0 PW_{EH} 0.45 PW_{EL} 1 t_{Er}, t_{Ef} 1 t_{DSW} 1 t_{H} 1 Total Total Total Total Total Total Total Total Total Total Tota	Condition Typ	Symbol Condition min typ max t _{cycE} 1.0 - - PW _{EH} 0.45 - - PW _{EL} 0.40 - - t _{Er} , t _{Ef} Fig. 4 - - 25 140 - - - - t _{DSW} 195 - - t _H 10 - -	Symbol Condition min typ max min tcoyce 1.0 - - 0.666 PWEH 0.45 - - 0.280 ter, ter - - 25 - tAS 140 - - 140 th 195 - - 80 th 10 - - 10	Symbol Condition min typ max min typ t _{cycE} 1.0 - - 0.666 - PW _E H 0.45 - - 0.280 - t _{Er} , t _{Ef} - - 25 - - t _{DSW} 195 - - 80 - t _H 10 - - 10 -	Symbol Condition min typ max min typ max t _{cycE} 1.0 - - 0.666 - - PW _E L 0.45 - - 0.280 - - t _{Er} , t _{Ef} t _{Er} , t _{Ef} - - 25 - - 25 t _{DSW} 195 - - 80 - - t _H 10 - - 10 - -	Symbol Condition min typ max min typ max min tcycE 1.0 0.666 - 0.5 PWEH 0.45 0.280 0.22 PWEL 0.40 0.280 0.21 tcr, tef 25 25 25 - 7 tAS 140 140 70 tDSW 195 80 - 60 tH 10 10 10	Symbol Condition min typ max min typ max min typ t _{cycE} 1.0 - - 0.666 - - 0.5 - PW _E L 0.45 - - 0.280 - - 0.22 - PW _E L - - 0.280 - - 0.21 - t _{Er} , t _{Ef} - - 25 - - 0.21 - t _{AS} 140 - - 140 - - 70 - t _B - - 80 - - 60 - t _H - - 10 - - 10 - - 10 -	Symbol Condition min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min typ max min <t <th="" colspan="6">typ min</t>




Figure 1 Time Chart of the CRTC




Figure 2 LPSTB Input Timing & Refresh Memory Address that is set into the light pen register.




Figure 3 Read Sequence




Figure 4 Write Sequence




Figure 5 Test Loads

■ SYSTEM DESCRIPTION

The CRTC is a LSI which is connected with MPU and CRT display device to control CRT display. The CRTC consists of internal register group, horizontal and vertical timing circuits, linear address generator, cursor control circuit, and light pen detection circuit. Horizontal and vertical timing circuit generate RA₀~RA₄, DISPTMG, HSYNC, and VSYNC. RA₀~RA₄ are raster address signals and used as input signals for Character Generator. DISPTMG, HSYNC, and VSYNC signals are received by video control circuit. This horizontal and vertical timing circuit consists of internal counter and comparator circuit.

Linear address generator generates refresh memory address $MA_0 \sim MA_{13}$ to be used for refreshing the screen. By these address signals, refresh memory is accessed periodically. As 14 refresh memory address signals are prepared, 16k words max are accessible. Moreover, the use of start address register enables paging and scrolling. Light pen detection circuit detects light pen position on the screen. When light pen strobe signal is received, light pen register memorizes linear address generated by linear address generator in order to memorize where light pen is on the screen. Cursor control circuit controls the position of cursor, its height, and its blink.




Figure 6 Internal Block Diagram of the CRTC

FUNCTION OF SIGNAL LINE

The CRTC provides 13 interface signals to MPU and 25 interface signals to CRT display.

Interface Signals to MPU

Bi-directional Data Bus (Do~D7)

Bi-directional data bus $(D_0 \sim D_7)$ are used for data transfer between the CRTC and MPU. The data bus outputs are 3-state buffers and remain in the high-impedance state except when MPU performs a CRTC read operation.

Read/Write (R/W)

 R/\overline{W} signal controls the direction of data transfer between the CRTC and MPU. When R/\overline{W} is at "High" level, data of CRTC is transfered to MPU. When R/\overline{W} is at "Low" level, data of MPU is transfered to CRTC.

Chip Select (CS)

Chip Select signal (\overline{CS}) is used to address the CRTC. When \overline{CS} is at "Low" level, it enables R/W operation to CRTC internal registers. Normally this signal is derived from decoded address signal of MPU under the condition that VMA signal of MPU is at "High" level.

Register Select (RS)

Register Select signal (RS) is used to select the address register and 18 control registers of the CRTC. When RS is at "Low" level, the address register is selected and when RS is at "High" level, control registers are selected. This signal is normally a derivative of the lowest bit (A0) of MPU address bus.

Enable(E)

Enable signal (E) is used as strobe signal in MPU R/W operation with the CRTC internal registers. This signal is normally a derivative of the HMCS6800 System ϕ_2 clock.

Reset (RES)

Reset signal (RES) is an input signal used to reset the CRTC. When RES is at "Low" level, it forces the CRTC into the following status.

- All the counters in the CRTC are cleared and the device stops the display operation.
- 2) All the outputs go down to "Low" level.
- Control registers in the CRTC are not affected and remain unchanged.

This signal is different from other HMCS6800 family LSIs in the following functions and has restrictions for usage.

- RES signal has capability of reset function only when LPSTB is at "Low" level.
- The CRTC starts the display operation immediately after RES signal goes "High".

Interface Signals to CRT Display Device Character Clock (CLK)

CLK is a standard clock input signal which defines character timing for the CRTC display operation. This signal is normally derived from the external high-speed dot timing logic.

Horizontal Sync (HSYNC)

HSYNC is an active "High" level signal which provides horizontal synchronization for display device.

Vertical Sync (VSYNC)

VSYNC is an active "High" level signal which provides vertical synchronization for display device.

Display Timing (DISPTMG)

DISPTMG is an active "High" level signal which defines the display period in horizontal and vertical raster scanning. It is necessary to enable video signal only when DISPTMG is at "High" level.

Refresh Memory Address (MA₀~MA₁₃)

MA₀~MA₁₃ are refresh memory address signals which are used to access to refresh memory in order to refresh the CRT screen periodically. These outputs enables 16k words max. refresh memory access. So, for instance, these are applicable up to 2000 characters/screen and 8-page system.

Raster Address (RA₀~RA₄)

 $RA_0 \sim RA_4$ are raster address signals which are used to select the raster of the character generator or graphic pattern generator etc.

Cursor Display (CUDISP)

CUDISP is an active "High" level video signal which is used to display the cursor on the CRT screen. This output is inhibited while DISPTMG is at "Low" level. Normally this output is mixed with video signal and provided to the CRT display device.

Light Pen Strobe (LPSTB)

LPSTB is an active "High" level input signal which accepts strobe pulse detected by the light pen and control circuit. When this signal is activated, the refresh memory address (MA₀~ MA₁₃) which are shown in Fig. 2 are stored in the 14-bit light pen register. The stored refresh memory address need to be corrected in software, taking the delay time of the display device, light pen, and light pen control circuits into account.

HD6845S, HD68A45S, HD68B45S

■ REGISTER DESCRIPTION

Table 1 Internal Registers Assignment

cs	RS	Address S Register				Register	Register Name	Program Unit	READ	READ WRITE		Data Bit								
		4	3	2	1		0	#		-			7	6	5	4	3	2	1	0
1	×	×	×	×	: ×	<	×			-	_	-								
0	0	×	×	×	>	< :	×	AR	Address Register	-	×	0								
0	1	0	0	0	()	0	RO	Horizontal Total *	Character	×	0								
0	1	0	0	0	C)	1	R1	Horizontal Displayed	Character	×	0								
0	1	0	0	0	1	1	0	R2	Horizontal Sync* Position	Character	×	0								
0	1	0	0	0	1	ı	1	R3	Sync Width	Vertical-Raster, Horizontal- Character	×	0	wv3	wv2	wv1	wv0	wh3	wh2	wh1	wh0
0	1	0	0	1	C)	0	R4	Vertical Total *	Line	×	0								
0	1	0	0	1	C)	1	R5	Vertical Total Adjust	Raster	×	0								
0	1	0	0	1	1		0	R6	Vertical Displayed	Line	×	0								
0	1	0	0	1	1	1	1	R7	Vertical Sync * Position	Line	×	0								
0	1	0	1	0	()	0	R8	Interlace & Skew	-	×	0	C1	СО	D1	D0			٧	s
0	1	0	1	0	()	1	R9	Maximum Raster Address	Raster	×	0								
0	1	0	1	0	1		0	R10	Cursor Start Raster	Raster	×	0		В	Р					
0	1	0	1	0	1	1	1	R11	Cursor End Raster	Raster	×	0								
0	1	0	1	1	()	0	R12	Start Address(H)	-	0	0								
0	1	0	1	1	C)	1	R13	Start Address(L)	_	0	0								
0	1	0	1	1	1		0	R14	Cursor(H)	_	0	0								
0	1	0	1	1	1		1	R15	Cursor (L)	_	0	0								
0	1	1	0	0	C)	0	R16	Light Pen(H)	-	0	×								
0	1	1	0	0	()	1	R17	Light Pen(L)	_	0	×								

- - 2, Interface Sync & Video Mode
 (Written Value Nr) = (Specified Value) 2
 3. CO and C1 specify skew of CUDISP output signal.
 D0 and D1 specify skew of DISPTMG output signal.
 When S is "1", V specifies video mode. S specifies the Interface Sync Mode.
 4. B specifies the cursor blink. P specifies the cursor blink period.
 5. wv0~wv3 specify the pulse width of Vertical Sync Signal.
 wh0~wh3 specify the pulse width of Horizontal Sync Signal.
 6. R0 is ordinally programmed to be odd number in interface mode.
 7. O; Yes, X; No

Address Register (AR)

This is a 5-bit register used to select 18 internal control registers (RO~R17). Its contents are the address of one of 18 internal control registers. Programming the data from 18 to 31 produces no results. Access to RO~R17 requires, first of all, to write the address of corresponding control register into this register. When RS and $\overline{\text{CS}}$ are at "Low" level, this register is selected.

Horizontal Total Register (R0)

This is a register used to program total number of horizontal characters per line including the retrace period. The data is 8-bit and its value should be programmed according to the specification of the CRT. When M is total number of characters, (M-1) shall be programmed to this register. When programming for interlace mode, M must be even.

Horizontal Displayed Register (R1)

This is a register used to program the number of horizontal displayed characters per line. Data is 8-bit and any number that is smaller than that of horizontal total characters can be programmed.

Horizontal Sync Position Register (R2)

This is a register used to program horizontal sync position as multiples of the character clock period. Data is 8-bit and any number that is lower than the horizontal total number can be programmed. When H is character number of horizontal Sync Position, (H-1) shall be programmed to this register. When programmed value of this register is increased, the display position on the CRT screen is shifted to the left. When programmed value is decreased, the position is shifted to the right. Therefore, the optimum horizontal position can be determined by this value.

Sync Width Register (R3)

This is a register used to program the horizontal sync pulse width and the vertical sync pulse width. The horizontal sync pulse width is programmed in the lower 4-bit as multiples of the character clock period. "O" cannot be programmed. The vertical sync pulse width is programmed in higher 4-bit as multiples of the raster period. When "O" is programmed in higher 4-bit, 16 raster period (16H) is specified.

Vertical Total Register (R4)

This is a register used to program total number of lines per frame including vertical retrace period. The data is within 7-bit and its value should be programmed according to the specification of the CRTC. When N is total number of lines, (N-1) shall be programmed to this register.

Vertical Total Adjust Register (R5)

This is a register used to program the optimum number to adjust total number of rasters per field. This register enables to decide the number of vertical deflection frequency more strictly.

Vertical Displayed Register (R6)

This is a register used to program the number of displayed character rows on the CRT screen. Data is 7-bit and any number that is smaller than that of vertical total characters can be programmed.

Table 2 Pulse Width of Vertical Sync Signal

	D 1 147 111			
27	2 ⁶	2 ⁵	24	Pulse Width
0	0	0	0	16H
0	0	0	1.	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

H; Raster period

Table 3 Pulse Width of Horizontal Sync Signal

	D 1 147 11			
2 ³	2 ²	2 ⁱ	2º	Pulse Width
0	0	0	0	- (Note)
0	0	0	1	1 CH
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

CH; Character clock period (Note) HSW = "0" cannot be used.

Vertical Sync Position Register (R7)

This is a register used to program the vertical sync position on the screen as multiples of the horizontal character line period. Data is 7-bit and any number that is equal to or less than vertical total characters can be programmed. When V is character number of vertical sync position, (V-1) shall be programmed to this register. When programmed value of this register is increased, the display position is shifted up. When programmed value is decreased, the position is shifted down. Therefore, the optimum vertical position may be determined by this value.

Interlace and Skew Register (R8)

This is a register used to program raster scan mode and skew (delay) of CUDISP signal and DISPTMG signal.

Interlace Mode Program Bit (V, S)

Raster scan mode is programmed in the V, S bit.

Table 4 Interlace Mode (21, 20)

		
V	S	Raster Scan Mode
0	0	Non-interlace Mode
1	0	Non-interface wiode
0	1	Interlace Sync Mode
1	1	Interlace Sync & Video Mode

In the non-interlace mode, the rasters of even number field and odd number field are scanned duplicatedly. In the interlace sync mode, the rasters of odd number field are scanned in the middle of even number field. Then it is controlled to display the same character pattern in two fields. In the interlace sync and video mode, the raster scan method is the same as the interlace sync mode, but it is controlled to display different character pattern in two field.

Skew Program Bit (C1, C0, D1, D0)

These are used to program the skew (delay) of CUDISP signal and DISPTMG signal.

Skew of these two kinds of signals are programmed separately.

Table 5 DISPTMG Skew Bit (25, 24)

_				
	D1	D0	DISPTMG Signal	
_	0	0	Non-skew	
	0	1	One-character skew	
	1	0	Two-character skew	
	1	1	Non-output	

Table 6 Cursor Skew Bit (27, 26)

C1	C0	Non-skew
0	0	Non-skew
0	1	One-character skew
1	0	Two-character skew
1	1	Non-output

Skew function is used to delay the output timing of CUDISP and DISPTMG signals in LSI for the time to access refresh memory, character generator or pattern generator, and to make the same phase with serial video signal.

Maximum Raster Address Register (R9)

This is a register used to program maximum raster address within 5-bit. This register defines total number of rasters per character including space. This register is programmed as follows.

Non-interlace Mode, Interlace Sync Mode

When total number of rasters is RN, (RN-1) shall be programmed.

Interlace Sync & Video Mode

When total number of rasters is RN, (RN-2) shall be programmed.

This manual defines total number of rasters in non-interlace mode, interlace sync mode and interlace sync & video mode as follows:

Non-interlace Mode

0	Total Number of Rasters 5
1	Programmed Value Nr = 4
2 ———	The same as displayed total number of rasters
3	total number of rasters
4	
Raster Address	

Interlace Sync Mode Total Number of Rasters 5

	a otal i tallioo. O. Italicolo				
· 0	Programmed Value Nr = 4				
1	In the interlace sync mode,				
2	/ total number of rasters in				
3	both the even and odd fields				
3	is ten. On programming,				
4	the half of it is defined as				
Pastar Address	total number of rasters.				

Interlace Sync & Video Mode

0	Total Number of Rasters 5			
2 1	Programmed Value Nr = 3			
4 3	/Total number of rasters			
Raster Address	displayed in the even field and the odd field.			

Cursor Start Raster Register (R10)

This is a register used to program the cursor start raster address by lower 5-bit $(2^0 \sim 2^4)$ and the cursor display mode by higher 2-bit $(2^5, 2^6)$.

Table 7 Cursor Display Mode (26, 25)

В Р		Cursor Display Mode		
0	0	Non-blink		
0	1	Cursor Non-display		
1	0	Blink, 16 Field Period		
1	1	Blink, 32 Field Period		

Blink Period

14.0100	
light	dark

16 or 32 Field Period

Cursor End Raster Register (R11)

This is register used to program the cursor end raster address.

• Start Address Register (R12, R13)

These are used to program the first address of refresh memory to read out.

Paging and scrolling is easily performed using this register. This register can be read but the higher 2-bit $(2^6, 2^7)$ of R12 are always "0".

• Cursor Register (R14, R15)

These two read/write registers stores the cursor location. The higher 2-bit $(2^6, 2^7)$ of R14 are always "0".

Light Pen Register (R16, R17)

These read only registers are used to catch the detection address of the light pen. The higher 2-bit (2⁶, 2⁷) of R16 are always "0". Its value needs to be corrected by software because there is time delay from address output of the CRTC to signal input LPSTB pin of the CRTC in the process that raster is lit after address output and light pen detects it. Moreover, delay time shown in Fig. 2 needs to be taken into account.

Restriction on Programming Internal Register

- 1) $0 \le Nhd \le Nht + 1 \le 256$
- 2) $0 < \text{Nvd} < \text{Nvt} + 1 \le 128$
- 3) $0 \le Nhsp \le Nht$
- 4) $0 \le \text{Nvsp} \le \text{Nvt}^*$
- 5) $0 \le N_{CSTART} \le N_{CEND} \le Nr$ (Non-interlace, Interlace sync
 - $0 \le N_{CSTART} \le N_{CEND} \le N_r + 1$ (Interlace sync & video mode)

- 6) $2 \le Nr \le 30$
- 7) 3 ≤ Nht (Except non-interlace mode)
- $5 \le Nht$ (Non-interlace mode only)
- * In the interlace mode, pulse width is changed ±½ raster time when vertical sync signal extends over two fields.

Notes for Use

The method of directly using the value programmed in the internal register of LSI for controlling the CRT is adopted. Consequently, the display may flicker on the screen when the contents of the registers are changed from bus side asyncronously with the display operation.

Cursor Register

Writing into this register at frequent intervals for moving the cursor should be performed during horizontal and vertical retrace period.

Start Address Register

Writing into the start address register at frequent intervals for scrolling and paging should be performed during horizontal and vertical display period.

It is desirable to avoid programming other registers during display operation.

OPERATION OF THE CRTC

• Time Chart of CRT Interface Signals

The following example shows the display operation in which values of Table 8 are programmed to the CRTC internal registers. Fig. 7 shows the CRT screen format. Fig. 10 shows the time chart of signals output from the CRTC.




Figure 7 CRT screen Format

Table 8	Programmed	Values into	the	Registers
---------	------------	-------------	-----	-----------

Register	Register Name	Value	Register	Register Name	Value
R0	Horizontal Total	Nht	R9	Max. Raster Address	Nr
R1	Horizontal Displayed	Nhd	R10	Cursor Start Raster	
R2	Horizontal Sync Position	Nhsp	R11	Cursor End Raster	
R3	Sync Width	Nvsw, Nhsw	R12	Start Address (H)	0
R4	Vertical Total	Nvt	R13	Start Address (L)	0
R5	Vertical Total Adjust	Nadj	R14	Cursor (H)	
R6	Vertical Displayed	Nvd	R15	Cursor (L)	
R7	Vertical Sync Position	Nvsp	R16	Light Pen (H)	
R8	Interlace & Skew		R17	Light Pen (L)	

[NOTE] Nhd<Nht, Nvd<Nvt

The relation between values of Refresh Memory Address $(MA_0 \sim MA_{13})$ and Raster Address $(RA_0 \sim RA_4)$ and the display position on the screen is shown in Fig. 16. Fig. 16 shows the case where the value of Start Address is 0.

Interlace Control


Fig. 8 shows an example where the same character is displayed in the non-interlace mode, interlace sync mode, and video mode.

Non-interlace Mode Display


In non-interlace mode, each field is scanned duplicatedly. The values of raster addresses ($RA_0 \sim RA_4$) are counted up one from 0.

Interlace Sync Mode Display


In the interlace sync mode, raster addressed in the even field and the odd field are the same as addressed in the noninterlace mode. One character pattern is displayed mutually and its displayed position in the odd field is set at 1/2 raster space down from that in the even field.




Non-interlace Mode



Interlace Sync Mode



Interlace Sync & Video Mode (Total number of rasters in a line is even.)



Interlace Sync & Video Mode (Total number of rasters in a line is odd.)

Figure 8 Example of Raster Scan Display

Interlace Sync & Video Mode Display

In interlace sync & video mode, the output raster address when the number of rasters is even is different from that when the number of rasters is odd.

Table 9 The Output of Raster Address in Interlace Sync & Video Mode

The state of the s				
Total Numb Raster	Field er of s in a Line	Even Field	Odd Field	
	Even	Even Address	Odd Address	
Odd	Even Line*	Even Address	Odd Address	
	Odd Line*	Odd Address	Even Address	

Internal line address begins from 0.

1) Total number of rasters in a line is even;

When number of rasters is programmed to be even, even raster address is output in the even field and odd raster address is output in the odd field.

2) Total number of rasters in a line is odd;

When total number of rasters is programmed to be odd, odd and even addresses are reversed according to the odd and even lines in each field. In this case, the difference in numbers of dots displayed between even field and odd field is usually smaller the case of 1). Then interlace can be displayed more stably.


[NOTE] The wide disparity of dots between number of dots between even field and odd field influences beam current of CRT. CRT, which has a stable high-voltage part, can make interlace display normal. On the contrary, CRT, which has unstable high-voltage part, moves deflection angle of beam current and also dots displayed in the even and odd fields may be shifted. Characters appears distroting on a border of the screen. So 2) programming has an effect to decrease such evil influences as mentioned above. Fig. 13 shows fine chart in each mode when interlace is performed.

Cursor Control


Fig. 9 shows the display patterns where each value is programmed to the cursor start raster register and the cursor end raster register. Programmed values to the cursor start raster register and the cursor end raster register need to be under the following condition.

Cursor Start Raster Register ≤ Cursor End Raster Register ≤ Maximum Raster Address Register.


Time chart of CUDISP output signal is shown in Fig. 14 and Fig. 15.







Cursor End Address = 10



Cursor End Address = 5

Figure 9 Cursor Control




Figure 10 CRTC Time Chart

Output waveform of horizontal & vertical display in the case where values shown in Table 8 are Programmed to each register.





Figure 12 Fine Adjustment Period of Frame in Vertical Display (Expansion of Fig. 10— (a)







Figure 15 CUDISP Output Timing (Exapnsion of Fig. 14- ©)

In blink mode, it is changed into display or non-display mode when field period is 16 or 32-time period.

are Programmed in cursor display mode.



Valid refresh memory address (0~Nvd·Nhd-1) are shown within the thick-line square. Refresh memory address are provided even during horizontal and Vertical retrace period. This is an example in the case where the programmed value of start address register is 0.

Figure 16 Refresh Memory Address (MA₀~MA₁₃)

How to Use the CRTC

Interface to MPU

As shown in Fig. 17, the CRTC is connected with the standard bus of MPU to control the data transfer between them. The CRTC address is determined by \overline{CS} and RS, and the R/W operation is controlled by R/ \overline{W} and Enable signals. When \overline{CS} is "Low" and RS is also "Low", the CRTC address register is selected. When \overline{CS} is "Low" and RS is "High", one of 18 internal regis-

ters is selected.

 \overline{RES} is the system reset signal. When \overline{RES} becomes "Low", the CRTC internal control logic is reset. But internal registers shown in Table 1 (R0 \sim R17) are not affected by \overline{RES} signal and remain unchanged.

The CRTC is designed so as to provide an interface to microcomputers, but adding some external circuits enables an interface to other data sources.




Figure 17 Interlace to MPU

Dot Timing Generating Circuit

CRTC's CLK input (21 pin) is provided with CLK signal which defines horizontal character time period from the outside. This CLK signal is generated by dot counter shown in Fig. 18. Fig. 18 shows a example of circuit where horizontal dot number of the character is "9". Fig. 19 shows the operation

time chart of dot counter shown in Fig. 18. As this example shows explicitly, CLK signal is at "Low" level in the former half of horizontal character time and at "High" level in the latter half. It is necessary to be careful so as not to mistake this polarity.




Figure 18 Dot Counter




Figure 19 Time Chart of Dot Counter

INTERFACE TO DISPLAY CONTROL UNIT

Fig. 20 shows the interface between the CRTC and display control unit. Display control unit is mainly composed of Refresh Memory, Character Generator, and Video Control circuit. For refresh memory, 14 Memory Address line (0~16383) max are provided and for character generator, 5 Raster Address line (0~31) max are provided. For video control circuit, DISPTMG, CUDISP, HSYNC, and VSYNC signals are sent out. DISPTMG signal is used to control the blank period of video signal. CUDISP signal is used as video signal to display the cursor on the CRT screen. Moreover, HSYNC and VSYNC signals are used as drive signals respectively for CRT horizontal and vertical deflection circuits.

Outputs from video control circuit, (video signals and sync signals) are provided to CRT display unit to control the deflection and brightness of CRT, thus characters are displayed on the screen.

Fig. 21 shows detailed block diagram of display control unit. This shows how to use CUDISP and DISPTMG signals. CUDISP and DISPTMG signals should be used being latched at least one time at external flip-flop F1 and F2. Flip-flop F1 and F2 function to make one-character delay time so as to synchronize them with video signal from parallel-serial converter. High-speed D type flip-flop as TTL is used for this purpose. After being delayed at F1 and F2 DISPTMG signal is AND-ed with character video signal, and CUDISP signal is OR-ed with output from AND gate. By using this circuitry, blanking of horizontal and vertical retrace time is controlled. And cursor video is mixed with character video signal.

Fig. 21 shows the example in the case that both refresh memory and CG can be accessed for horizontal one character time. Time chart for this case is shown in Fig. 24. This method is used when a few character needed to be displayed in horizontal direction on the screen.




Figure 20 Interface to Display Control Unit




Figure 21 Display Control Unit (1)

HD6845S, HD68A45S, HD68B45S

When many characters are displayed in horizontal direction on the screen, and horizontal one-character time is so short that both refresh memory and CG cannot be accessed, the circuitry shown in Fig. 22 should be used. In this case refresh memory output shall be latched and CG shall be accessed at the next cycle. The time chart in this case is shown in Fig. 25. CUDISP and DISPTMG signals should be provided after being delayed by one-character time by using skew bit of interlace & skew register (R8). Moreover, when there are some

troubles about delay time of MA during horizontal onecharacter time on high-speed display operation, system shown in Fig. 23 is adopted. The time chart in this case is shown in Fig. 26. Character video signal is delayed for two-character time because each MA outputs and refresh memory outputs are latched, and they are made to be in phase with CUDISP and DISPTMG signals by delaying for two-character time. Table 10 shows the circuitry selection standard of display units.

Table 10	Circuitry	Standard of	Display	Control	Unit
----------	-----------	-------------	---------	---------	------

Case	Relation among t _{CH} , RM and CG	Block	Interlace & Skew Register Bit Programming			
		Diagram	C1	СО	D1	D0
1	t _{CH} > RM Access + CG Access + t _{MAD}	Fig. 21	0	0	0	0
2	RM Access + CG Access + $t_{MAD} \ge t_{CH} > RM$ Access + t_{MAD}	Fig. 22	0	1	0	1
3	RM Access + $t_{MAD} \ge t_{CH} > RM$ Access	Fig. 23	1	0	1	0

t_{CH}: CHCP Period; t_{MAD}: MA Delay




Figure 22 Display Control Unit (2)




Figure 23 Display Control Unit (For high-speed display operation) (3)




Figure 24 Time Chart of Display Control Unit (1)




Figure 25 Time Chart of Display Control Unit (2)




Figure 26 Time Chart of Display Unit (3)

■ HOW TO DECIDE PARAMETERS SET ON THE CRTC

 How to Decide Parameters Based on Specification of CRT Display Unit (Monitor)

Number of Horizontal Total Characters

Horizontal deflection frequency fh is given by specification of CRT display unit. Number of horizontal total characters is determined by the following equation.

$$fh = \frac{1}{t_C (Nht + 1)}$$

where,

t_C: Cycle Time of CLK (Character Clock)

Nht: Programmed Value of Horizontal Total Register (R0)

Number of Vertical Total Characters

Vertical deflection frequency is given by specification of CRT display unit. Number of vertical Total characters is determined by the following equation.

1) Non-interlace Mode

$$Rt = (Nvt + 1)(Nr + 1) + Nadj$$

2) Interlace Sync Mode

$$Rt = (Nvt + 1)(Nr + 1) + Nadj + 0.5$$

3) Interlace Sync & Video Mode

Rt =
$$\frac{\text{(Nvt + 1) (Nr + 2) + 2Nadj}}{2}$$
 (a)

Rt =
$$\frac{(Nvt + 1)(Nr + 2) + 2Nadj + 1}{2}$$
 (b)

(a) is applied when both total numbers of vertical characters (Nvt + 1) and that of rasters in a line (Nr + 2) are odd.

(b) is applied when total number of rasters (Nr + 2) is even, or when (Nr + 2) is odd and total number of vertical characters (Nvt + 1) is even.

where,

Rt : Number of Total Rasters per frame

(Including retrace period)

Nvt : Programmed Value of Vertical Total

Register (R4)

Nr : Programmed Value of Maximum Raster

Address Register (R9)

Nadj: Programmed Value of Vertical Total Adjust Register (R5)

Horizontal Sync Pulse Width

Horizontal sync pulse width is programmed to low order 4-bit of horizontal sync width register (R3) in unit of horizontal character time. Programmed value can be selected within from 1 to 15.

Horizontal Sync Position

As shown in Fig. 27, horizontal sync position is normally selected to be in the middle of horizontal blank period. But there are some cases where its optimum sync position is not located in the middle of horizontal blank period according to specification of CRT. Therefore, horizontal sync position should be determined by specification of CRT. Horizontal sync pulse position is programmed in unit of horizontal character time.




Figure 27 Time Chart of HSYNC

Vertical Sync Pulse Width

Vertical Sync Pulse Width is programmed to high order 4-bit of vertical sync pulse width register (R3) in unit of raster period. Programmed value can be selected within from 1 to 16.

Vertical Sync Position

As shown in Fig. 28, vertical sync position is normally selected to be in the middle of vertical blank period. But there are some cases where its optimum sync position is not located in the middle of vertical blank period according to specification of CRT. Therefore, vertical sync position should be determined by specification of CRT. Vertical sync pulse position is programmed to vertical sync position register (R7) in unit of line period.

How to Decide Parameters Based on Screen Format Dot Number of Characters (Horizontal)

Dot number of characters (horizontal) is determined by character font and character space. An example is shown in Fig. 29. More strictly, dot number of characters (horizontal) N is determined by external N-counter. Character space is set by means shown in Fig. 30.

Dot Number of Characters (Vertical)

Dot number of characters (vertical) is determined by characters font and line space. An example is shown in Fig. 29. Dot number of characters (vertical) is programmed to maximum raster address (register R9) of CRTC. When Nr is programmed




Figure 28 Time Chart of VSYNC




Figure 29 Dot Number of Horizontal and Vertical Characters




Figure 30 How to Make Character Space




Figure 31 Number of Horizontal Displayed Characters

value of R9, dot number of characters (vertical) is (Nr+1). Number of Horizontal Displayed Characters

Number of horizontal displayed characters is programmed to horizontal displayed register (R1) of the CRTC. Programmed value is based on screen format. Horizontal display period, which is given by specification of horizontal deflection frequency and horizontal retrace period of CRT display unit, determines horizontal character time, being divided by number of horizontal displayed characters. Moreover, its cycle time and access time which are necessary for CRT display system are determined by horizontal character time.

Number of Vertical Displayed Characters

Number of vertical displayed characters is programmed to vertical displayed register (R6). Programmed value is based on screen format. As specification of vertical deflection frequency of CRT determines number of total rasters (Rt) including verti-

cal retrace period and the relation between number of vertical displayed character and total number of rasters on a screen is as mentioned above, CRT which is suitable for desired screen format should be selected.

For optimum screen format, it is necessary to adjust number of rasters per line, number of vertical displayed characters, and total adjust raster (Nadj) within specification of vertical deflection frequency.

Scan Mode

The CRTC can program three-scan modes shown in Table 11 to interlace mode register (R8). An example of character display in each scan mode is shown in Fig. 8.

Table 11 Program of Scan Mode

21	2º	Scan Mode	Main Usage
0	0	Non-interlace	Normal Display of Characters
1	0	ivon-interiace	& Figures
0	1	Interlace Sync	Fine Display of Characters
	0 1		& Figures
1 1		Interlace Sync	Display of Many Characters
	1		& Figures Without Using
		& Video	High-resolution CRT

[NOTE] In the interlace mode, the number of times per sec. in raster scanning on one spot on the screen is half as many as that in non-interlace mode. Therefore, when persistence of luminescence is short, flickering may happen. It is necessary to select optimum scan mode for the system, taking characteristics of CRT, raster scan speed, and number of displayed characters and figures into account.

Cursor Display Method

Cursor start raster register and cursor end raster register

(R10, R11) enable programming the display modes shown in Table 7 and display patterns shown in Fig. 9. Therefore, it is possible to change the method of cursor display dynamically according to the system conditions as well as to realize the cursor display that meets the system requirements.

Start Address

Start address resisters (R12, R13) give an offset to the address of refresh memory to read out. This enables paging and scrolling easily.

Cursor Register

Cursor registers (R14, R15) enable programming the cursor display position on the screen. As for cursor address, it is not X, Y address but linear address that is programmed.

Applications of the CRTC

Monochrome Character Display

Fig. 32 shows a system of monochrome character display. Character clock signal (CLK) is provided to the CRTC through OSC and dot counter. It is used as basic clock which drives internal control circuits. MPU is connected with the CRTC by standard bus and controls the CRTC initialization and READ/WRITE of internal registers.

Refresh memory is composed of RAM which has capacity of one frame at least and the data to be displayed is coded and stored. The data to refresh memory is changed through MPU




Figure 32 Monochrome Character Display

bus, while refresh memory is read out successively by the CRTC to display a static pattern on the screen. Refresh memory is accessed by both MPU and the CRTC, so it needs to change its address selectively by multiplexer. The CRTC has 14 MA (Memory Address output), but in fact some of them that are needed are used according to capacity of refresh memory.

Code output of refresh memory is provided to character generator. Character generator generates a dot pattern of a specified raster of a specified character in parallel according to code output from refresh memory and RA (Raster Address output) from the CRTC. Parallel-serial converter is normally composed of shift register to convert output of character generator into a serial dot pattern. Moreover, DISPTMG,

CUDISP, HSYNC, and VSYNC signals are provided to video control circuit. It controls blanking for output of parallel-serial converter, mixes these signals with cursor video signal, and generates sync signals for an interface to monitor.

Color Character Display

Fig. 33 shows a system of color character display. In this example, a 3-bit color control bit (R, G, B) is added to refresh memory in parallel with character code and provided to video control circuit. Video control circuit controls coloring as well as blanking and provides three primary color video signals (R, G, B signals) to CRT display device to display characters in seven kinds of color on the screen.




Figure 33 Color Character Display

• Color limited Graphic Display

Limited graphic display is to display simple figures as well as character display by combination of picture element which are defined in unit of one character.

As shown in Fig. 34, graphic pattern generator is set up in parallel with character generator and output of these generators are wire-ORed. Which generator is accessed depends on

coded output of refresh memory.

In this example, graphic pattern generator adopts ROM, so only the combination of picture elements which are programmed to it is used for this graphic display system. Adopting RAM instead of ROM enables dynamically writable symbols in any combination on one display by changing the contents of them.




Figure 34 Color Limited Graphic Display

Monochrome Full Graphic Display

Fig. 35 shows a system of monochrome full graphic display. While simple graphic display is figure display by combination of picture elements in unit of 1 picture elements, full graphic display is display of any figures in unit of 1 dot. In this case,

refresh memory is dot memory that stores all the dot patterns, so its output is directly provided to parallel-serial converter to be displayed. Dot memory address to refresh the screen is set up by combination of MA output and RA output of CRTC.




Figure 35 Monochrome Full Graphic Display

Fig. 36 shows an example of access to refresh memory by combination of MA output and RA output. Fig. 36 shows a refresh memory address method for full graphic display. Cor-

respondence between dot on the CRT screen and refresh memory address is shown in Fig. 37.




Figure 36 Refresh Memory Address Method for Full Graphic Display




Figure 37 Memory Address and Dot Display Position on the Screen for Full Graphic Display

• Color Full Graphic Display

Fig. 38 shows a system of color full graphic display by 7-color display. Refresh memory is composed of three dot memories which are respectively used for red, green, and blue. These dot memories are read out in parallel at one time and

their output is provided to three parallel-serial converters. Then video control circuit adds the blanking control to output of these converters and provides it to CRT display device as red, green, and blue video signals with sync signals.




Figure 38 Color Full Graphic Display

Cluster Control of CRT Display

The CRTC enables cluster control that is to control CRT display of plural devices by one CRTC. Fig. 39 shows a system of cluster control. Each display control unit has refresh memory, character generator, parallel-serial converter, and video control

circuit separately, but these are controlled together by the CRTC.

In this system, it is possible for plural CRT display devices to have their own display separately.




Figure 39 Cluster Control by the CRTC

HD6845S, HD68A45S, HD68B45S

■ EXAMPLES OF APPLIED CIRCUIT OF THE CRTC

Fig. 41 shows an example of application of the CRTC to monochrome character display. Its specification is shown in

Table 12. Moreover, specification of CRT display unit is shown in Table 13 and initializing values for the CRTC are shown in Table 14.

Table 12 Specification of Applied Circuit

Item		Sp	ecifi	catio	n												
Character Format	5 × 7 Dot																
Character Space	Horizonta	ıl : 3	Dot	Vert	ical	: 5 C	ot										
One Character Time	1 μs	1 μs															
Number of Displayed Characters	40 charac	40 characters × 16 lines = 640 characters															
Access Method to Refresh Memory	Snychron	ous N	/leth	1) bc	DISP	TMC	Rea	id)									
Refresh Memory	1 kB																
		2 ¹⁵	214	2 ¹³	212	211	210	29	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
	Refresh Memory	0	0	0	0	0	0	*	*	*	*	*	*	*	*	*	*
Address Map	CRTC Address Register	0	0	0	1	0	0	×	×	×	×	×	>	×	×	×	0
	CRTC Control Register	0	0	0	1	0	0	×	×	×	×	×	×	×	×	×	1
		×·	٠٠d	on't	care	* •	0	or 1									
Synchronization Method	HVSYNC	HVSYNC Method															

Table 13 Specification of Character Display

Item	Specification
Scan Mode	Non-interlace
Horizontal Deflection Frequency	15.625 kHz
Vertical Deflection Frequency	60.1 Hz
Dot Frequency	8 MHz
Character Dot (Horizontal × Vertical)	8 × 12 (Character Font 5 × 9)
Number of Displayed Characters (Row x Line)	40× 16
HSYNC Width	4 μs
VSYNC Width	3 H
Cursor Display	Raster 9 ~ 10, Blink 16 Field Period
Paging, Scrolling	Not used

Table 14 Initializing Values for Character Display

Register	Name	Symbol	Initializing Value Hex (Decimal)		
R0	Horizontal Total	Nht	3F	(63)	
R1	Horizontal Displayed	Nhd	28	(40)	
R2	Horizontal Sync Position	Nhsp	34	(52)	
R3	Sync Width	Nvsw, Nhsw	34		
R4	Vertical Total	Nvt	14	(20)	
R5	Vertical Total Adjust	Nadj	08	(8)	
R6	Vertical Displayed	Nvd	10	(16)	
R7	Vertical Sync Position	Nvsp	13	(19)	
R8	Interlace & Skew		00		
R9	Maximum Raster Address	Nr	OB	(11)	
R10	Cursor Start Raster	B, P, NCSTART	49		
R11	Cursor End Raster	NCEND	0A	(10)	
R12	Start Address (H)		00	(0)	
R13	Start Address (L)		00	(0)	
R14	Cursor (H)		00	(0)	
R15	Cursor (L)		00	(0)	




Figure 40 Non-interlace Display (Example)




Figure 41 Example of Applied Circuit of the CRTC (Monochrome Character Display)

Differences between the HD6845R (Motorola MC6845 Compatible) and the HD6845S (Enhanced)

No.	Functional	Difference	HD6845R	HD6845S
1	Interlace Sync & Video Mode Display	Programming Method of number of vertical characters	Character line address O ABC	Character line address O A B C 1
		Number of raster per character line	Only even number can be specified. Output Ou	Both even number and odd number can be specified. Character line address Character line address O O O O O O O O O O O O O O O O O O
		Cursòr Display	Cursor is displayed in either EVEN field or ODD field. 0	Cursor is displayed in both EVEN field and ODD field. 2

No.	Functional Difference	HD6845R	HD68458
2	Vertical Sync Pulse Width (VSYNC output)	Fixed at 16 raster scan cycle (16H) Fixed at 16 scan cycle VSYNC R3 Not used Horizontal Sync Width	Programmable (1 - 16 raster scan cycle) Specified by high order 4 bits of R3 VSYNC R3 Wv3 Wv2 Wv1 Wv0 Vertical Sync Horizontal Sync Width Width
3	SKEW Function	R8 V S	SKEW capability is included in DISPTMG, CUDISP signals. Attached byte CUDISP DISPTMG Example of DISPTMG output Not skewed One character skew 1 character time 2 character time
4	Start Address Register	Write Only	Read or Write
5	RESET Signal (RES)	MA ₀ ~ M ₁₅ Output RA ₀ ~ RA ₄ Output Other Outputs ————————————————————————————————————	MA° ~ MA ₁₃ Output, RA ₀ ~ RA ₄ Output Other Outputs Output signals of MA ₀ ~ MA ₁₃ , RA ₀ ~ RA ₄ and others go to "LOW" level immediately after RES has gone to "LOW" level.

AC Characteristic Differences between HD6845R (Motorola MC6845 Compatible) and HD6845S (Enhanced)

	Observation Bull	0		HD6845F	₹		HD68458	3	l
No.	Characteristic Difference	Symbol	min.	typ.	max.	min.	typ.	max.	Unit
1	Clock Cycle Time	tcycc	330	_	_	270	-	_	ns
2	Clock Pulse Width "High"	PW _{CH}	150	_	_	130	_	-	ns
3	Clock Pulse Width "Low"	PWcL	150		_	130	_		ns
4	Rise and Fall Time for Clock Input	T _{CR} , T _{CF}		_	15	-	_	20	ns
5	Horizontal Sync Delay Time	THED	-	_	250	_	_	200	ns
6	Light Pan Strobe Pulse Width	PWLPH	80	_	_	60	_	-	ns
Light Pan Strobe,	TLPDI	T -	_	80	_		70	ns	
′	Uncertain Time of Acceptance	TLPD2	Τ-	_	10	_	_	0	ns

HD6846 COMBO (Combination ROM I/O Timer)

The HD6846 combination chip provides the means, in conjunction with the HD6802, to develop a basic 2-chip microcomputer system. The HD6846 consists of 2048 bytes of mask-programmable ROM, an 8-bit bidirectional data port with control lines, and a 16-bit programmable timer-counter.


This device is capable of interfacing with the HD6802 (basic HD6800, clock and 128 bytes of RAM) as well as the HD6800 if desired. No external logic is required to interface with most peripheral devices.

■ FEATURES

- 2048 8-Bit Bytes of Mask-Programmable ROM
- 8-Bit Bidirectional Data Port for Parallel Interface plus
 Two Control Lines
- Programmable Interval Timer-Counter Functions
- Programmable I/O Peripheral Data, Control and Direction Registers
- Compatible with the Complete HMCS6800 Microcomputer Product Family
- TTL-Compatible Data and Peripheral Lines
- Single 5-Volt Power Supply
- Compatible with MC6846


HD6846P (DC-40)

■ TYPICAL MICROCOMPUTER



This is a block diagram of a typical cost effective microcomputer. The MPU is the intercomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the HMCS6800 Microcomputer family.

PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Item Symbol		Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	٧
Input Voltage	V _{in} *	-0.3 ~ +7.0	٧
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	٧
	V _{IL} *	-0.3	_	0.8	٧
Input Voltage	V _{IH} *	2.0	_	Vcc	٧
Operating Temperature	Topr	-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0 $V\pm5\%$, V_{SS} =0V, Ta=-20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Iter	n	Symbol	Test Condition	min.	typ.	max.	Unit
Input "High" Voltage	All Inputs	V _{IH}		2.0	-	Vcc	٧
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	٧
Olack Occurs and Hardward	Input "High" Level	.,		V _{cc} -0.5	_	V _{CC} +0.5	v
Clock Overshoot/Undershoot	Input "Low" Level	Vos		-0.3 - 0.8 \begin{array}{c c c c c c c c c c c c c c c c c c c	V		
Input Leakage Current	R/\overline{W} , \overline{RES} , CS_0 , CS_1 , CP_1 , \overline{CTG} , \overline{CTC} , E , $A_0 \sim A_{10}$	I _{in}	V _{in} = 0 ~ 5.25V	-2.5	_	2.5	μΑ
	$D_0 \sim D_7$, $P_0 \sim P_7$, CP_2	I _{TSI}	V _{in} = 0.4 ~ 2.4V	-10	_	10	μΑ
	D ₀ ~D ₇		I _{OH} = -205μA	2.4	_	_	٧
Output "High" Voltage	$CP_2, P_0 \sim P_7$	V _{OH}	I _{OH} = -200μA	2.4	_	-	٧
	СТО		I _{OH} = -200μA	2.4	0.4 - 0.4	٧	
Out + #1 # Mala	D ₀ ~D ₇	.,	I _{OL} = 1.6mA	T-	0.4	0.4	٧
Output Low Voltage	Other Outputs	Vol	I _{OL} = 3.2mA	T-		V	
Output "High" Current	D ₀ ~D ₇	Юн	V _{OH} = 2.4V	-205	_	-	μΑ
(Sourcing)	CTO, CP ₂ , P ₀ ~P ₇]	V _{OH} = 2.4V	-200	_	-	μΑ
(Sourcing)	CP ₂ , P ₀ ~P ₇	Іон	V _{OH} = 1.5V	-1.0	-	-10	mΑ
Output "Low" Current	D ₀ ~D ₇		.,	1.6	-	_	
	Other Outputs	lor	V _{OL} = 0.4γ	-0.3 - 0.8 V _{CC} -0.5 - V _{CC} +0.5 V _{SS} -0.5 - 10 -2.5 - 2.5 -10 - 10 2.4 2.4 2.4 2.4 1.0 - 0.4 -205 -200 -1.0 - 10 1.6 3.2 10 - 800 - 20 - 12.5	-	mA	
	ĪRQ	Ісон	V _{OH} = 2.4V	_	-	10	μΑ
Power Dissipation	J	PD		_	_	800	mW
	E	Cin			_	20	pF
	D ₀ ~D ₇	C _{in}	V _{CC} = 0V	_	_	12.5	pF
	P ₀ ~P ₇ , CP ₂ , CTO	Cout	V _{in} = 0V	_	_	10	pF
Three-State (Off State) Input Current Output "High" Voltage Output "Low" Voltage Output "High" Current (Sourcing) Output "High" Current (Sourcing) (the current for driving other than TTL, e.g., Darlington Base) Output "Low" Current (Sinking) Output Leakage Current (Off State) Power Dissipation Capacitance	$A_0 \sim A_{10}$, R/\overline{W}	C _{in}	T _a = 25°C		-	7.5	pF
	\overline{RES} , CS_0 , CS_1 , CP_1 , \overline{CTG}	C _{in}	f = 1MHz	_	_	10	рF
	IRQ	Cout			_	7.5	pF

• AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. BUS TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
Enable Cycle Time	t _{cyc} E		1.0	-	10	μs
Enable Pulse Width, "Low"	PWEL	1	430	-	4500	ns
Enable Pulse Width, "High"	PWEH	1	430	_	4500	ns
Address Set Up Time	t _{AS}]	140			ns
Data Delay Time	todr	1	_	-	320	ns
Data Hold Time	t _H	Fig. 1	10	_		ns
Address Hold Time	tAH	1	10	-	-	ns
Enable Rise and Fall Time	tef,ter		_	_	25	ns
Data Set Up Time	tpsw	1	195	_	_	ns
Reset "Low" Time	t _{RL}		2	-	T -	μş
Interrupt Release Time	tiR	Fig. 2	-	-	1.6	μs

2. PALLAREL PERIPHERAL I/O LINE TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	t _{PDSU}	Fig. 3	200	_	_	ns
Rise and Fall Times CP ₁ , CP ₂	t _{Pr} , t _{pf}	Fig. 5	-	_	1.0	μs
Delay Time E to CP ₂ Fall	t _{CP2}		_	_	1.0	μs
Delay Time I/O Data CP ₂ Fall	tDC	Fig. 4	20		-	ns
Delay Time E to CP ₂ Rise	t _{RS1}	1	_	_	1.0	μs
Delay Time CP ₁ to CP ₂ Rise	t _{RS2}	Fig. 5	_	_	2.0	μs
Peripheral Data Delay	tedw	Fig. 4	_	_	1.0	μs
Peripheral Data Setup Time for Latch	t _{PSU}	Fig. 9	100	-	-	ns
Peripheral Data Hold Time for Latch	t _{PDH}	, rig. 9	15	-	_	ns

3. TIMER/COUNTER LINE TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
CTC, CTG Rise and Fall Time	t _{Cr} , t _{Cf}		-	_	100	ns
CTC, CTG Pulse Width, "High" (Asynchronous Mode)	t _{PWH}	Fig. 6	t _{cycE} +250	_	_	ns
CTC, CTG Pulse Width, "Low" (Asychronous Mode)	tpWL		t _{cycE} +250	_	_	ns
CTC, CTG Setup Time (Synchronous Mode)	t _{su}	F:- 7	200	-	-	ns
CTC, CTG Hold Time (Synchronous Mode)	t _{hd}	Fig. 7	50		_	ns
CTO Delay Time	tCTO	Fig. 8	-	_	1.0	μς




Figure 1 Bus Read/Write Timing




Figure 2 IRQ Release Time




Figure 3 Peripheral Data Set Up Time




Figure 4 Peripheral Data and CP₂ (Output) Delay Time




Figure 5 CP₂ (Output) Delay Time




Figure 6 CTG, CTC Pulse Width





Figure 7 CTG, CTC Setup Time and Hold Time



P₀~P₇

2.0V 2.0V

0.8V 0.8V

CP₁

2.0V

0.8V

Figure 9 Peripheral Port Latch Setup and Hold Time




Figure 10 Bus Timing Test Loads

GENERAL DESCRIPTION

The HD6846 combination chip may be partitioned into three functional operating sections: programmed storage, timercounter functions, and a parallel I/O port.

Programmed Storage

The mask-programmable ROM section is similar to other ROM products of the HMCS6800 family. The ROM is organized in a 2048 by 8-bit array to provide read only storage for a minimum microcomputer system. Two mask-programmable chip selects are available for user definition.

Address inputs $A_0 \sim A_{10}$ allow any of the 2048 bytes of ROM to be uniquely addressed. Bidirectional data lines ($D_0 \sim D_7$) allow the transfer of data between the MPU and the HD 6846.

Timer-Counter Functions

Under software control this 16-bit binary counter may be programmed to count events, measure frequencies, time intervals, or similar tasks. Internal registers associated with the I/O functions may be selected with A_0 , A_1 and A_2 . It may also be used for square wave generation, single pulses of controlled duration, and gated signals. Interrupts may be generated from a number of conditions selectable by software programming.

The timer/counter control register allows control of the interrupt enable, output enable, selection of an internal or external clock source, a ÷ 8 prescaler, and operating mode. Input pin CTC (counter-timer clock) will accept an asynchronous clock pulse to decrement the internal register for the counter-timer. If the divide-by-8 prescaler is used, the maximum clock rate can be four times the master clock frequency with an absolute maximum of 4 MHz. Gate input (CTG) accepts an asynchronous TTL-compatible signal which may be used as a trigger or gating function to the counter-timer. A counter-timer output (CTO) is also available and is under software control being dependent on the timer control register, the gate input, and the clock source.

Parallel I/O Port

The parallel bidirectional I/O port has functional operational characteristics similar to the B port on the HD6821 PIA. This includes 8 bidirectional data lines and two handshake control signals. The control and operation of these lines are completely software programmable.

The interrupt input (CP₁) will set the interrupt flag CSR1 of the composite status register. The peripheral control (CP₂) may be programmed to act as an interrupt input (set CSR2) or as a peripheral control output.




Figure 11 Combination ROM I/O Timer (COMBO)

Basic Block Diagram




Figure 12 Parallel I/O Port Block Diagram




Figure 13 Timer/Counter Block Diagram

SIGNAL DESCRIPTION

Bus Interface

The HD6846 interfaces to the HMCS6800 Bus via an eight bit bidirectional data bus, two Chip Select lines, a Read/Write line, and eleven address lines. These signals, in conjunction with the HMCS6800 VMA output, permit the MPU to control the HD6846.

Bidirectional Data Bus (D₀∼D₇)

The bidirectional data lines ($D_0 \sim D_7$) allow the transfer of data between the MPU and the HD6846. The data bus output drivers are three-state devices which remain in the high-impedance (Off) state except when the MPU performs an HD6846 register or ROM read ($R/\overline{W}=1$ and I/O Registers or ROM selected).

Chip Select (CS₀, CS₁)

The CS₀ and CS₁ inputs are used to select the ROM or I/O timer of the HD6846. They are mask programmed to be active "High" or active "Low" as chosen by the user.

Address Inputs (A₀ ~ A₁₀)

The Address Inputs allow any of the 2048 bytes of ROM to be uniquely selected when the circuit is operating in the ROM mode. In the I/O-Timer mode, address inputs A_0 , A_1 , and A_2 select the proper I/O Register, while A_3 through A_{10} (together with CS_0 and CS_1) can be used as additional qualifiers in the I/O Select circuitry. (See the section on I/O-Timer Select for additional details.)

Reset (RES)

The active "Low" state of the RES input is used to initialize all register bits in the I/O section of the device to their proper values. (See the section on Initialization for Reset conditions for timer and peripheral registers.)

• Enable (E)

This signal synchronizes data transfer between the MPU and the HD6846. It also performs an equivalent synchronization function on the external clock, reset, and gate inputs of the HD6846 Timer section.

Read/Write (R/W̄)

This signal is generated by the MPU and is used to control the direction of data transfer on the bidirectional data pins. A "Low" level on the R/\overline{W} input enables the HD6846 input buffers and data is transferred to the circuit during the E pulse when the part has been selected. A "High" level on the R/\overline{W} input enables the output buffers and data is transferred to the MPU during E when the part is selected.

Interrupt Request (IRQ)

The active "Low" IRQ output acts to interrupt the MPU through logic included on the HD6846. This output utilizes an open drain configuration and permits other interrupt request outputs from other circuits to be connected in a wire-OR configuration.

Peripheral Data (P₀∼P₇)

The peripheral data lines can be individually programmed as either inputs or outputs via the Data Direction Register. When programmed as outputs, these lines will drive two standard TTL loads (3.2 mA). They are also capable of sourcing up to 1.0 mA at 1.5 Volts (Logic "1" output.)

When programmed as inputs, the output drivers associated with these lines enter a three-state (high impedance) mode. Since there is no internal pull-up for these lines, they represent a maximum $10\mu A$ load to the circuitry driving them regardless of logic state.

A logic zero at the RES input forces the peripheral data lines to the input configuration by clearing the Data Direction Register. This allows the system designer to preclude the possibility of having a peripheral data output connected to an external driver output during power-up sequence.

Interrupt input (CP₁)

Peripheral input line CP_1 is an input-only that sets the Interrupt Flags of the Composite Status register. The active transition for this signal is programmed by the peripheral control register for the parallel port. CP_1 may also act as a strobe for the peripheral data register when it is used as an input latch. Details for programming CP_1 are in the section on the parallel peripheral port.

(Note)

Unexpected noise may occur on the peripheral data line when the peripheral data register is loaded with "1". This erroneous noise may occur only when peripheral data line is specified as output and the peripheral data register has already been loaded with "1". Note that peripheral data line doesn't keep "High" level continuously in the case write peripheral data register operation is executed.

Peripheral Control (CP₂)

Peripheral Control line CP₂ may be programmed to act as an Interrupt input or Peripheral Control output. As an input, this line has high impedance and is compatible with standard TTL voltage levels. As an output, it is also TTL compatible and may be used as a source of 1 mA at 1.5 V to directly drive the base of a Darlington transistor switch. This line is programmed by the Peripheral Control Register.

Counter Timer Output (CTO)

The Counter Timer Output is software programmable by selected bits in the timer/counter control register. The mode of operation is dependent on the Timer control register, the gate input, and the clock source. The output is TTL compatible.

External Clock Input (CTC)

Input pin CTC will accept asynchronous TTL voltage level signals to be used as a clock to decrement the Timer. The "High" and "Low" levels of the external clock must be stable for at least one system clock period plus the sum of the setup and hold times for the inputs. The asynchronous clock rate can vary from dc to the limit imposed by System E, setup, and hold times.

The external clock input is clocked in by Enable pulses. Three Enable periods are used to synchronize and process the external clock. The fourth Enable pulse decrements the internal counter. This does not affect the input frequency; it merely creates a delay between a clock input transition and internal recognition of that transition by the HD6846. All references to $\overline{\text{CTC}}$ inputs in this document relate to internal recognition of the input transition. Note that a clock transition which does not meet setup and hold time specifications may require an additional Enable pulse for recognition.

When observing recurring events, a lack of synchronization will result in either "System jitter" or "Input jitter" being observed on the output of the HD6846 when using an asynchronous clock and gate input signal. "System jitter" is the result of the input signals being out of synchronization with Enable, permitting signals with marginal set-up and hold time to be recognized by either the bit time nearest the input transition or subsequent bit time. "Input jitter" can be as great at the time between the negative going transitions of the input signal plus the system jitter if the first transition is recognized during one system cycle, and not recognized the next cycle or vice-versa.

Gate Inputs (CTG)

The input pin \overline{CTG} accepts an asynchronous TTL-compatible signal which is used as a trigger or a clock gating function to the Timer. The gating input is clocked into the HD6846 by the Enable signal in the same manner as the previously discussed clock inputs. That is, a \overline{CTG} transition is recognized on the fourth Enable pulse (provided setup and hold time requirements are met), and the "High" or "Low" levels of the \overline{CTG} input must be stable for at least one system clock period plus the sum of setup and hold times. All references to \overline{CTG} transition in this document relate to internal recognition of the input transition.

The \overline{CTG} input of the timer directly affects the internal 16-bit counter. The operation of \overline{CTG} is therefore independent of the \div 8 prescaler selection.


■ FUNCTIONAL SELECT CIRCUITRY

I/O-Timer Select Circuitry

 CS_0 and CS_1 are user programmable. Any of the four binary combinations of CS_0 and CS_1 can be used to select the ROM. Likewise, any other combination can be used to select the I/O-Timer. In addition, several address lines are used as qualifiers for the I/O-Timer. Specifically, $A_3 = A_4 = A_5 = \log (3)$ logical "0". A_6 can be programmed to a "1", "0", or don't care. $A_7 = A_8 = A_9 = A_{10} = don't$ care or one line only may be programmed to a logical "1". Figure 14 outlines in diagrammatic form the available chip select options.

Internal Addressing

Seven I/O Register locations within the HD6846 are accessible to the MPU data bus. Selection of these registers is controlled by A₀, A₁, and A₂ (as shown in Table 1) provided the I/O timer is selected. The combination status register is Read-only; all other Registers are Read and Write.






Figure 14 I/O-Timer Select Circuitry

Table 1 Internal Register Addresses

REGISTER SELECTED	A ₂	A ₁	Ao
Combination Status Register	0	0	0
Peripheral Control Register	0	0	1
Data Direction Register	0	1	0
Peripheral Data Register	0	1	1
Combination Status Register	.1	0	0
Timer Control Register	1	0	1
Timer MSB Register	1	1	0
Timer LSB Register	1	1	1
ROM Address	,×	×	×

Initialization

When the RES input has accepted a "Low" signal, all registers are initialized to the reset state. The data direction and peripheral data registers are cleared. The Peripheral Control Register is cleared except for bit 7 (the RES bit). This forces the parallel port to the input mode with Interrupts disabled. To remove the RES condition from the parallel port, a "0" must be written into the Peripheral Control Register bit 7 (PCR7).

The counter latches are preset to their maximal count, the Timer control register bits are reset to zero except for Bit 0 (TCR0 is set), the counter output is cleared, and the counter clock disabled. This state forces the timer counter to remain in an inactive state. The combination status register is cleared of all interrupt flags. During timer initialization, the reset bit (CCR0) must be cleared.

ROM

The Mask Programmable ROM section is similar in operation to other ROM products of the HMCS6800 Microprocessor family. The ROM is organized as 2048 words of 8-bits to provide read-only storage for a minimum microcomputer system. The ROM is active when selected by the unique

combination of the chip select inputs.

ROM Select

The active levels of CS_0 and CS_1 for ROM and I/O select are a user programmable option. Either CS_0 or CS_1 may be programmed active "High" or active "Low", but different codes must be used for ROM or I/O select. CS_0 and CS_1 are mask programmed simultaneously with the ROM pattern. The ROM Select Circuitry is shown in Figure 15.




Figure 15 ROM Select Circuitry

■ TIMER OPERATION

The Timer may be programmed to operate in modes which fit a wide variety of applications. The device is fully bus compatible with the HMCS6800 system, and is accessed by Load and Store operations from the MPU.

In a typical application, the timer will be loaded by storing two bytes of data into the counter latch. This data is then transferred into the counter during a Counter Initialization cycle. The counter decrements on each subsequent clock cycle (which may be Enable or an external clock) until one of several predetermined conditions causes it to halt or recycle. Thus the timer is programmable, cyclic in nature, controllable by external inputs or MPU program, and accessible to the MPU at any time.

Counter Latch Initialization

The Timer consists of a 16-bit addressable counter and two 8-bit addressable latches. The function of the latches is to store a binary equivalent of the desired count value minus one. Counter initialization results in the transfer of the latch contents of the counter. It should be noted that data transfer to the counters is always accomplished via the latches. Thus, the counter latches may be accurately described as a 16-bit "counter initialization data" storage register.

In some modes of operation, the initialization of the latches will cause simultaneous counter initialization (i.e. immediate transfer of the new latch data into the counters). It is, therefore, necessary to insure that all-16-bit of the latches are updated simultaneously. Since the HD6846 data bus is 8-bit wide, a temporary register (MSB Buffer Register) is provided for in the Most Significant Byte of the desired latch data. This is a "write-only" register selected via address lines A_0 , A_1 , and A_2 . Data is transferred directly from the data bus to the MSB Buffer when the chip is selected, R/\overline{W} is "Low", and the timer MSB register is selected (A_0 = "0", A_1 = A_2 = "1").

The lower 8-bit of the counter latch can also be referred to as a "write-only" register. Data Bus information will be transferred directly to the LSB of a counter latch when the chip is selected, R/\overline{W} is "Low" and the Timer LSB Register is selected ($A_0 = A_1 = A_2 =$ "1"). Data from the MSB Buffer will automatically be transferred into the Most Significant Byte of the counter latches simultaneously with the transfer of the Data Bus information to the Least Significant Byte of the Counter Latch. For brevity, the conditions for this operation will be referred to henceforth as a "Write Timer Latches Command."

The HD6846 has been designed to allow transfer of two bytes of data into the counter latches from any source, provided the MSB is transferred first. In many applications, the source of data will be an HMCS6800 MPU. It should therefore be noted that the 16-bit store operations of the HMCS6800 family microprocessors (STS and STX) transfer data in the order required by the HD6846. A Store Index Register instruction, for example, results in the MSB of the index register being transferred to the selected address, then the LSB of the index register being written into the next higher location. Thus, either

the index register or stack pointer may be transferred directly into a selected counter latch with a single instruction.

A logic zero at the RES input also initializes the counter latches. All latches will assume maximum count (65,535) values. It is important to note that an internal reset (Bit zero of the Timer/Control Register Set) has no effect on the counter latches.

Counter Initialization

Counter Initialization is defined as the transfer of data from the latches to the counter with attendant clearing of the Individual Interrupt Flag associated with the counter. Counter Initialization always occurs when a reset condition (external \overline{RES} = "0" or TCR0 = "1") is recognized. It can also occur (dependent on The Timer Mode) with a Write Timer Latches command or recognition of a negative transition of the \overline{CTG} input.

Counter recycling or reinitialization occurs when a clock input is recognized after the counter has reached an all-zero state. In this case, data is transferred from the Latches to the Counter, but the Interrupt Flag is unaffected.

Timer Control Register

The Timer Control register (see Table 2) in the HD6846 is used to modify timer operation to suit a variety of applications. The Timer Control Register has a unique address space $(A_0 = ^{\circ}1, A_1 = ^{\circ}0^{\circ}, A_2 = ^{\circ}1^{\circ})$ and therefore may be written into at any time. The least significant bit of the Control Register is used as an Internal Reset bit. When this bit is a logic zero, all timers are allowed to operate in the modes prescribed by the remaining bits of the timer control register.

Writing "1" into Timer Control Register Bit 0 (TCR0) causes the counter to be preset with the conents of the counter latches, all counter clocks are disabled, and the timer output and interrupt flag (Status Register) are reset. The Counter Latch and Timer/Control Register are undisturbed by an Internal Reset and may be written into regardless of the state of TCR0.

Timer Control Register Bit 1 (TCR1) is used to select the clock source. When TCR1 = "0", the external clock input $\overline{\text{CTC}}$ is selected, and when TCR1 = "1", the timer uses Enable.

	Table 2	ormat for Timer/Counter Contr	or negister
CONTROL REGISTER BIT	STATE	BIT DEFINITION	STATE DEFINITION
TCR0	0	Internal Reset	Timer Enabled
	1		Timer in Preset State
TCR1	0	Clock Source	Timer uses External Clock (CTC)
	1		Timer uses φ2 System Clock
TCR2	0	÷8 Prescaler	Clock is not Prescaled
	1	Enabler	Clock is prescaled by ÷8 Counter
TCR3 TCR4 TCR5	× × ×	Operating Mode Selection	See Table 3
TCR6	0	Timer Interrupt	IRQ Masked from Timer
	1	Enable	IRO Enabled from Timer
TCR7	0	Timer Output Enable	Counter Output (CTO) Set "LOW"
	1		Counter Output Enabled

Table 2 Format for Timer/Counter Control Register

Table 3 Counter/Timer Operation Modes

Mode	TCD2	TCDA	TCR5	Counter Initialization	Counter Enable	Counter Clock	Interr	upt Flag
wiode	IChs	1014	TCNS	IIIItialization		"cc"	Set	Clear
Continuous	0	0	0	Ğ↓+W+R	(Ğ=Low) ∙ R	CE · C	то	RS-RT or CI
Mode	0	1	0	Ğ↓+R	(G=Low) · R	CE · C	то	RS-RT or CI
Cascaded Single Shot Mode	0	0	1	Ğ↓+W+R	R	CE·C	то	RS-RT or CI
Normal Single Shot Mode	0	1	1	G↓+R	R	CE · C	то	RS-RT or CI
Frequency Com-	1	0	0	(ČĒ+TOF·CE)·Ğ↓·Ī +R	CE set=Ğ↓·W·R·I CE reset=W+R+I	CE·C	Ğ ↓ before TO	RS-RT or CI or W
parison Mode	1	0	1	Ğ↓·Ī+R	CE set=Ğ↓·W·R·I CE reset=W+R+I	CE·C	Ğ ∮ before TO	RS-RT or CI or W
Pulse Width	1	1	0	Ğ↓•T+R	CE set=Ğ↓·W·R·I·G CE reset=W+R+I+(Ğ=High)	CE · C	Ğ↑ before TO	RSRT or CI or W
Comparison Mode	1	1	1	Ğ↓·Ī+R	CE set=Ğ↓·W·Ř·Ĩ·G CE reset=W+R+I+(Ğ=High)	CE·C	Ğ↑before TO	RS-RT or CI or W

R = External RES or Internal Reset TCR0

W = Write Timer Latch

I = Interrupt Flag

G = CTG

C = Clock selected in the internal register

Ğ ↓ = Negative transition of CTG signal G↑ = Positive transistion of CTG signal

RS-RT = Read Operation of Timer Counter after the read of Status Register

(Normal operation to clear the interrupt)
CI = Counter Initialization (Internal Signal)

TOF = Time Out Flag (Set by CI-TO, Reset by CI)

TO = Counter Time Out

Timer Control Register Bit 2 (TCR2) enables the ÷ 8 prescaler (TCR2 = "1"). In this mode, the clock frequency is divided by eight before being applied to the counter. When TCR2 = "0" Enable is applied directly to the counter.

TCR3, 4, 5 select the Timer Operating Mode, and are discussed in the next section.

Timer Control Register Bit 6 (TCR6) is used to mask or enable the Timer Interrupt Request. When TCR6 = "0", the Interrupt Flag is masked from the timer. When TCR6 = "1", the Interrupt Flag is enabled into Bit 7 of the Composite Status Register (Composite IRQ Bit), which appears on the \overline{IRQ} output pin.

Timer Control Register Bit Seven (TCR7) has a special function when the timer is in the Cascaded Single Shot mode. (This function is explained in detail in the section describing the mode.) In all other modes, TCR7 merely acts as an output enable bit. If TCR7 = "0", the Counter Timer Output (CTO) is forced "Low". Writing a logic one into TCR7 enables CTO.

Timer Operating Modes

The HD6846 has been designed to operate effectively in a wide variety of applications. This is accomplished by using three bits of the control register (TCR3, TCR4, and TCR5) to define different operating modes of the Timer, outlined in Table 3.

• Continuous Operating Mode (TCR3 = 0, TCR5 = 0)

The timer may be programmed to operate in a continuous counting mode by writing zeros into bits 3 and 5 of the timer control register. Assuming that the timer output is enabled (TCR7 = "1"), a square wave will be generated at the Timer Output CTO (See Table 4).

Table 4 Continuous Operating Modes

	(1	CONTINUOUS MODE CCR3=0, TCR7=1, TCR5=0)
CONTI		IZATION/OUTPUT WAVEFORMS
TCR4	Counter	сто
0	Initialization Ğ↓+W+R	$\leftarrow (N+1) (T) \rightarrow \leftarrow (N+1) (T) \rightarrow \leftarrow (N+1) (T) \rightarrow \downarrow V_{O} \rightarrow \downarrow V_{O}$
1	Ğ↓+R	10 TO* TO* TO*

G ↓ = Negative Transition CTG Input.

W = Write Timer Latches Command.

R = Timer Reset (TCR0=1 or External RES=0)

N = 16 Bit Number in Counter Latch.

T = Period of Clock Input to Counter.

to = Counter Initialization Cycle.

TO = Counter Time Out (All Zero Condition.)

* Point at which an interrupt may occur.

Either a Timer Reset (TCR0 = "1" or External RES = "0") condition or internal recognition of a negative transition of the CTG input results in Counter Initialization. A Write Timer Latches command can be selected as a Counter Initialization signal by clearing TCR4.


The discussion of the Continuous Mode has assumed the application requires an output signal. It should be noted the Timer operates in the same manner with the output disabled (TCR7 = "0"). A Read Timer Counter command is valid regardless of the state of TCR7.

Normal Single-Shot Timer Mode (TCR3 = 0, TCR4 = 1, TCR5 = 1)


This mode is identical to the Continuous Mode with two exceptions. The first of these is obvious from the name – the output returns to a "Low" level after the initial Time Out and remains "Low" until another Counter Initialization cycle occurs. The output waveform (CTO) is shown in Figure 16.

As indicated in Figure 16, the internal counting mechanism remains cyclical in the Single-Shot Mode. Each Time Out of the counter results in the setting of an Individual Interrupt Flag and re-initialization of the counter.

The second major difference between the Single-Shot and Continuous modes is that the internal counter enable is not dependent on the CTG input level remaining in the "Low" state for the Single-Shot mode. Aside from these differences, the two modes are identical.



(A) NORMAL SINGLE-SHOT MODE OUTPUT WAVEFORM



(B) CASCADED SINGLE-SHOT MODE OUTPUT WAVEFORM

1 = Write a "1" into TCR7 0 = Write a "0" into TCR7

*Point at which an interrupt may occur.

(NOTE) All time intervals shown above assume the Gate (\overline{CTG}) and Clock (\overline{CTC}) signals are synchronized to Enable with the specified setup and hold time requirements.

Figure 16 Single-Shot Modes

Cascaded Single-shot Mode (TCR3=0, TCR4=0, TCR5=1)

This mode is identical to the single-shot mode with two exceptions. First, the output waveform does not return to a "Low" level and remain "Low" after timeout. Instead, the output level remains at its initialized level until it is re-programmed and changed by timeout. The output level may be changed at any timeout or may have any number of timeouts between changes.

The second difference is the method used to change the output level. Timer Control Register Bit 7 (TCR7) has a special function in this mode. The timer output (CTO) is equal to TCR7 clocked by timeout. At every timeout, the content of TCR7 is clocked to and held at the CTO output. Thus, output pulses of length greater than one timer cycle can be generated by cascading timer cycles and counting timeouts with a software program (See Figure 16).

An interrupt is generated at each timeout. To cascade timer cycles, the MPU would need an interrupt routine to: 1) count each timeout and determine when to change TCR7: 2) write into TCR7 the state corresponding to the next desired state of the output waveform (only necessary during the last timer cycle before the output is to change state): and 3) clear the interrupt flag by reading the combination status register followed by Read Timer MSB. It is also possible, if desired, to change the length of the timer cycle by reinitializing the timer latches. This allows more flexibility for obtaining desired times.

Time Interval Modes (TCR3 = 1)

The Time Interval Modes are provided for applications requiring more flexibility of interrupt generation and Counter Initialization. The Interrupt Flag is set in these modes as a function of both Counter Time Out and transitions of the $\overline{\text{CTG}}$ input. Counter Initialization is also affected by Interrupt Flag status. The output signal is not defined in any of these modes. Other features of the Time Interval Modes are Outlined in Table 5

• Frequency Comparison Mode (TCR3 = 1, TCR4 = 0)

The timer within the HD6846 may be programmed to compare the period of a pulse (giving the frequency after calculations) at the \overline{CTG} input with the time period required for Counter Time Out. A negative transition of the \overline{CTG} input enables the counter and starts a Counter Initialization cycle—provided that other conditions as noted in Table 3 are satisfied. The counter decrements on each clock signal recognized during or after Counter Initialization until an Interrupt is generated, a

Table 5 Time Interval Modes

TCR3 = 1								
TCR4	TCR5	APPLICATION	CONDITION FOR SETTING INDIVIDUAL INTERRUPT FLAG					
0	0	Frequency Comparison	Interrupt Generated if CTG Input Period (1/F) is Less Than Counter Time Out (TO).					
0	1	Frequency Comparison	Interrupt Generated if CTG Input Period (1/F) is Greater Than Counter Time Out (TO).					
1	0	Pulse Width Comparison	Interrupt Generated if CTG Input "Down Time" is Less Than Counter Time Out (TO).					
1	1	Pulse Width Comparison	Interrupt Generated if CTG Input "Down Time" is Greater Than Counter Time Out (TO).					

Write Timer Latches command is issued, or a Timer Reset condition occurs. It can be seen from Table 3 that an interrupt condition will be generated if TCR5 = "0" and the period of the pulse (single pulse or measured separately repetative pulses) at the CTG input is less than the Counter Time Out period. If TCR5 = "1", an interrupt is generated if the reverse is true.

Assume now with TCR5 = "1" that a Counter Initialization has occurred and that the CTG input has returned "Low" prior to Counter Time Out. Since there is no Individual Interrupt Flag generated, this automatically starts a new Counter Initialization Cycle. The process will continue with frequency comparison being performed on each CTG input cycle until the mode is changed, or a cycle is determined to be above the predetermined limit.

• Pulse Width Comparison Mode (TCR3 = 1, TCR4 = 1)

This mode is similar to the Frequency Comparison Mode except for the limiting factor being a positive, rather than negative, transition of the \overline{CTG} input. With TCR5 = "0", an Individual Interrupt Flag will be generated if the zero level pulse applied to the \overline{CTG} input is less than the time period required for Counter Time Out. With TCR5 = "1", the interrupt is generated when the reverse condition is true.

As can be seen in Table 3, a positive transition of the CTG input disables the counter. With TCR5 = "0", it is therefore possible to directly obtain the width of any pulse causing an interrupt.

Composite Status Register

The Composite Status Register (CSR) is a read-only register which is shared by the Timer and the Peripheral Data Port of the HD6846. Three individual interrupt flags in the register are set directly via the appropriate conditions in the timer or peripheral port. The composite interrupt flag — and the \overline{IRQ} Output — respond to these individual interrupts only if corresponding enable bits are set in the appropriate Control Registers. (See Figure 17.) The sequence of assertion is not detected. Setting TCR6 while CSR0 is "High" will cause CSR7 to be set, for example.

The Composite Interrupt Flag (CSR7) is clear only if all enabled Individual Interrupt Flags are clear. The conditions for

clearing CSR1 and CSR2 are detailed in a later section. The Timer Interrupt Flag (CSR0) is cleared under the following conditions:

- Timer Reset Internal Reset Bit (TCR0) = "1" or External RES = "0".
- 2) Any Counter Initialization condition.
- A Write Timer Latches command if Time Interval modes (TCR3 = "1") are being used.
- 4) A Read Timer Counter command, provided this is preceded by a Read Composite Status Register while CSR0 is set. This latter condition prevents missing an Interrupt Request generated after reading the Status Register and prior to reading the counter.

The remaining bits of the Composite Status Register (CSR3~CSR6) are unused. They default to a logic zero when read.

■ I/O OPERATION

Parallel Peripheral Port

The peripheral port of the HD6846 contains 8 Peripheral Data lines ($P_0 \sim P_7$), two Peripheral Control lines (CP_1 and CP_2), a Data Direction Register, a Peripheral Data Register, and a Peripheral Control Register. The port also directly affects two bits (CSR1 and CSR2) of the Composite Status Register.

The Peripheral Port is similar to the "B" side of a PIA (HD6821) with the following exceptions:

- All registers are directly accessible in the HD6846 Data Direction and Peripheral Data in the HD6821 are located at the same address with Bit Two of the Control Register used for register selection.
- Peripheral Control Register Bit Two (PCR2) of the HD6846 is used to select an optional input latch function. This option is not available with HD6821 PIA's.
- Interrupt Flags are located in the HD6846 composite status register rather than Bits 6 and 7 of the Control Register as used in the HD6821.
- 4) Interrupt Flags are cleared in the HD6821 by reading data from the Peripheral Data Register. HD6846 Interrupt Flags are cleared by either reading or writing to the Peripheral Data Register provided that this sequence is followed a) Flag Set, b) Read Composite Status Register, c) Read/Write Peripheral Data Register is followed.




Figure 17 Composite Status Register & Associated Logic

- 5) Bit 6 of the HD6846 Peripheral Control Register is not used. Bit 7 (PCR7) is an Internal Reset Bit not available on the HD6821.
- 6) The Peripheral Data lines (and CP₂) of the HD6846 feature internal current limiting which allows them to directly drive the base of Darlington NPN transistors.

Data Direction Register

The MPU can write directly to this eight-bit register to configure the Peripheral Data lines as either inputs or outputs. A particular bit within the register (DDRn) is used to control the corresponding Peripheral Data line (Pn). With DDRn = "0", Pn becomes an input; if DDRn = "1", Pn is an output. As an example, writing Hex \$0F into the Data Direction Register results in P₀ thru P₃ becoming outputs and P₄ thru P₇ being inputs. Hex \$55 in the Data Direction Register results in alternate outputs and inputs at the parallel port.

Peripheral Data Register

This eight-bit register is used for transferring data between the peripheral data port and the MPU. Any bit corresponding to an output line will be used to drive the output buffer associated with that line. Data in these output bits is normally provided by an MPU Write function. (Input bits - those associated with input lines – are unchanged by a Write Command.) Any input bit will reflect the state of the associated input line if the input latch function is deselected. If the Control Register is programmed to provide input latching, the input bit will retain the state at the time CP1 was activated until the Peripheral Data Register is read by the MPU.

Peripheral Control Register

= POSITIVE (1) EDGE

This eight-bit register is used to control the reset function as well as for selection of optional functions of the two peripheral control lines (CP₁ and CP₂). The Peripheral Control Register functions are outlined in Table 6.

Peripheral Port Reset (PCR7)

Bit 7 of the Peripheral Control Register (PCR7) may be used to initialize the peripheral section of the HD6846. When this bit is set "High", the peripheral data register, the peripheral data direction register, and the interrupt flags associated with the peripheral port (CSR1 & CSR2) are all cleared. Other bits in the peripheral control register are not affected by PCR7.

PCR7 is set by either a logic zero at the External RES input or under program control by writing a "1" into the location. In any case, PCR7 may be cleared only by writing a zero into the location while RES is "High". The bit must be cleared to activate the port.

Control of CP₁ Peripheral Control Line

CP₁ may be used an interrupt request to the HD6846, as a strobe to allow latching of input data, or both. In any case, the input can be programmed to be activated by either a positive or negative transition of the signal. Thes options are selected via Control Register Bits PCR0, RCR1 & PCR2.

Control Register Bit 0 (PCR0) is used to enable the interrupt transfer circuitry of the HD6846. Regardless of the state of PCRO, and active transition of CP1 causes the Composite Status Register Bit One (CSR1) to be set. if PCR0 = "1", this interrupt will be reflected in the Composite Interrupt Flag (CSR7), and thus at the IRQ output. CSR1 is cleared by a Peripheral Port Reset condition or by either reading or writing to the peripheral data register after the Composite Status Register is read. The latter alternative is conditional - CSR1 must have been a logic one when the Composite Status Register was lart read. This precludes inadvertent clearing of interrupt flags generated between the time the Status Register is read and the manipulation of peripheral data.

Control Register Bit One (PCR1) is used to select the edge which activates CP_1 . When PCR1 = "0", CP_1 is active on negative transitions ("High" to "Low"). "Low" to "High" transitions are sensed by CP₁ when PCR1 = "1"

WRÍTTEN INTO PCR3)

PCR7 PCR6 PCR5 PCR4 PCR3 PCR₂ PCR1 **PCRO** CP₂ DIRECTION CONTROL 0 = CP₂ Is INPUT 1 = CP₂ Is OUTPUT CP₁ INT. ENABLE 0 = CP₁ INT. MASKED 1 = CP₁ INT. ENABLED ACTIVE EDGE SELECT RESET (SET BY EXT. RES = 0 OR WRITING NEGATIVE (↓) EDGE ONE INTO LOCATION; CLEARED BY = POSITIVE (†) EDGE WRITING ZERO TO THIS LOCATION) CP, INPUT LATCH CONTROL 0 = NORMAL OPERATION 1 = RESET CONDITION (CLEARS PERIPHERAL INPUT DATA NOT LATCHED DATA & DATA DIRECTION REG + CSR1 & CSR2) 1 = INPUT DATA LATCHED ON ACTIVE CP. CP₂ IS INPUT (PCR5 = 0) PCR3 CP₂ IS OUTPUT (PCR5 = 1) PCR4 INTERRUPT ACKNOWLEDGE 0 PCR4 0 PCR3 INPUT/OUTPUT ACKNOWLEDGE 0 1 PROGRAMMABLE OUTPUT CP2 ACTIVE EDGE SELECT 0 = NEGATIVE (+) EDGE CP₂ INT. ENABLE 0 = CP₂ INT. MASKED 1 = CP₂ INT. ENABLED (CP, REFLECTS DATA 0 OR 1 1

Table 6 Peripheral Control Register Format (Expanded)

In addition to its use as an interrupt input, CP₁ can be used as a strobe to capture input data in an internal latch. This option is selected by writing a one into Peripheral Control Register Bit Two (PCR2). In operating, the data at the pins designated by the Data Direction Register as inputs will be captured by an active transition of CP₁. An MPU Read of the Peripheral Data Register will result in the captured data being transferred to the MPU — and it also releases the latch to allow capture of new data. Note that successive active transitions with no Read Peripheral Data Command between does not update the input latch. Also, it should be noted that use of the input latch tunction (which can be deselected by writing a zero into PCR2) has no effect on output data. It also does not affect Interrupt function of CP₁.

• Control of CP₂ Peripheral Control Line

 CP_2 may be used as an input by writing a zero into PCR5. In this configuration, CP_2 becomes a dual of CP_1 in regard to generation of interrupts. An active transition (as selected by PCR4) causes Bit Two of the Composite Status Register to be set. PCR3 is then used to select whether the $\underline{CP_2}$ transition is to cause CSR7 to be set — and thereby cause IRQ to go "Low". CP_2 has no effect on the input latch function of the HD6846.

Writing a one into PCR5 causes CP₂ to function as an output. PCR4 then determines whether CP₂ is to be used in a handshake or programmable output mode. With PCR4 = "1", CP₂ will merely reflect the data written into PCR3. Since this can readily be changed under program control, this mode allows CP₂ to be a programmable output line in much the same

manner as those lines selected as outputs by the Data Direction Register.

The handshaking mode (PCR5 = "1", PCR4 = "0") allows CP₂ to perform one of two functions as selected by PCR3. With PCR3 = "1", CP₂ will go "Low" on the first Enable positive transition after a Read or Write to the Peripheral Data Register. This Input/Output Acknowledge signal is released (returns "High") on the next positive transition of the Enable signal.

In the Interrupt Acknowledge mode (PCR5 = "1", PCR4 = PCR3 = "0"), CP₂ is set when CSR1 is set by an active transition of CP₁. It is released (goes "Low") on the first positive transition of Enable after CSR1 has been cleared via an MPU Read or Write to the Peripheral Data Register. (Note that the previously described conditions for clearing CSR1 still apply.)

Restart Sequence

A typical restart sequence for the HD6846 will include initialization of both the Peripheral Control & Data Direction Registers of the parallel port. It is necessary to set up the Peripheral Control Register first, since PCR7 = "0" is a condition for writing data into the Data Direction Register. (A logic zero at the external RES input automatically sets PCR7.)


Summary

The HD6846 has several optional modes of operation which allow it to be used in a variety of applications. The following tables are provided for reference in selecting these modes.

			ne	dizrat warmesses
R/W	A ₂	A,	Ao	REGISTER SELECTED
R	0	0	0	Combination Status Register
R/W	0	Ó	1	Peripheral Control Register
R/W	0	1	0	Data Direction Register
R/W	0	1	1	Peripheral Data Register
R	1	0	0	Combination Status Register
R/W	1	0	1	Timer Control Register
R/W	1	1	0	Timer MSB Register
R/W	1	1	1	Timer LSB Register
R	×	×	×	ROM Address

Table 7 HD6846 Internal

Table 8 Composite Status Register







Table 10 Peripheral Control Register

W = WRITE TIMER LATCHES TO = COUNTER TIME OUT CE = COUNTER ENABLE



HD6846

■ CUSTOM PROGRAMMING

By the programming of a single photomask for the HD6846, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the HD6846 should be submitted on an Organizational Data form such as that

shown in Figure 18 and Figure 19.

Information for custom memory content may be sent to HITACHI in one of two forms (shown in order of preference):

- 1) Paper tape output of the HMCS6800 Load Module Format or of the BNPF Format
- 2) Hexadecimal coding using IBM Punch Cards

Customer:	нс	ORGANIZATIONAL DATA							
•					Hitach	niUse (Only:		
Part No.			Quote:						
Originator			Part No	o.:					
Pho	ne No.		Specif.	No.:					
Enable Options: (ROM	ENABLE MUST DIFFER F	ROM I/O-TIMER)							
				CHE	CK O	NE CO	LUMN	ONLY	·
1 0	1 0	I/O-TIMER SELECT			1				1 ≥ 2.0V
cs _o		A ₆	A ₁₀	×	1	×	×	×	0 ≤ 0.8V
		1 0 x	Α,	×	×	1	×	×	x =
CS,			A ₈	×	×	×	1	×	NOT USED
DOM SECTION	LO TIMED SECTION		Α,	×	×	×	×	1	
ROM SECTION	I/O-TIMER SECTION								


Figure 18 Format for Programming General Options

			DATE			
COMPANY	ENGINEER		SECTION			
CUSTOMERS P/N (if you need)		TYPE NO. OF ROM				
DATA FORMAT 1. HMCS6800 load module to	ormat	2. E	BNPF format			
coding media		total bytes of data (decimal)				
1. paper tape 2. IBM 80 column	card ir	initial ROM address (decimal)				
		parity (for paper tape) 1. even 2. odd 3. none total number of cards				
	te					
for HITACHI reference only		design	ed			
ref. No.						
mask ROM No.						
processed data		appro	ved			
approved data						

Figure 19 Confirmation sheet of specification for HD6846 series ROM

■ PAPER TAPE

- Any one inch width tape usually available in market can be used but tape in black color is recommended.
- 2) Both leader and trailer have more than 600 frames.



- One file data of each chip shall be contained in one reel of paper tape. One file data shall not be divided into more than two reels.
- 4) Parity

Parity shall be indicated in "Confirmation sheet of specification". Parity forms are grouped;

- (1) With parity EVEN or ODD
- (2) Without parity
- 5) 8-bit ASCII code shall be used.

■ CARD

- 1) Use IBM 80 column card.
- 2) Use EBCDIC code.
- 3) Card format is as follows;
- 4) Total number of cards shall be written in "Confirmation sheet of specification".

column	contents
1 to 71	Free format of data column
72	Blank
73 to 80	Sequential card number, not free format. Least significant digit of decimal sequential number is located in column 80. No alphabet letters. Any sequential number more than 1 can be used.

DATA FORMAT

HMCS6800 LOAD MODULE FORMAT

This is object format obtained from HMCS6800 assembler.

1) 8-bit code is divided into upper and lower 4 bits and transformed into hexadecimal number.


(Example) Binary number if 1100 0010 is transformed as follows.






bit weight (corresponding to ROM output)

2) Load module structure of paper tape is shown as an example.



SO is the header record, S1 is data record and S9 is end of file record. Each data record corresponds to each ROM data as shown below. Continuous memory address shall be devided into several records due to limitation of maximum frame number (70 frames = 35 bytes) in one record.

SO, S1 or S9 is distinguished by CC following start of the record S.



Check sum is complement of 1 for sum of each 8-bit.

3) Example of load module format

		CC=30		CC=31		CC=39	
		header		data		end of file	
	frame	record		record		record	
1	start of record	53	S	53	S	53	S
2	type of record	30	0	31	1	39	9
3	byte count	30 36	06	31 36	16	30 33	03
5 6 7 8	start address of data in this record	30 30 30 30	0000	31 31 30 30	1100	30 30 30 30	0000
9 10	data	34 38	48-H	39 38	98	46 43	FC (check sum)
	data	34 34	44-D	30 32	02		
	data	35 32	52-R				
	check	32	2B	41	A8		
n	sum	42	(check sum)	38	(check sum)		

Check sum of header record above is complement of 1 of $(06 + 00 + 00 + 48 + 44 + 52)_{16}$ i.e., 2B.

The start address of data record is incremented for each one byte data, then is compared to the next address in data record and is checked to be sequential or not.

When it is not sequential, hexadecimal 00 is filled as data for that address automatically.

A example of type out of paper tape in HMCS6800 load module format is shown below.

header record ... S00600004844522B

data recordS113F0007EF5587EF7897EFAA77EF9C07EF9C47E24 data recordS112F010FA657EFA8B7EFAA07EF9DC7EFA247E06 end of file recordS9030000FC 4) Four types of data of ROM code are able to be processed. In any case, header record before data record is needed and so as end of file record after data record.

(a) No vacancy in ROM

Data record is filled with full ROM record of one chip. Therefore address is sequential. Initial ROM address in "Confirmation sheet of specification" is 0.

(b) Vacancy in former part of ROM


Desired initial address shall be filled in initial ROM address column in "Confirmation sheet of specification". Data of 00 are filled automatically for vacant address.

(c) Vacancy in the middle of ROM


Data of 00 are filled in for vacant address. Initial ROM address for data I is 0 and desired initial address for data II shall be described in "Confirmation sheet of specification".

(d) Vacancy in later part of ROM

When end of file record is read out, data of 00 are filled in thereafter.




(Example) Paper tape whose data record is S1141920B6FC



BNPF format

 Each word is expressed as BNPF slice which begins word opening mark B, has 8 character bit contents shown by P or N and finishes with end mark F.

(Example) OF in hexadecimal code is expressed as shown below (paper tape).



- Any contents between F of the first slice and B of next slice are disregarded.
- Bit pattern (BNPF) slice for all ROM address shall be indicated. Initial ROM address in "Confirmation sheet of specification" is, therefore always 0 for BNPF.

B shows beginning of the word

N shows 0 of one bit data P shows 1 of one bit data

F shows end of the word

Note 1) X can be used expect for P and N for indication of word contents of BNPF slice. This X means that bit can be either P or N (don't care). X shall be determined by HITACHI for testing and shall be

informed to the customer in confirmation table.

Note 2) Expression of B*nF can be used for indicating that the same contents of foregoing slice are applicable from this word to following n words.

For example, when B*4F is indicated at 10th word position, the contents of 9th word are repeated for 10, 11, 12 and 13th word.

(Content of X is not always repeated even in this

case.)
n is grater than 1 and less than final address of ROM.

Note 3) When vacancy of ROM exists, combination of Note 1) and Note 2) is usefull.




Figure 20 Flow chart of Mask ROM Development

HD6850, HD68A50

ACIA (Asynchronous Communications Interface Adapter)

The HD6850 Asynchronous Communications Interface Adapter provides the data formatting and control to interface serial asynchronous data communications information to bus organized systems such as the HMCS6800 Microprocessing Unit.


The bus interface of the HD6850 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking.


The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation three control lines are provided.

FEATURES


- Serial/Parallel Conversion of Data
- Eight and Nine-bit Transmission
- Insertion and Deleting of Start and Stop Bit
- Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Peripheral/Modem Control Functions (Clear to Send CTS, Request to Send RTS, Data Carier Detect DCD)
- Optional ÷ 1, ÷ 16, and ÷ 64 Clock Modes
- Up to 500kbps Transmission
- Programmable Control Register
- N-channel Silicon Gate Process
- Compatible with MC6850 and MC68A50

BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Input Voltage	V _{IL} *	-0.3	-	0.8	V
	V _{IH} *	2.0	_	V _{cc}	V
Operating Temperature	Topr	-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Inputs	V _{tH}		2.0	-	V _{cc}	V
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	V
Input Leakage Current	R/\overline{W} , CS_0 , CS_1 , $\overline{CS_2}$, E	l _{in}	V _{in} =0~5.25V	-2.5	-	2.5	μΑ
Three-State (Off State) Input Current	D ₀ ~D ₇	I _{TSI}	V _{in} =0.4~2.4V	-10	-	10	μΑ
Output "High" Voltage	D ₀ ~D ₇	V	I_{OH} =-205 μ A, Enable Pulse Width \leq 25 μ s	2.4	-	-	v
	TxData, RTS	V _{он}	I _{O H} =-100μA, Enable Pulse Width <u>≤</u> 25μs	2.4	_	-	
Output "Low" Voltage	All outputs	VoL	l _{OL} =1.6mA,Enable Pulse Width ≦ 25µs	-	_	0.4	v
Output Leakage Current (Off State)	ĪRQ	ILOH	V _{OH} =2.4V		_	10	μΑ
Power Dissipation		P _D		<u> </u>	300	525	mW
	D ₀ ~D ₇		_		_	12.5	
Input Capacitance	E, TxCLK, RxCLK, R/W, RS, RxData, CS ₀ , CS ₁ , $\overline{\text{CS}_2}$, $\overline{\text{CTS}}$, $\overline{\text{DCD}}$	C _{in}	V _{in} =0V, T _a =25°C, f=1.0MHz	_	-	7.5	pF
0	RTS, TxData	_	V _{in} =0V, T _a =25°C,	-	-	10	pF
Output Capacitance	ĪRQ	Cout	f=1.0MHz	_	_	5.0	PF

^{*} Ta=25°C, V_{CC}=5V

HD6850, HD68A50-

• AC CHARACTERISTICS

1. TIMING OF DATA TRANSMISSION

Item	Symbol	Test Condition	min	typ	max	Unit	
Minimum Clock Pulse Width	÷16, ÷64 Modes	PW _{CL}	Fig. 1	600	_	_	ns
Minimum Clock Pulse Width	÷16, ÷64 Modes	PW _{CH}	Fig. 2	600		_	ns
0 1 5	÷1 Mode					500	kHz
Clock Frequency	÷16, ÷64 Modes	f _c		-		800	
Clock-to-Data Delay for Transmitter		t _{TDD}	Fig. 3	-	_	1.0	μs
Receive Data Setup Time	÷ 1 Mode	t _{RDSU}	Fig. 4	500	_	_	ns
Receive Data Hold Time	÷ 1 Mode	t _{RDH}	Fig. 5	500	_	_	ns
IRQ Release Time		t _{IR}	Fig. 6	_	_	1.2	μs
RTS Delay Time		t _{RTS}	Fig. 6	_	_	1.0	μs
Rise Time and Fall Time	Except E	t _r , t _f		_	-	1.0*	μs

^{* 1.0} μs or 10% of the pulse width, whichever is smaller.

2. BUS TIMING CHARACTERISTICS

1) READ

Item	Symbol	Test Condition	HD6850			HD68A50			Unit
item			min	typ	max	min	typ	max	- Onit
Enable Cycle Time	t _{cycE}	Fig. 7	1.0	-	_	0.666	_	-	μs
Enable "High" Pulse Width	PWEH	Fig. 7	0.45	_	25	0.28	_	25	μs
Enable "Low" Pulse Width	PWEL	Fig. 7	0.43	-	_	0.28	_	_	μs
Setup Time, Address and R/W valid to Enable positive transition	tas	Fig. 7	140	_	_	140	_	_	ns
Data Delay Time	toon	Fig. 7		_	320	_	_	220	ns
Data Hold Time	t _H	Fig. 7	10	_	_	10	-	_	ns
Address Hold Time	t _{AH}	Fig. 7	10		_	10	_	_	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 7	-	_	25	_	_	25	ns

2) WRITE

Item	Symbol	Test Condition	HD6850			HD68A50			Unit
Item			min	typ	max	min	typ	max	Uilli
Enable Cycle Time	t _{cycE}	Fig. 8	1.0	_	_	0.666	_	_	μs
Enable "High" Pulse Width	PWEH	Fig. 8	0.45	_	25	0.28	_	25	μs
Enable "Low" Pulse Width	PWEL	Fig. 8	0.43	_	_	0.28	_	_	μs
Setup Time, Address and R/W valid to Enable positive transition	tas	Fig. 8	140	_	_	140	_	_	ns
Data Setup Time	t _{DSW}	Fig. 8	195	_	_	80	_	_	ns
Data Hold Time	t _H	Fig. 8	10	_	_	10	-	-	ns
Address Hold Time	t _{AH}	Fig. 8	10	_	_	10	_	-	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 8	-	_	25	_	_	25	ns




Figure 1 Clock Pulse Width, "Low" State




Figure 2 Clock Pulse Width, "High" State




Figure 3 Transmit Data Output Delay




Figure 4 Receive Data Setup Time (÷1 Mode)




Figure 5 Receive Data Hold Time (÷1 Mode)




Figure 6 RTS Delay and IRQ Release Time




Figure 7 Bus Read Timing Characteristics (Read information from ACIA)




Figure 8 Bus Write Timing Characteristics (Write information into ACIA)




Figure 9 Bus Timing Test Loads





Figure 10 110 Baud Serial ASCII Data Timing



BAUD RATE	150	300	_
CHARACTERS/SEC	15	30	_
BIT TIME (msec)	6.67	3.33	-
CHARACTER TIME (msec)	66.7	33.3	BIT TIME = SEC BAUD RATE

Figure 11 150 & 300 Baud Serial ASCII Data Timing




Figure 12 Send a 7 Bit ASCII Char. "H" Even Parity
- 2 Stop Bits H = 48₁₆ = 1001000₂

■ DATA OF ACIA

HD6850 is an interface adapter which controls transmission and reception of Asynchronous serial data. Some examples of serial data are shown in Figs. $10 \sim 12$.

■ INTERNAL STRUCTURE OF ACIA

HD6850(ACIA) provides the following; 8-bit Bi-directional Data Buses ($D_0 \sim D_7$), Receive Data Input (Rx Data), Transmit Data Output (Tx Data), three Chip Selects (CS_0 , CS_1 , \overline{CS}_2), Register Select Input (RS), Two Control Input (Read/Write (R/W), Enable(E), Interrupt Request Output(\overline{IRQ}), Clear-to-Send (\overline{CTS}) to control the modem, Request-to-Send (\overline{RTS}), Data Carrier Detect(\overline{DCD}) and Clock Inputs(Tx CLK, Rx CLK) used for synchronization of received and transmitted data. This ACIA also provides four registers; Status Register, Control Register, Receive Register and Transmit Register.

24-pin dual-in-line type package is used for the ACIA. Internal Structure of ACIA is illustrated in Fig. 13.

■ ACIA OPERATION

Master Reset

The master reset (CR0, CR1) should be set during system initialization to insure the reset condition and prepare for programming the ACIA functional configuration when the communications channel is required. Control bits CR5 and CR6 should also be programmed to define the state of RTS whenever master reset is utilized. After master resetting the ACIA, the programmable Control Register can be set for a number of options such as variable clock divider ratios, variable word length, one or two stop bits, parity (even, odd, or none), etc.




Figure 13 Internal Structure of ACIA

Transmit

A typical transmitting sequence consists of reading the ACIA Status Register either as a result of an interrupt or in the ACIA's turn in a polling sequence. A character may be written into the Transmit Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to a Shift Register where it is serialized and transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the Data Register, the Status Register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted (because of double buffering). The second character will be automatically transferred into the Shift Register when the first character transmission is completed. This sequence continues until all the characters have been transmitted.

Receive

Data is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for an externally synchronized clock (to its data) while the divide-by-16 and 64 ratios are provided for internal synchronization. Bit synchronization in the divide-by-16 and 64 modes is initiated by

the detection of the leading mark-space transition of the start bit. False start bit delection capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Status Register is read to determine if a character has been received from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. When parity has been selected for an 8-bit word (7 bits plus parity), the receiver strip the parity bit (D7="0") so that data alone is transferred to the MPU. This feature reduces MPU programming. The Status Register can continue to be read again to determine when another character is available in the Receive Data Register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the Shift register. The above sequence continues until all characters have been received.

■ ACIA INTERNAL REGISTERS

The ACIA provides four registers; Transmit Data Register (TDR), Receive Data Register(RDR), Control Register(CR) and Status Register(SR). The content of each of the registers is summarized in Table 1.

Buffer Address	RS=1 · R/W=0	RS=1 • R/W=1	RS=0 • R/W=0.	RS=0 · R/W=1
Data Bus	Transmit Data Register	Receiver Data Register	Control Register	Status Register
	(Write Only)	(Read Only)	(Write Only)	(Read Only)
0	Data Bit 0*	Data Bit 0	Counter Divide Select (CR0)	Rx Data Reg. Full (RDRF)
1	Data Bit 1	Data Bit 1	Counter Divide Select (CR1)	Tx Data Reg. Empty (TDRE)
2	Data Bit 2	Data Bit 2	Word Select 1 (CR2)	Data Carrier Detect (DCD)
3	Data Bit 3	Data Bit 3	Word Select 2 (CR3)	Clear <u>to S</u> end (CTS)
4	Data Bit 4	Data Bit 4	Word Select 3 (CR4)	Framing Error (FE)
5	Data Bit 5	Data Bit 5	Tx Control 1 (CR5)	Overrun (OVRN)
6	Data Bit 6	Data Bit 6	Tx Control 2 (CR6)	Parity Error (PE)
7	Data Bit 7***	Data Bit 7**	Rx Interrupt Enable (CR7)	Interrupt Request

Table 1 Definition of ACIA Register Contents

Transmit Data Register (TDR)

Data is written in the Transmit Data Register during the negative transition of the enable (E) when the ACIA has been addressed and $RS \cdot R/\overline{W}$ is selected. Writing data into the register causes the Transmit Data Register Empty bit in the Status Register to go "0". Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within 2 bit time + several E cycles of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

Receive Data Register (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) on the status buffer to go "1" (full). Data may then be read through the bus by addressing the ACIA and R/\overline{W} "High" when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

Control Register

The ACIA Control Register consists of eight bits of writeonly buffer that are selected when RS and R/\overline{W} are "Low". This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send (RTS) peripheral/modem control output.

Counter Divide Select Bits (CRO and CR1)

The Counter Divide Select Bits (CRO and CR1) determine the divide ratios utilized in both the transmitter and receiver section of the ACIA. Additionally, these bits are used to provide a master reset for the ACIA which clears the Status Register (except for external conditions on CTS and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set "1" to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

Table 2 Function of Counter Devide Select Bit

CR1	CRO	Function
0	0	÷1
0	1	÷16
1	0	÷64
1	1	Master Reset

Word Select Bits (CR2, CR3, and CR4)

The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:

^{*} Leading bit = LSB = Bit 0

^{**} Data bit will be zero in 7-bit plus parity modes.

^{***} Data bit is "don't care" in 7-bit plus parity modes.
**** 1 ··· "High" level, 0 ... "Low" level

Table 3 Function of Word Select Bit

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6)

Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send (RTS) output, and the transmission of a Break level (space). The following encoding format is used:

Table 4 Function of Transmitter Control-Bit

CR6	CR5	Function
0	0	RTS = "Low", Transmitting Interrupt Disabled.
0	1	RTS = "Low", Transmitting Interrupt Enabled.
1	0	RTS = "High", Transmitting Interrupt
		Disabled.
1	1	RTS = "Low", Transmits a Break level on
		the Transmit Data Output.
		Transmitting Interrupt Disabled.

Receive Interrupt Enable Bit (CR7)

The following interrupts will be enabled by a "1" in bit position 7 of the Control Register (CR7): Receive Data Register Full, Overrun, or a "Low" to "High" transistion on the Data Carrier Detect (DCD) signal line.




Fig. 14 IRQ Internal Circuit

Status Register

Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This read-only register is selected when RS is "Low" and R/\overline{W} is "High". Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the ACIA.

Receive Data Register Full (RDRF), Bit 0

RDRF indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current. Data Carrier Detect (\overline{DCD}) being "High" also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1

The Transmit Data Register Empty bit being set "1" indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The "0" state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (DCD), Bit 2

The DCD bit will be "1" when the DCD input from a modem has gone "High" to indicate that a carrier is not present. This bit going "1" causes an Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains "1" after the DCD input is returned "Low" until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the DCD input remains "High" after read status and read data or master reset has occurred, the interrupt is cleared, the DCD status bit remains "1" and will follow the DCD input.

Clear-to-Send (CTS), Bit 3

The CTS bit indicates the state of the CTS input from a modem. A "Low" CTS indicates that there is a CTS from the modem. In the "High state, the Transmit Data Register Empty bit is inhibited and the CTS status bit will be "1". Master reset does not affect the Clear-to-Send Status bit.

Framing Error (FE), Bit 4

FE indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The FE flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5

Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6

The PE flag indicates that the number of "1"s (highs) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7

The IRQ bit indicates the state of the IRQ output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the IRQ output is "Low" the IRQ bit will be "1" to indicate the interrupt or service request status. IRQ is cleared by a read operation to the Receive Data Register or a write operation to the Transmit Data Register.

SIGNAL FUNCTIONS

Interface Signal for MPU

Bi-Directional Data Bus (D₀~D₇)

The bi-directional data bus $(D_0 \sim D_7)$ allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remain in the high impedance (off) state except when the MPU performs an ACIA read operation.

Enable (E)

The Enable signal, E, is a high impedance TTL compatible input that enables the bus input/output data buffers and clocks data to and from the ACIA. This signal will normally be a derivative of the HMCS6800 ϕ_2 Clock.

Read/Write (R/W)

The R/\overline{W} line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the ACIA's input/output data bus interface. When R/\overline{W} is "High" (MPU Read cycle), ACIA output drivers are turned on and a selected register is read. When it is "Low", the ACIA output drivers are turned off and the MPU writes into a selected register. Therefore, the R/\overline{W} signal is used to select read-only or write-only registers within the ACIA.

Chip Select (CS₀, CS₁, $\overline{CS_2}$)

These three high impedance TTL compatible input lines are used to address the ACIA. The ACIA is selected when CS_0 and CS_1 are "High" and $\overline{CS_2}$ is "Low". Transfers of data to and from the ACIA are then performed under the control of the Enable signal, Read/Write, and Register Select.

Register Select (RS)

The RS line is a high impedance input that is TTL compatible. A "High" level is used to select the Transmit/Receive Data Registers and a "Low" level the Control/Status Registers. The R/\overline{W} signal line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (IRQ)

IRQ is a TTL compatible, open-drain (no internal pullup), active "Low" output that is used to interrupt the MPU. The IRQ output remains "Low" as long as the cause of the interrupt is present and the appropriate interrupt enable within the ACIA is set.

Clock Inputs

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16 or 64 times the data rate may be selected.

Transmit Clock (Tx CLK)

The Tx CLK input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

Receive Clock (Rx CLK)

The Rx CLK input is used for synchronization of received data. (In the ÷ 1 mode, the clock and data must be synchronized externally.) The receiver samples the data on the positive transition of the clock.

Serial Input/Output Lines

Receive Data (Rx Data)

The Rx Data line is a high impedance TTL compatible input through which data is received in a serial format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500 kbps when external synchronization is utilized.

Transmit Data (Tx Data)

The Tx Data output line transfers serial data to a modem or other peripheral. Data rates in the range of 0 to 500 kbps when external synchronization is utilized.

Modem Control

The ACIA includes several functions that permit limited control of a peripheral or modem. The functions included are CTS, RTS and DCD.

Clear-to-Send (CTS)

This high impedance TTL compatible input provides automatic control of the transmitting end of a communications link via the modem $\overline{\text{CTS}}$ active "Low" output by inhibiting the Transmit Data Register Empty (TDRE) status bit.

Request-to-Send (RTS)

The RTS output enables the MPU to control a peripheral or modem via the data bus. The RTS output corresponds to the state of the Control Register bits CR5 and CR6. When CR6=0 or both CR5 and CR6=1, the RTS output is "Low" (the active state). This output can also be used for Data Terminal Ready (DTR).

Data Carrier Detect (DCD)

This high impedance TTL compatible input provides automatic control, such as in the receiving end of a communications link by means of a modem \overline{DCD} output. The \overline{DCD} input inhibits and initializes the receiver section of the ACIA when "High". A "Low" to "High" transition of the \overline{DCD} initiates an interrupt to the MPU to indicate the occurrence of a loss of carrier when the Receive Interrupt Enable bit is set.

HD6852, HD68A52

SSDA (Synchronous Serial Data Adapter)

The HD6852 Synchronous Serial Data Adapter provides a bi-directional serial interface for synchronous data information interchange. It contains interface logic for simultaneously transmitting and receiving standard synchronous communications characters in bus organized systems such as the HMCS6800 Microprocessor systems.


The bus interface of the HD6852 includes select, enable, read/write, interrupt, and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the synchronous data interface with synchronization, fill character insertion/deletion, and error checking. The functional configuration of the SSDA is programmed via the data bus during system initialization.


Programmable control registers provide control for variable word length, transmit control, receive control, synchronization control and interrupt control. Status, timing and control lines provide peripheral or modem control.

Typical applications include data communications terminals, floppy disk controllers, cassette or cartridge tape controllers and numerical control systems.


FEATURES

- Programmable Interrupts from Transmitter, Receiver, and Error Detection Logic
- Character Synchronization on One or Two Sync Codes
- External Synchronization Available for Parallel-Serial Operation
- Programmable Sync Code Register
- Up to 600kbps Transmitter
- Peripheral/Modem Control Functions
- Three Bytes of FIFO Buffering on Both Transmit and Receive
- 6, 7, or 8 Bit Data Transmission
- Optional Even and Odd Parity
- Parity, Overrun, and Underflow Status
- Compatible with MC6852 and MC68A52





PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	- 20 ~ + 75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
	VIL *	-0.3	_	0.8	V
Input Voltage	V _{IH} *	2.0	_	V _{CC}	V
Operating Temperature	Topr	- 20	25	75	°C

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^{\circ}$ C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input "High" Voltage	All Input	V _{IH}	_	2.0	_	_	٧
Input "Low" Voltage	All Input	VIL	-	-0.3	_	0.8	٧
Output "High" Voltage	D ₀ ~D ₇	V _{OH}	$I_{OH} = -205 \mu\text{A},$ $PW_{EH}, PW_{EL} \le 25 \mu\text{s}$	2.4	_	-	V
Output Fight Voltage	Tx Data DTR, TUF	V _{он}	$I_{OH} = -100 \mu\text{A},$ $PW_{EH}, PW_{EL} \leq 25 \mu\text{s}$	2.4	-	_	v
Output "Low" Voltage	All Output	VoL	$I_{OL} = 1.6 \text{ mA},$ $PW_{EH}, PW_{EL} \le 25 \mu s$	_	_	0.4	V
Input Leakage Current	TxCLK, RxCLK, Rx Data, E, RES, RS, R/W CS, DCD, CTS	l _{in}	V _{in} = 0 ~ 5.25 V	-2.5	_	2.5	μΑ
Three-State Input Current (Off State)	D ₀ ~ D ₇	I _{TSI}	$V_{in} = 0.4 \sim 2.4 V,$ $V_{CC} = 5.25 V$	-10		10	μΑ
Output Leakage Current (Off State)	ĪRQ	I _{LOH}	V _{OH} = 2.4V		_	10	μΑ
Power Dissipation		PD		_	300	525	mW
	D ₀ ~ D ₇			_	_	12.5	
Input Capacitance	RxData, RxCLK, TxCLK, RES, CS, RS, R/W, E, DCD, CTS	C _{in}	V _{in} = 0V, Ta = 25°C, f = 1 MHz	_	_	7.5	рF
Output Capacitance	TxData, DTR, TUF,	Cout	V _{in} = 0V, Ta = 25°C f = 1 MHz		_	10 5.0	pF

^{*} Ta = 25° C, V_{CC} = 5V

HD6852, HD68A52-

• AC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. TIMING OF THE DATA TRANSFER

ltem	Symbol	Test	HD6852				HD68A5	2	Unit
	39111001	Condition	min	typ	max	min	typ	max	Unit
Clock "Low" Pulse Width	PW _{CL}	Fig. 1	700		_	400	_	-	ns
Clock "High" Pulse Width	PW _{CH}	Fig. 2	700	_	-	400	_	_	ns
Clock Frequency	fc		_	-	600	_		1,000	kHz
Receive Data Setup Time	trosu	Fig. 3,7	350	_	_	200	_	_	ns
Receive Data Hold Time	tron	Fig. 3	350	_	_	200	_	_	ns
Sync Match Delay Time	tsM	Fig. 3	_	_	1.0	_	-	0.666	μs
Clock-to-Data Delay for Transmitter	t _{TDD}	Fig. 4,6	_	_	1.0	_	-	0.666	μs
Transmitter Underflow	tTUF	Fig. 4	<u> </u>	_	1.0		-	0.666	μς
DTR Delay Time	torn	Fig. 5	_	_	1.0	_	_	0.666	μs
IRQ Release Time	tin	Fig. 5		_	1.2	_	_	0.8	μs
RES Pulse Width	tres		1.0	_	_	0.666			μs
CTS Setup Time	tcтs	Fig. 6	200	_	_	150	_	_	ns
DCD Setup Time	toco	Fig. 7	500	_	_	350	_	_	ns
Input Rise and Fall Times(Except E)	tr, tf	0.8V to 2.0V	_	_	1.0*	-	_	1.0*	μs

^{*} 1.0μ or 10% of the pulse width, whichever is smaller.


2. BUS TIMING

1) READ

İtem	Symbol	Test	HD	6852	HD68	Unit	
item	Symbol	Condition	min	max	min	max	J
Enable Cycle Time	t _{cycE}		1.0	_	0.666	_	μs
Enable "High" Pulse Width	PWEH		0.45	25	0.28	25	μs
Enable "Low" Pulse Width	PWEL		0.43	_	0.28	_	μs
Setup Time, Address and R/W valid to Enable positive transition	t _{AS}	Fig. 8	140	_	140 –		ns
Data Delay Time	t _{DDR}		_	320	_	220	ns
Data Hold Time	t _H		10	_	10	_	ns
Address Hold Time	t _{AH}		10	80	10	80	ns
Rise and Fall Time for Enable input	t _{Er} , t _{Ef}		_	25	-	25	ns

2) WRITE


la	Cumbal	Test	HD	6852	HD68	Unit		
ltem	Symbol	Condition	min	min max		max	7 0/111	
Enable Cycle Time	t _{cyc} E		1.0	_	0.666	-	μs	
Enable Pulse Width, "High"	PW _{EH}		0.45	25	0.28	25	μs	
Enable Pulse Width, "Low"	PWEL		0.43	_	0.28	_	μs	
Setup Time, Address and R/W valid to Enable positive transition	t _{AS}	Fig. 9	140	_	140	_	ns	
Data Setup Time	t _{DSW}		195		80		ns	
Data Hold Time	t _H		10	_	10	_	ns	
Address Hold Time	t _{AH}		10	_	10	_	ns	
Rise and Fall Time for Enable input	ter, tef		_	25	_	25	ns	



or Rx CLK

Figure 1 Clock Pulse Width ("Low" level)

Figure 2 Clock Pulse Width ("High" level)



Tx CLK

Figure 3 Receive Data Setup and Hold Times and Sync Match Delay Time




Figure 4 Transmit Data Output Delay and Transmitter Underflow Delay Time






Figure 6 CTS Setup Time



- IRQ Release Time applied to TxData FIFO write operation and RxData FIFO read operation.
- ** IRQ Release Time applied to write "1" operation to RxRS, TxRS, CTUF, Clear CTS bits.



At least two Rx CLK pulse should be input after the last bit of the last data before the next falling edge of $\overline{\text{DCD}}$ occurs.

Figure 7 DCD Setup Time





Figure 8 Bus Read Timing Characteristics (Read information from SSDA)



C=130pF for D₀ ~D, =30pF for DTR, Tx Data, and TUF All diodes are 1\$2074 (f) or Equivalent:

R=11kΩ for $D_0 \sim D_7$ = 24kΩ for \overline{DTR} , Tx Data, and TUF




Figure 9 Bus Write Timing Characteristics (Write information into SSDA)




Figure 10 Test Loads

■ DEVICE OPERATION

At the bus interface, the SSDA appears as two addressable memory locations. Internally, there are seven registers: two read-only and five write-only registers. The read-only registers are Status and Receive Data; the write-only registers are Control 1, Control 2, Control 3, Sync Code and Transmit Data. The serial interface consists of serial input and output lines with independent clocks, and four peripheral/modem control lines.

Data to be transmitted is transferred directly into the 3-byte Transmit Data First-In First-Out (FIFO) Register from the data bus. Availability of the input to the FIFO is indicated by a bit in the Status Register; once data is entered, it moves through the FIFO to the last empty location. Data at the output of the FIFO is automatically transferred from the FIFO to the Transmitter Shift Register as the shift register becomes available to transmit the next character. If data is not available from the FIFO (underflow condition), the Transmitter Shift Register is automatically loaded with either a sync code or an all "1"s character. The transmit section may be programmed to append even, odd, or no parity to the transmitted word. An external control line (CTS) is provided to inhibit the transmitter without clearing the FIFO.

Serial data is accumulated in the receiver based on the synchronization mode selected. In the external sync mode used for parallel-serial operation, the receiver is synchronized by the

Data Carrier Detect (\overline{DCD}) input and transfers successive bytes of data to the input of the Receiver FIFO. The single-syncharacter mode requires that a match occur between the Sync Code Register and one incoming character before data transfer to the FIFO begins. The two-sync-character mode requires that two sync codes be received in sequence to establish synchronization. Subsequent to synchronization in any mode, data is accumulated in the shift register, and parity is optionally checked. An indication of parity error is carried through the Receiver FIFO with each character to the last empty location. Availability of a word at the FIFO output is indicated by a bit in the Status Register, as is a parity error.

The SSDA and its internal registers are selected by the address bus, Read/Write (R/\overline{W}) and Enable control lines. To configure the SSDA, Control Registers are selected and the appropriate bits set. The Status Register is addressable for reading status.

Other I/O lines, in addition to Clear-to-Send (CTS) and Data Carrier Detect (DCD), include Sync Match/Data Terminal Ready (SM/DTR) and Transmitter Underflow (TUF). The transmitter and receiver each have individual clock inputs allowing simultaneous operation under separate clock control. Signals to the microprocessor are the Data bus and Interrupt Request (IRQ).

Initialization

During a power-on sequence, the SSDA is reset via the \overline{RES} input and internally latched in a reset condition to prevent erroneous output transmissions. The Sync Code Register, Control Register 2, and Control Register 3 should be programmed prior to the programmed release of the Transmitter and/or Receiver Reset bits; these bits in Control Register 1 should be cleared after the \overline{RES} line has gone "High".

Transmitter Operation

Data is transferred to the transmitter section in parallel form by means of the data bus and Transmit Data FIFO. The Transmit Data FIFO is a 3-byte register whose status is indicated by the Transmitter Data Register Available status bit (TDRA) and its associated interrupt enable bit. Data is transferred through the FIFO on negative edges of Enable (E) pulses. Two data transfer modes are provided in the SSDA. The 1-byte transfer mode provides for writing data to the transmitter section (and reading from the receiver section) one byte at a time. The 2-byte transfer mode provides for writing two data characters in succession.

Data will automatically transfer from the last register location in the Transmit Data FIFO (when it contains data) to the Transmitter Shift Register during the last half of the last bit of the previous character. A character is transferred into the Shift Register by the Transmitter Clock. Data is transmitted LSB first, and odd or even parity can be optionally appended. The unused bit positions in short word length characters from the data bus are "don't cares". (Note: The data bus inputs may be reversed for applications requiring the MSB to be transferred taken, e.g., IBM format for floppy disks; however, care must be taken to properly program the control registers — Table 1 will have its bit positions reversed.)

When the Shift Register becomes empty, and data is not available for transfer from the Transmit Data FIFO, an "underflow" occurs, and a character is inserted into the transmitter data stream to maintain character synchronization. The character transmitted on underflow will be either a "Mark" (all "1"s) or the contents of the Sync Code Register, depending upon the state of the Transmit Sync Code on Underflow control bit. The underflow condition is indicated by a pulse (≈ Tx CLK "High" period) on the Underflow putput (when in Tx Sync on underflow mode). The Underflow output occurs coincident with the transfer of the last half of the last bit preceding the underflow character. The Underflow status bit is set until cleared by means of the Clear Underflow control bit. This output may be used in floppy disk systems to synchronize write operations and for appending CRCC.

Transmission is initiated by clearing the Transmitter Reset bit in Control Register 1. When the Transmitter Reset bit is cleared, the first full positive half-cycle of the Transmit Clock will initiate the transmit cycle, with the transmission of data or underflow characters beginning on the negative edge of the Transmit Clock pulse which started the cycle. If the Transmit Data FIFO was not loaded, an underflow character will be transmitted.

The Clear-to-Send (CTS) input provides for automatic control of the transmitter by means of external system hardware; e.g., the modem CTS output provides the control in a data communications system. The CTS input resets and inhibits the transmitter section when "High", but does not reset the Transmit Data FIFO. The TDRA status bit is inhibited by CTS being "High" in either the one-sync character or two-sync-character mode of operation.

In the external sync mode, TDRA is unaffected by $\overline{\text{CTS}}$ in order to provide Transmit Data FIFO status for preloading and operating the transmitter under the control of the $\overline{\text{CTS}}$ input. When the Transmitter Reset bit (Tx Rs) is set, the Transmit Data FIFO is cleared and the TDRA status bit is cleared. After one E clock has occurred, the Transmit Data FIFO becomes available for new data with TDRA inhibited.

Receiver Operation

Data and a presynchronized clock are provided to the SSDA receiver section by means of the Receive Data (Rx Data) and Receive Clock (Rx CLK) inputs. The data is a continuous stream of binary data bits without means for identifying character boundaries within the stream. It is, therefore, necessary to achieve character synchronization for the data at the beginning of the data block. Once synchronization is achieved, it is assumed to be retained for all successive characters within the block.

Data communications systems utilize the detection of sync codes during the initial portion of the preamble to establish character synchronization. This requires the detection of a single code or two successive sync codes. Floppy disk and cartridge tape units require sixteen bits of defined preamble and cassettes require eight bits of preamble to establish the reference for the start of record. All three are functionally equivalent to the detection of sync codes. Systems which do not utilize code detection techniques require custom logic external to the SSDA for character synchronization and use of the parallel-to-serial (external sync) mode.

(Note: The Receiver Shift Register is set to ones when reset)

Synchronization

The SSDA provides three operating modes with respect to character synchronization: one-sync-character mode, two-synccharacter mode, and external sync mode. The external sync mode requires synchronization and control of the receiving section through the Data Carrier Detect (DCD) input. This external synchronization could consist of direct line control from the transmitting end of the serial data link or from external logic designed to detect the start of the message block. The one-sync-character mode searches on a bit-by-bit basis until a match is achieved between the data in the Shift Register and the Sync Code Register. The match indicates character synchronization is complete and will be retained for the message block. In the two-sync-character mode, the receiver searches for the first sync code match on a bit-by-bit basis and then looks for a second successive sync code character prior to establishing character synchronization. If the second sync code character is not received, the bit-by-bit search for the first sync code is

Sync codes received prior to the completion of synchronization (one or two character) are not transferred to the Receive Data FIFO. Redundant sync codes during the preamble or sync codes which occure as "fill characters" can automatically be stripped from the data, when the Strip Sync control bit is set, to minimize system loading. The character synchronization will be retained until cleared by means of the Clar Sync bit, which also inhibits synchronization search when set.

Receiving Data

Once synchronization has been achieved, subsequent characters are automatically transferred into the Receive Data FIFO and clocked through the FIFO to the last empty location by E pulses (MPU System ϕ 2). The Receiver Data Available status bit

(RDA) indicates when data is available to be read from the last FIFO location (#3) when in the 1-byte transfer mode. The 2-byte transfer mode causes the RDA status bit to indicate data is available when the last two FIFO register locations are full. Data being available in the Receive Data FIFO causes an interrupt request if the Receiver Interrupt Enable (RIE) bit is set. The MPU will then read the SSDA Status Register, which will indicate that data is available for the MPU read from the Receiver Data FIFO register. The IRQ and RDA status bits are reset by a read from the FIFO. If more than one character has been received and is resident in the Receive Data FIFO, subsequent E clocks will cause the FIFO to update and the RDA and IRQ status bits will again be set. The read data operation for the 2-byte transfer mode requires an intervening E clock between reads to allow the FIFO data to shift. Optional parity is automatically checked as data is received, and the parity status condition is maintained with each character until the data is read from the Receive Data FIFO. Parity errors will cause an interrupt request if the Error Interrupt Enable (EIE) has been set. The parity bit is not transferred to the data bus but must be checked in the Status Register. NOTE: In the 2-byte transfer mode, parity should be checked prior to reading the second byte, since a FIFO read clears the error bit.

Other status bits which pertain to the receiver section are Receiver Overrun and Data Carrier Detect (DCD). The Overrun status bit is automatically set when a transfer of a character to the Receive Data FIFO occurs and the first register of the Receive Data FIFO is full. Overrun causes an interrupt if Error Interrupt Enable (EIE) has been set. The transfer of the overrunning character into the FIFO causes the previous character in the FIFO input register location to be lost. The Overrun status bit is cleared by reading the Status Register (when the overrun condition is present), followed by a Receive Data FIFO Register read. Overrun cannot occur and be cleared without providing an opportunity to detect its occurrence via the Status Register.

A positive transition on the \overline{DCD} input causes an interrupt if the EIE control bit has been set. The interrupt caused by \overline{DCD} is cleared by reading the Status Register when the \overline{DCD} status bit is "1", followed by a Receive Data FIFO read. The \overline{DCD} status bit will subsequently follow the state of the \overline{DCD} input when it goes "Low".

SSDA REGISTERS

Seven registers in the SSDA can be accessed by means of the bus. The registers are defined as read-only or write-only according to the direction of information flow. The Register Select (RS) input selects two registers in each state, one being read-only and the other write-only. The Read/Write (R/\overline{W}) input defined which of the two selected registers will actually be accessed. Four registers (two read-only and two write-only) can be addressed via the bus at any particular time. These registers and the required addressing are defined in Table 1.

Control Register 1 (C1)

Control Register 1 is an 8-bit wirte-only register that can be directly addressed from the data bus. Control Register 1 is addressed when RS = "Low" and R/\overline{W} = "Low".

Receiver Reset (Rx Rs), C1 Bit 0

The Receiver Reset control bit provides both a reset and inhibit function to the receiver section. When Rx Rs is set, it clears the receiver control logic, error logic, Rx Data FIFO

Control, Parity Error status bit, and \overline{DCD} interrupt. The Receiver Shift Register is set ones. The Rx Rs bit must be cleared after the occurrence of a "Low" level on \overline{RES} in order to enable the receiver section of the SSDA.

Transmitter Reset (Tx Rs), C1 Bit 1

The Transmitter Reset control bit provides both a reset and inhibit to the transmitter section. When Tx Rs is set, it clears the transmitter control section, Transmitter Shift Register, Tx Data FIFO Control (the Tx Data FIFO can be reloaded after one E clock pulse), the Transmitter Underflow status bit, and the CTS interrupt, and inhibits the TDRA status bit (in the one-sync-character and two-sync-character modes). The Tx Rs bit must be cleared after the occurrence of a "Low" level on RES in order to enable the transmitter section of the SSDA. If the Tx FIFO is not preloaded, it must be loaded immediately after the Tx Rs release to prevent a transmitter underflow condition.

Strip Synchronization Characters (Strip Sync), C1 Bit 2

If the Strip Sync bit is set, the SSDA will automatically strip all received characters which match the contents of the Sync Code Register. The characters used for synchronization (one or two characters of sync) are always stripped from the received data stream.

Clear Synchronization (Clear Sync), C1 Bit 3

The Clear Sync control bit provides the capability of dropping receiver character synchronization and inhibiting resynchronization. The Clear Sync bit is set to clear and inhibit receiver synchronization in all modes and is reset to zero to enable resynchronization.

Transmitter Interrupt Enable (TIE), C1 Bit 4

TIE enable both the Interrupt Request (\overline{IRQ}) output and Interrupt Request status bit to indicate a transmitter service request. When TIE is set and the TDRA status bit is "1", the \overline{IRQ} output will go "Low" (the active state) and the \overline{IRQ} status bit will go "1".

Receiver Interrupt Enable (RIE), C1 Bit 5

RIE enable both the Interrupt Request output (\overline{IRQ}) and the Interrupt Request status bit to indicate a receiver service request. When RIE is set and the RDA status bit is "1", the \overline{IRQ} output will go "Low" (the active state) and the \overline{IRQ} status bit will go "1".

Address Control 1 (AC1) and Address Control 2 (AC2), C1 Bits 6 and 7

AC1 and AC2 select one of the write-only registers — Control 2, Control 3, Sync Code, or Tx Data FIFO — as shown in Table 1, when RS = "High" and R/\overline{W} = "Low".

Control Register 2 (C2)

Control Register 2 is an 8-bit write-only register which can be programmed from the bus when the Address Control bits in Control Register 1 (AC1 and AC2) are reset, RS = "High" and R/\overline{W} = "Low".

Peripheral Control 1 (PC1) and Peripheral Control 2 (PC2), C2 Bits 0 and 1

Two control bits, PC1 and PC2, determine the operating characteristics of the Sync Match/DTR output. PC1, when "High", selects the Sync Match mode. PC2 provides the inhibit/

enable control for the SM/DRT output in the Sync Match mode. A one-bit-wide pulse is generated at the output when PC2 is "0", and a match occurs between the contents of the Sync Code Register and the incoming data even if sync is inhibited (Clear Sync bit = "1"). The Sync Match pulse is referenced to the negative edge of Rx CLK pulse causing the match.

The Data Terminal Ready (DTR) mode is selected when PC1 is "0". When PC2 = "1" the SM/DTR output = "Low" and vice versa. The operation of PC2 and PC1 is summarized in Table 4.

1-Byte/2-Byte Transfer (1-Byte/2-Byte), C2 Bit 2

When 1-Byte/2-Byte is set, the TDRA and RDA status bits will indicate the availability if their respective data FIFO registers for a single byte data transfer. Alternately, if 1-Byte/2-Byte is reset, the TDRA and RDA status bits indicate when two bytes of data can be moved without a second status read. An intervening Enable pulse must occur between data transfers.

Word Length Selects (WS1, WS2, WS3), C2 Bits 3, 4, 5

Word length Select bits WS1, WS2, and WS3 select word length of 7, 8, or 9 bits including parity as shown in Table 3.

Transmit Sync Code on Underflow (Tx Sync), C2 Bit 6

When Tx Sync is set, the transmitter will automatically send a sync character when data is not available for transmission. If Tx Sync is reset, the transmitter will transmit a Mark character (including the parity bit position) on underflow. When the underflow is detected, a pulse approximately a Tx CLK "High" period wide will occur on the underflow output if the Tx Sync bit is "1". Internal parity generation is inhibited during underflow except for sync code fill character transmission in 8 bit plus parity word lengths.

Error Interrupt Enable (EIE), C2 Bit 7

When EIE is set, the \overline{IRQ} status bit will go "1" and the \overline{IRQ} output will go "Low" if:

- A receiver overrun occurs. The interrupt is cleared by reading the Status Register and reading the Rx Data FIFO.
- DCD input has gone to a "High". The interrupt is cleared by reading the Status Register and reading the Rx Data FIFO.
- 3) A parity error exists for the character in the last location (#3) of the Rx Data FIFO. The interrupt is cleared by reading the Rx Data FIFO. The interrupt is cleared by reading the Rx Data FIFO.
- 4) The CTS input has gone to a "High". The interrupt is cleared by writing a "1" in the Clear CTS bit, C3 bit 2, or by a Tx Reset.
- 5) The transmitter has underflowed (in the Tx Sync on Underflow mode). The interrupt is cleared by writing a "1" into the Clear Underflow, C3 bit 3, or Tx Reset.

When EIE is a "0", the \overline{IRQ} status bit and the \overline{IRQ} output are disabled for the above error conditions. A "Low" level on the \overline{RES} input resets EIE to "0".

• Control Register 3 (C3)

Control Register 3 is a 4-bit write-only register which can be programmed from the bus when RS = "High" and R/\overline{W} = "Low" and Address Control bit AC1 = "1" and AC2 = "0".

External/Internal Sync Mode Control (E/I Sync), C3 Bit 0

When the E/I Sync Mode bit is "1", the SSDA is in the external sync mode and the receiver synchronization logic is disabled. Synchronization can be achieved by means of the DCD input or by starting Rx CLK at the midpoint of data bit "0" of

a character with \overline{DCD} "Low". Both the transmitter and receiver sections operate as parallel — serial converters in the External Sync mode. The Clear Sync bit in Control Register 1 acts as a receiver sync inhibit when "High" to provide a bus controllable inhibit. The Sync Code Register can serve as a transmitter fill character register and a receiver match register in this mode. A "Low" on the RES input resets the E/I Sync Mode bit placing the SSDA In the internal sync mode.

One-Sync-Character/Two-Sync-Character Mode, Control (1 Sync/2 Sync), C3 Bit 1

When the 1 Sync/2 Sync bit is set, the SSDA will synchronize on a single match between the received data and the contents of the Sync Code Register. When the 1 Sync/2 Sync bit is reset, two successive sync characters must be received prior to receiver synchronization. If the second sync character is not detected, the bit by bit search resumes from the first bit in the second character. See the description of the Sync Code Register for more details.

Clear CTS Status (Clear CTS), C3 Bit 2

When a "1" is written into the Clear \overline{CTS} bit, the stored status and interrupt are cleared. Subsequently, the \overline{CTS} status bit reflects the state of the \overline{CTS} input. The Clear \overline{CTS} control bit does not affect the \overline{CTS} input nor its inhibit of the transmitter secton. The Clear \overline{CTS} command bit is self-clearing, and writing a "0" into this bit is a nonfunctional operation.

Clear Transmit Underflow Status (CTUF), C3 Bit 3

When a "1" is written into the CTUF status bit, the CTUF bit and its associated interrupt are reset. The CTUF command bit is self-clearing and writing a "0" into this bit is a nonfunctional operation.

• Sync Code Register

The Sync Code Register is an 8-bit register for storing the programmable sync code required for received data character synchronization in the one-sync-character and two-sync-character modes. The Sync Code Register also provides for stripping the sync/fill characters from the received data (a programmable option) as well as automatic insertion of fill characters in the transmitted data stream. The Sync Code Register is not utilized for teceiver character synchronization in the external sync mode; however, it provides storage of receiver match and transmit fill characters.

The Sync Code Register can be loaded when AC2 and AC1 are a "1" and "0" respectively, and R/\overline{W} = "Low" and RS = "High".

The Sync Code Register may be changed after the detection of a match with the received data (the first sync code having been detected) to synchronize with a double-word sync pattern. (This sync code change must occur prior to the completion of the second character.) The sync match (SM) output can be used to interrupt the MPU system to indicate that the first eight bits have matched. The service routine would then change the sync match register to the second half of the pattern. Alternately, the one-sync-character mode can be used for sync codes for 16 or more bits by using software to check the second and subsequent bytes after reading them from the FIFO.

The detection of the sync code can be programmed to appear on the Sync Match/ \overline{DTR} output by writing a "1" in PC1 (C2 bit 0) and a "0" in PC2 (C2 bit 1). The Sync Match output will go "High" for one bit time beginning at the character interface between the sync code and the next character.

Parity for Sync Character

Transmitter

Transmitter does not generate parity for the sync character except 9-bit mode.

9-bit (8-bit + parity) - 8-bit sync character + parity

8-bit (7-bit + parity) – 8-bit sync character (no parity)

7-bit (6-bit + parity) - 7-bit sync character (no parity)

Receiver

At Synchronization

Receiver automatically strips the sync character(s) (two sync characters if '2 sync' mode is selected) which is used to establish synchronization. And parity is not checked for these sync characters.

After Synchronization is Established

When 'strip sync' bit is selected, the sync characters (fill characters) are stripped and parity is not checked for the stripped sync (fill) characters. When 'strip sync' bit is not selected (0), the sync character is assumed to be normal data and it is transferred into FIFO after parity checking. (When non-parity format is selected, parity is not checked.)

Strip Sync (C1 Bit 2)	Data Format (C2 Bit 3-5)	Operation
1	×	No transfer of sync code. No parity check of sync code.
0	With Parity	*Transfer data and sync codes. Parity check.
0	Without Parity	*Transfer data and sync codes. No parity check.

^{*} Subsequent to synchronization

It is necessary to pay attention to the selected sync character in the following cases.

- 1) Data format is (6 + parity), (7 + parity),
- 2) Strip sync is not selected ("0").
- After synchronization when sync code is used as a fill character.

Transmitter sends sync character without parity, but receiver checks the parity as if it is normal data. Therefore, the sync character should be chosen to match the parity check selected for the receiver in this special case.

Receive Data First-In First-Out Register (Rx Data FIFO)

The Receive Data FIFO Register consists of three 8-bit registers which are used for buffer storage of received data. Each 8-bit register has an internal status bit which monitors its full or empty condition. Data is always transferred from a full register to an adjacent empty register. The transfer from register to register occurs on E pulses. The RDA status bit will be "1" when data is available in the last location of the Rx Data FIFO.

In an Overrun condition, the overrunning character will be transferred into the full first stage of the FIFO register and will cause the loss of that data character. Successive overruns continue to overwite the first register of the FIFO. This destruction of data is indicated by means of the Overrun status

bit. The Overrun bit will be set when the overrun occurs and remains set until the Status Register is read, followed by a read of the Rx Data FIFO.

Unused data bits for short word lengths (including the parity bit) will appear as "0"s on the data bus when the Rx Data FIFO is read.

Transmit Data First-In First-Out Register (Tx Data FIFO)

The Transmit Data FIFO Register consists of three 8-bit registers which are used for buffer storage of data to be transmitted. Each 8-bit register has an internal status bit which monitors its full or empty condition. Data is always transferred from a full register to an adjacent empty register. The transfer is clocked by E pulses.

The TDRA status bit will be "High" if the Tx Data FIFO is available for data.

Unused data bits for short word lengths will be handled as "don't cares". The parity bit is not transferred over the data bus since the SSDA generates parity at transmission.

When an Underflow occurs, the Underflow character will be either the contents of the Sync Code Register or an all "1"s character. The underflow will be stored in the Status Register until cleared and will appear on the Underflow output as a pulse approximately a Tx CLK "High" period wide.

Status Register

The Status Register is an 8-bit read-only register which provides the real-time status of the SSDA and the associated serial data channel. Reading the Status Register is a non-destructive process. The method of clearing status bits depends upon the function each bit represents and is discussed for each bit in the register.

Receiver Data Available (RDA), S Bit 0

The Receiver Data Available status bit indicates when receiver data can be read from the Rx Data FIFO. The receiver data being present in the last register (#3) of the FIFO causes RDA to be "1" for the 1-byte transfer mode. The RDA bit being "1" indicates that the last two registers (#2 and #3) are full when in the 2-byte transfer mode. The second character can be read without a second status rad (to determine that the character is available). And E pulse must occur between reads of the Rx Data FIFO to allow the FIFO to shift. Status must be read on a word-by-word basis if receiver data error checking is important. The RDA status bit is reset automatically when data is not available.

Transmitter Data Register Available (TDRA), S Bit 1

The TDRA status bit indicates that data can be loaded into the Tx Data FIFO Register. The first register (#1) of the Tx Data FIFO being empty will be indicated by a "1" in the TDRA status bit in the 1-byte transfer mode. The first two registers (#1 and #2) must be empty for TDRA to be "1" when in the 2-byte transfer mode. The Tx Data FIFO can be loaded with two bytes without an intervening status read; however, one E pulse must occur between loads. TDRA is inhibited by the Tx Reset or RES. When Tx Reset is set, the Tx Data FIFO is cleared and then released on the next E clock pulse. The Tx Data FIFO can then be loaded with up to three characters of data, even though TDRA is inhibited. This feature allows preloading data prior to the release of Tx Reset. A "High" level on the CTS input inhibits the TDRA status bit in either sync mode of operation (one-sync-character or two-sync-character). CTS does not affect TDRA in the external sync mode. This

x don't care

enables the SSDA to operate under the control of the $\overline{\text{CTS}}$ input with TDRA indicating the status of the Tx Data FIFO. The $\overline{\text{CTS}}$ input does not clear the Tx Data FIFO in any operating mode.

Data Carrier Detect (DCD), S Bit 2

A positive transition on the \overline{DCD} input is stored in the SSDA until cleared by reading both Status and Rx Data FIFO. A "1" written into Rx Rs also clears the stored \overline{DCD} status. The \overline{DCD} status bit, when set, indicates that the \overline{DCD} input has gone "High", The reading of both Status and Receive Data FIFO allows Bit 2 of subsequent Status reads to indicate the state of the DCD input until the next positive transition.

Clear-to-Send (CTS), S Bit 3

A positive transiton on the $\overline{\text{CTS}}$ input is stored in the SSDA until cleared by writing a "1" into the Clear $\overline{\text{CTS}}$ control bit or the Tx Rs bit. The $\overline{\text{CTS}}$ status bit, when set, indicates that the $\overline{\text{CTS}}$ input has gone "High". The Clear $\overline{\text{CTS}}$ command (a "1" into C3 Bit 2) allows Bit 3 of subsequent Status reads to indicate the state of the $\overline{\text{CTS}}$ input until the next positive transition.

Transmitter Underflow (TUF), S Bit 4

When data is not available for the transmitter, an underflow occurs and is so indicated in the Status Register (in the Tx Sync on underflow mode). The underflow status bit is cleared by writing a "1" into the Clear Underflow (CTUF) control bit or

the Tx Rs bit. TUF indicates that a sync character will be transmitted as the next character. A TUF is indicated on the output only when the contents of the Sync Code Register is to be transferred (transmit sync code on underflow = "1").

Receiver Overrun (Rx Ovrn), S Bit 5

Overrun indicates data has been received when the Rx Data FIFO is full, resulting in data loss. The Rx Ovrn status bit is set when Overrun occurs. The Rx Ovrn status bit is cleared by reading Status followed by reading the Rx Data FIFO or by setting the Rx Rs control bit.

Receiver Parity Error (PE), S Bit 6

The parity error status bit indicates that parity for the character in the last register of the Rx Data FIFO did not agree with selected parity. The parity error is cleared when the character to which it pertains is read from the Rx Data FIFO or when Rx Rs occurs. The \overline{DCD} input does not clear the Parity Error or Rx Data FIFO status bits.

Interrupt Request (IRQ), S Bit 7

The Interrupt Request status bit indicates when the \overline{IRQ} output is in the active state (\overline{IRQ} output = "Low"). The IRQ status bit is subject to the same interrupt enables (RIE, TIE, and EIE) as the \overline{IRQ} output. The IRQ status but simplifies status inquiries for polling systems by providing single bit indication of service requests.

Register		Control*																								dress introl				Re	gister Content			
	RS	R/W	AC2	AC1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0																						
Status (S)	0	1	x	x	Interrupt Request (IRQ)	Receiver Parity Error (PE)	Receiver Overrun (Rx Ovrn)	Transmitter Underflow (TUF)	Clear-to- Send (CTS)	Data Carrier Detect (DCD)	Transmitter Data Register Available (TDRA)	Receiver Data Available (RDA)																						
Control 1 (C1)	0	0	x	×	Address Control 2 (AC2)	Address Control 1 (AC1)	Receiver Interrupt Enable (RIE)	Transmitter Interrupt Enable (TIE)	Clear Sync	Strip Sync Characters (Strip Sync)	Transmitter Reset (Tx Rs)	Receiver Reset (Rx Rs)																						
Receive Data FIFO	1	1	×	x	D,	D ₆	D,	D ₄	D ₃	D ₂	D _i	D _o																						
Control 2 (C2)	1	0	0	G	Error Interrupt Enable (EIE)	Transmit Sync Code . on Underflow (Tx Sync)	Word Length Select 3 (WS3)	Word Length Select 2 (WS2)	Word Length Select 1 (WS1)	1-Byte/2-Byte Transfer (1-Byte/2-Byte)	Peripheral Control 2 (PC2)	Peripheral Control 1 (PC1)																						
Control 3 (C2)	1	0	0	1	Not Used	Not Used	Not Used	Not Used	Clear Transmitter Underflow Status (CTUF)	Clear CTS Status (Clear CTS)	One-Sync- Character/ Two-Sync Character Mode Control (1 Sync/ 2 Sync)	External/ Internal Sync Mode Control (E/I Sync)																						
Sync Code	1	0	1	0	D_7	D ₆	D _s	D ₄	D ₃	D ₂	D ₁	D _o																						
Transmit Data FIFO	1	0	1	1	D ₇	D ₆	D,	D ₄	D ₃	D ₂	D ₁	D ₀																						

Table 1 SSDA Programming Model

^{* 0;&}quot;Low" level, 1;"High" level

^{** &}quot;FF" should not be used as Sync Code.

^{***} When the SSDA is used in applications requiring the MSB of data to be receive and transmitted first, the data bus inputs to the SSDA may be reversed (D₀ to D₇, etc.). Caution must be used when this is done since the bit positions in this table will be reversed, and the parity should not be selected.

Table 2 Functions of SSDA Register

Register	Bit	Symbol		Fu	nction							
	7	IRQ	The IRQ flag the enables i	is cleared when the source of the IRC nthe Control Registers: TIE, RIE, EI	is cleared. The E.	source is determined by						
	6	PE		When parity error is detected in receive data.		Read Rx Data FIFO, or a "1" into Rx Rs (C1 Bit 0).						
	5	Rx Ovrn		When receive data FIFO overruns.		Read Status and then Rx Data FIFO, or a "1" into Rx Rs (C1 Bit 0).						
	4	TUF		When under flow is occurred in the transmitter.		A "1" into CTUF (C3 Bit 3) or into Tx Rs (C1 Bit 1).						
	3	CTS]	When CTS signal rises.		A "1" into Clear CTS (C3 Bit 2) or a "1" into Tx Rs (C1 Bit 1)						
Status Register (S)	2	DCD	Conditions for Set	When DCD signal rises.	Conditions for Reset	Read Status and then Rx Data FIFO or a "1" into Rx Rs (C1 Bit 0)						
	1	TDRA		Byte Transfer Mode; when the transmit data FIFO (#1) is empty.		Write into Tx Data FIFO.						
				2 Byte Transfer Mode; when the transmit data FIFO (#1, #2) is empty.								
		55.4		1 Byte Transfer Mode; when the data is received in the receive data FIFO (#3).		D. 10. 0. 5150						
	0 RDA		2 Byte Transfer Mode; when the data is received in the receive data FIFO (#2, #3).		Head HX Data FIFU.							
	7	AC2 AC1	Used to acces	• •								
	5	RIE	When "1", er	nables interrupt on RDA (S Bit 0).	•••••							
Control	4	TIE	When "1", er	nables interrupt on TDRA (S Bit 1).	•••••							
Register 1 (C1)	3	Clear Sync	When "1", cl	ears receiver character synchronizatio	•							
.017	2	Strip Sync	When "1", st	rips all sync codes from the received of								
	1	Tx Rs	When "1", re	sets and inhibits the transmitter section	on.							
	0	Rx Rs	When "1", re	sets and inhibits the receiver section.	•••••							
	7	EIE				pt flags (S Bits 6 through 2).						
	6	Tx Sync	When "1", al Status bit and	lows sync code contents to be transfed output. When "0", an all mark chara	rred on underflacter is transmit	ow, and enables the TUF tted on underflow.						
Control Register 2 (C2)	5 4 3	WS3 WS2 WS1	Word Length		•••••							
	2	1-Byte/2-Byte		nables the TDRA and RDA bits to inc	licate when a 1-b	oyte transfer can occur; when						
	1 0	PC2 PC2		•								
	3	CTUF	1									
Control Register 3	2	Clear CTS										
C3)	1	1-Sync/2-Sync	When "1", se	1 Byte Transfer Mode; when the transmit data FIFO (#1) is empty. 2 Byte Transfer Mode; when the transmit data FIFO (#1, #2) is empty. 1 Byte Transfer Mode; when the data is received in the receive data FIFO (#3). 2 Byte Transfer Mode; when the data is received in the receive data FIFO (#3). Read Rx Data FIFO data is received in the receive								
	0	E/I Sync	When "1", se	lects the external sync mode: when "	O", selects the i	nternal sync mode.						


Table 3 Word Length

Bit 5 WS3	Bit 4 WS2	Bit 3 WS1	Word Length
0	0	0	6 Bits + Even Parity
0	0	1	6 Bits + Odd Parity
0	1	0	7 Bits
0	1	1	8 Bits
1	0	0	7 Bits + Even Parity
1	0	1	7 Bits + Odd Parity
1	1	0	8 Bits + Even Parity
1	1	1	8 Bits + Odd Parity

Table 4 SM/DTR Output Control

Bit 1 PC2	Bit 0 PC1	SM/DTR Output at Pin 5
0	0	"High" Level*
0	1	Pulse1-Bit Wide, on SM
1	0	"Low" Level*
1	1	SM Inhibited, "Low"*

- * OUTPUT level is fixed by the data written into PC2, PC1.
- ** When "10" or "11", output is fixed at "Low".



■ INTERFACE SIGNALS FOR MPU

The SSDA interfaces to the HD6800 MPU with an 8-bit bi-directional data bus, a chip select line, a register select line, an interrupt request line, read/write line, an enable line, and a reset line. These signals, in conjunction with the HD6800 VMA output, permit the MPU to have complete control over the SSDA.

Bi-Directional Data Bus (D₀∼D₇)

The bi-directional data bus $(D_0 \sim D_7)$ allow for data transfer between the SSDA and the MPU. The data bus output drivers are three-state devices that remain in the high impedance (off) state except when the MPU performs an SSDA read operation.

Enable (E)

The Enable signal, E, is a high impedance TTL compatible input that enables the bus input/output data buffers, clocks data to and from the SSDA, and moves data through the FIFO Registers. This signal is normally the continuous HMCS6800 System $\phi 2$ clock, so that incoming data characters are shifted through the FIFO.

Read/Write (R/W̄)

The Read/Write line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the SSDA's input/output data bus interface. When Read/Write is "High" (MPU read cycle), SSDA output drivers are turned on if the chip is selected and a selected register is read. When it is "Low", the SSDA output drivers are turned off and the MPU writes into a selected register. The Read/Write signal is also used to select read-only or write-only registeres within the SSDA.

• Chip Select (CS)

This high impedance TTL compatible input line is used to address the SSDA. The SSDA is selected when \overline{CS} is "Low". VMA should be used in generating the \overline{CS} input to insure that false selects will not occur. Transfers of data to and from the SSDA are then performed under the control of the Enable signal, Read/Write, and Register Select.

Register Select (RS)

The Register Select line is a high impedance input that is TTL compatible. A "High" level is used to select Control Registers C2 and C3, the Sync Code Register, and the Transmit/Receive Data Registers. A "Low" level selects the Control 1 and Status Registers (see Table 1).

Interrupt Request (IRQ)

IRQ is a TTL compatible, open-drain (no internal pullup), active "Low" output that is used to interrupt the MPU. The IRQ remains "Low" until cleared by the MPU.

• Reset (RES)

The RES input provides a means of resetting the SSDA from an external source. In the "Low" state, the RES input causes the following:

- Receiver Reset (Rx Rs) and Transmitter Reset (Tx Rs) bits are set causing both the receiver and transmitter sections to be held in a reset condition.
- 2) Peripheral Control bits PC1 and PC2 are reset to zero, causing the SM/DTR output to be "High".
- 3) The Error Interrupt Enable (EIE) bit is reset.
- 4) An internal synchronization mode is selected.
- 5) The Transmitter Data Register Available (TDRA) status bit is cleared and inhibited.

When RES returns "High" (the inactive state), the transmitter and receiver sections will remain in the reset state until the Receiver Reset and Transmitter Reset bits are cleared via the bus under software control. The control Register bits affected by RES (Rx Rs, Tx Rs, PC1, PC2, EIE, and E/I Sync) cannot be changed when RES is "Low".

CLOCK INPUTS

Separate high impedance TTL compatible inputs are provided for clocking of transmitted and received data.

Transmit Clock (Tx CLK)

The Transmit Clock input is used for the clocking of transmitted data. The transmitter shifts data on the negative transition of the clock.

Receive Clock (Rx CLK)

The Receive Clock input is used for clocking in received data. The clock and data must be synchronized externally. The receiver samples the data on the positive transition of the clock.

SERIAL INPUT/OUTPUT LINES

Receive Data (Rx Data)

The Receive Data line is a high impedance TTL compatible input through which data is received in a serial format. Data rates are from 0 to 600 kbps.

Transmit Data (Tx Data)

The Transmit Data output line transfers serial data to a modem or other peripheral. Data rates are from 0 to 600 kbps.

■ PERIPHERAL/MODEM CONTROL

The SSDA includes several functions that permit limited control of a peripheral or modem. The functions included are CTS, SM/DTR, DCD, and TUF.

Clear-to-Send (CTS)

The CTS input provides a real-time inhibit to the transmitter

section (the Tx Data FIFO is not disturbed). A positive $\overline{\text{CTS}}$ transition resets the Tx Shift Register and inhibits the TDRA status bit and its associated interrupt in both the one-sync-character and two-sync-character modes of operation. TDRA is not affected by the $\overline{\text{CTS}}$ input in the external sync mode.

The positive transition of \overline{CTS} is stored within the SSDA to insure that its occurrence will be acknowledged by the system. The stored \overline{CTS} information and its associated \overline{IRQ} (if enabled) are cleared by writing a "1" in the Clear \overline{CTS} bit. The \overline{CTS} status bit subsequently follows the \overline{CTS} input when it goes "Low".

The CTS input provides character timing for transmitter data when in the external sync mode. Transmission is initiated on the negative transition of the first full positive clock pulse of the transmitter clock (Tx CLK) after the release of CTS (see Figure 6).

Data Carrier Detect (DCD)

The \overline{DCD} input provides a real-time inhibit to the receiver section (the Rx FIFO is not disturbed). A positive \overline{DCD} transition resets and inhibits the receiver section except for the Receiver FIFO and the RDRA status bit and its associated \overline{IRO} .

The positive transition of \overline{DCD} is stored within the SSDA to insure that its occurrence will be acknowledged by the system. The stored \overline{DCD} information and its associated \overline{IRQ} (if enabled) are cleared by reading the Status Register and then the Receiver FIFO, or by writing a "1" into the Receiver Reset bit. The \overline{DCD} status bit subsequently follows the \overline{DCD} input when it goes "Low". The \overline{DCD} input provides character synchronization timing for the receiver during the external sync mode of operation. The receiver will be initialized and data will be sampled on the positive transition of the first full Receive Clock

cycle after release of \overline{DCD} (see Figure 7).

Sync Mach/Data Terminal Ready (SM/DTR)

The SM/\overline{DTR} output provides four functions (see Table 4) depending on the state of the PC1 and PC2 control bits. When the Sync Match mode is selected (PC1 = "1", PC2 = "0"), the output provides a one-bit-wide pulse when a sync code is detected. This pulse occurs for each sync code match even if the receiver has already attained synchronization. The SM output is inhibited when PC2 = "1". The \overline{DTR} mode (PC1 = "0") provides an output level corresponding to the complement of PC2 (\overline{DTR} = "0" when PC2 = "1".) (see Table 4.)

Transmitter Underflow (TUF)

The Underflow output indicates the occurrence of a transfer of a "fill character" to the Transmitter Shift Register when the last location (#3) in the Transmit Data FIFO is empty. The Underflow output pulse is approximately a Tx CLK "High" period wide and occurs during the last half of the last bit of the character preceding the "Underflow" (see Figure 4). The Underflow output pulse does not occur when the Tx Sync bit is in the reset state.

■ NOTE FOR USAGE

If the hold time of \overline{CS} signal and R/\overline{W} signal is within 50~230 ns, there is a case that Transmit Data FIFO is not cleared and TDRA flag is not set when software reset using TxRS (TxRS=1) is executed. Usual program for data transmission will start to send the data as shown in Fig. 11 and Fig. 12.

In this case, the data of the first three bytes are not preset and unexpected data which is remaining in Transmit Data FIFO are sent in the first two bytes.




Figure 11 Normal Flow of Starting the Transmission and Reception





Figure 12 Transmission Start Sequence

In case of SSDA, Address Hold Time should be from 20 to 50 ns or over 230 ns.

DCD Input in External Synchronization Mode

In case of receiving data in External Synchronization Mode, Receive data is put off by one bit at times, when \overline{DCD} is drived like \int in RxCLK cycle in which RDA flag is set.



To avoid this case, use SSDA in the following method.

 DCD → and RxCLK → should meet the relation shown in Fig. 14.




Figure 14 DCD Input Timing in External Sync Mode

(2) RxData should be input regarding the second RxCLK rise as D₀ bit, after DCD ...

HD46508, HD46508-1, HD46508A, HD46508A-1 ADU (Analog Data Acquisition Unit)

The HD46508 is a monolithic NMOS device with a 10-bit analog-to-digital converter, a programmable voltage comparator, a 16-channel analog multiplexer and HMCS6800 microprocessor family compatible interface.


Each of 16 analog inputs is either converted to a digital data by the analog-to-digital converter or compared with the specified value by the programmable comparator. The analog-to-digital converter uses successive approximation method as the conversion technique. It's intrinsic resolution is 10 bits but it can be 8 bits if the programmer so desires. The programmable voltage comparator compares the input voltage with the value specified by the programmer. The result (greater than, or smaller than) is reflected to the flag in the status register.


The device can expand its capability by controlling the external circuits such as sample holder, pre-amplifier and external multiplexer.

With these features, this device is ideally suited to applications such as process control, machine control and vehicle control.


FEATURES

- 16-channel Analog multiplexer
- Programmable A/D Converter resolution (10-bit or 8-bit)
- Programmable Voltage comparison (PC)
- Conversion Time 100μs (A/D), 13μs(PC)
- External Sample and Hold Circuit Control
- Auto Range-switching Control of External Amplifier
- Waiting Function for the Settling Time of External Amplifier
- Interrupt Control (Only for A/D conversion)
- Single +5V Power Supply
- Compatible with HMCS6800 Bus (The connection with other Asynchronous Buses possible)





PIN ARRANGEMENT



(Top View)

* ORDERING INFORMATION

ADU	Bus Timing	Non Linearity*
HD46508A	1 MHz	
HD46508A-1	1.5 MHz	±1 LSB
HD46508	1 MHz	
HD46508-1	1.5 MHz	±3 LSB

* Specification for 10 bit A/D conversion




Figure 1 Internal Block Diagram

HD46508, HD46508-1, HD46508A, HD46508A-1-

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Analog Input Voltage	V _{Ain} *	-0.3 ∼ +7.0	V
Operating Temperature	Topr	- 20 ∼ + 75	°c
Storage Temperature	T _{stg}	- 55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5	5.25	V
Input "High" Voltage	V _{IH} *	2.0		V _{cc}	٧
Input "Low" Voltage	V _{IL} *	-0.3	_	0.8	V
Analog Input Voltage	V _{Ain} *	0	_	5.0	V
Reference Voltage	V _{REF(+)} *	_	5.0	V _{CC} +0.25	V
neterence vortage	V _{REF(-)} *	-0.1	0	-	V
Voltage Center of Ladder	$\frac{V_{REF(+)} + V_{REF(-)}^*}{2}$	_	V _{CC}	V _{CC} +0.25	V
Operating Temperature	T _{opr}	- 20	25	75	°c

^{*}With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS <1> $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C$, unless otherwise noted.)

İtem		Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage		V _{IH}		2.0	-	V _{cc}	٧
Input "Low" Voltage		VIL		-0.3		0.8	٧
	$D_0 \sim D_7$		I _{OH} = -205µA	2.4	-	_	
Output "High" Voltage	GAINSEL	Voh	I _{OH} = -200μA	2.4	_	_	٧
	GAINSEL		I _{OH} = -10μA	V _{cc} -1.0	_	_	
O	Do~D, GAINSEL	.,	I _{OL} = 1.6 mA	_	_	0.4	>
Output "Low" Voltage	ĪRQ	VoL	I _{OL} = 3.2 mA	_	_	0.4	٧
Input Leakage Current	E, CLK, R/W RES, RS ₀ , RS ₁ CS ₀ , CS ₁	l _{in}	V _{in} = 0 ~ 5.25∨	-2.5	_	2.5	μΑ
Three-State (off state) Input Current	$D_0 \sim D_7$	I _{TSI}	V _{in} = 0.4 ~ 2.4V	-10	_	10	μΑ
Output Leakage Current	ĪRO	I _{LOH}	V _{OH} = 2.4V	_	_	10	μΑ
Power Dissipation		PD		_	_	500	mW
	$D_0 \sim D_7$			_	-	12.5	pF
Input Capacitance	E, CLK, R/W RES, RS ₀ , RS ₁ CS ₀ , CS ₁	C _{in}	V _{in} = 0V, Ta = 25°C f = 1 MHz	_	_	10.0	pF
Output Capacitance	IRQ, GAINSEL	C _{out}	V _{in} = 0V, Ta = 25°C f = 1 MHz	_	_	10.0	pF

• DC CHARACTERISTICS <2> (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = -20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

Item	Test Condition	min	typ	max	Unit
Analog Multiplexer ON Resistance	$V_{Ain} = 5.0V,$ $V_{CC} = 4.75V, Ta = 25^{\circ}C$	_	_	1	kΩ
OFF Channel Leakage Current	$V_{Ain} = 5.0V$ $V_{CC} = 4.75V$, $T_a = 25^{\circ}C$ $COMMON = 0V$	_	10	100	nA
	$V_{Ain} = 0V$, $T_a = 25^{\circ}C$ $V_{CC} = 4.75V$, COMMON = 5V	-100	-10	_	nA
Analog Multiplexer Input Capacitance			-	7.5	pF
Ladder Resistance (from REF(+) to REF(-))	V _{REF (+)} = 5.0V V _{REF (-)} = 0V, Ta = 25°C	10	_	40	kΩ

• CONVERTER SECTION (Ta = 25°C, $V_{CC} = V_{REF(+)} = 5.0V$, $t_{cycC} = 1\mu s$, unless otherwise noted.)

1. 10-BIT A/D CONVERSION

Item		HD4	6508A, HD46	508A-1	H	Unit		
Item		min	typ	max	min	typ	max	Unit
Resolution			10	_	_	10	-	bits
Non-linearity Error	*		±1/2	±1	_	±1	±3	LSB
Zero-Error		_	±1/2	±3/4	_	±1/2	±1	LSB
Full-Scall Error			±1/4	±1/2	_	±1/2	±1	LSB
Quantization Error		-	_	±1/2	_	_	±1/2	LSB
Absolute Accuracy	*		±1	±3/2	_	±2	±4	LSB

2. 8-BIT A/D CONVERSION

		HD4	6508A, HD469	508A-1	Н	Unit		
Item	F	min	typ	max	min	typ	max	Unit
Resolution		_	8	_	-	8	-	bits
Non-linearity Error	*	<u>-</u> .	±1/8	±1/4	_	±1/4	±3/4	LSB
Zero-Error			±1/4	±3/8	_	±3/8	±1/2	LSB
Full-Scall Error		_	±1/4	±3/8	_	±3/8	±1/2	LSB
Quantization Error		_	-	±1/2	_	_	±1/2	LSB
Absolute Accuracy	*	_	±5/8	±3/4	_	±3/4	±5/4	LSB

3. PROGRAMMABLE VOLTAGE COMPARISON (PC)

Item	HD46	508A, HD465	08A-1	н	Limia		
Item	min	typ	max	min	typ	max	Unit
Resolution	_	8	_	_	8	_	bits
Non-linearity Error *	_	±1/8	±1/4	_	±1/4	±3/4	LSB
Zero-Error	_	±1/4	±3/8	_	±3/8	±1/2	LSB
Full-Scall Error		±1/4	±3/8	_	±3/8	±1/2	LSB
Absolute Accuracy *	_	±3/8	±5/8	_	±1/2	±1	LSB

^{*}Temperature Coefficient; 25 ppm of FSR/°C (max)

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^{\circ}C$, unless otherwise noted.)

1. CLOCK WAVEFORM

Item	Symbol	Test	CD* = 0			CD* = 1			
Item	Зуптрог	Conditions	min	typ	max	min	typ	max	Unit
CLK Cycle Time	t _{cycc}		1.0		10	0.5		5	μs
CLK "High" Pulse Width	PW _{CH}		0.45		4.5	0.22	_	2.2	μs
CLK "Low" Pulse Width	PW _{CL}	Fig. 2	0.40	_	4.0	0.21		2.1	μs
Rise and Fall Time of CLK	t _{Cr} , t _{Cf}		_	_	25	_	_	25	ns

⁺ CD : CLK Divider bit




Figure 2 CLK Waveform

2. IRQ, GAINSEL OUTPUT

item	Symbol	Test condition	min	typ	max	Unit
IRQ Release Time	tiR	Fig. 3		_	650	ns
CAINCEL Delevi Time	t _{GSD1}	Fig. 4	-	_	750	ns
GAINSEL Delay Time	t _{GSD2}	Fig. 4	-	_	750	ns

t_{GSD1}: TTL Load t_{GSD2}: CMOS Load





Figure 3 IRQ Release Time

(1) Sample & Hold



(2) x2, x4 Auto Range-Switching, Programmable Gain





Figure 4 GAINSEL Delay Time

2. BUS TIMING CHARACTERISTICS READ OPERATION SEQUENCE

Item	Symbol	Test Condition	HD46508 HD46508A			HD4	Unit		
			min	typ	max	min	typ	max	
Enable Cycle Time	t _{cycE}		1.0	_	_	0.666	_	_	μs
Enable "High" Pulse Width	PWEH				_	0.28	_	_	μs
Enable "Low" Pulse Width	PWEL		0.40	_	_	0.28	_	-	μs
Rise and Fall Time of Enable	t _{Er,tEf}		_	_	25	-	_	25	ns
Address Set Up Time	tAS	Fig. 5	140	_	_	140	_	_	ns
Data Delay Time	toda		_	_	320	_	_	220	ns
Data Access Time	tACC		_	_	460	_	_	360	ns
Data Hold Time	tн		10		_	10	_	_	ns
Address Hold Time tah			10	_	_	10	_	_	ns

WRITE OPERATION SEQUENCE

ltem	Symbol	Test Condition	HD46508 HD46508A			HD4	Unit		
		Condition	min	typ	max	min	typ	max	7
Enable Cycle Time	t _{cycE}		1.0	_	_	0.666	_	_	μs
Enable "High" Pulse Width	PWEH	PWEH			_	0.280		_	μs
Enable "Low" Pulse Width	PWEL	7	0.40	_	_	0.280	_	_	μs
Rise and Fall Time of Enable	ter, ter	Fig. 6	_	_	25	_	_	25	ns
Address Set Up Time	t _{AS}]	140		_	140	_	_	ns
Data Set Up Time	t _{DSW}	}	195	_	_	80	_	_	ns
Data Hold Time	t _H			_	_	10	_	_	ns
ddress Hold Time t _{AH}		1	10	_	_	· 10	-	_	ns






Figure 6 Write Timing




Figure 7 Test Load

LOAD C (GAINSEL)

SIGNAL DESCRIPTION

Processor Interface

Data Bus $(D_0 \sim D_7)$

The Bi-directional data lines $(D_0 \sim D_7)$ allow data transfer between the ADU and MPU. Data bus output drivers are three state buffers that remain in the high-impedance state except when MPU performs a ADU read operation.

Enable (E)

The Enable signal (E) is used as strobe signal in MPU R/W operation with the ADU internal registers. This signal is normally derived from the HMCS6800 system clock (ϕ_2).

Chip Select (CS₀, CS₁)

The Chip Select lines $(CS_0, \overline{CS_1})$ are used to address the ADU. The ADU is selected when CS_0 is at "High" and $\overline{CS_1}$ is at "Low" level.

Read/Write (R/W)

The R/\overline{W} line controls the direction of data transfer between the ADU and MPU. When R/\overline{W} is at "High" level, data of ADU is transferred to MPU. When R/\overline{W} is at "Low" level, data of MPU is transferred to ADU.

Register Select (RS₀, RS₁)

The Register Select line (RS₀, RS₁) are used to select one of the 4 ADU internal registers. Table 1 shows the relation between (RS₀, RS₁) address and the selected register. The lowest 2 address lines of MPU are usually used for these signals.

Reset (RES)

This input is used to reset the ADU. An input "Low" level on RES line forces the ADU into following status.

- All the shift-registers in ADU are cleared and the conversion operation is stopped.
- The GAINSEL output goes down to "Low" level. The IRQ output is made "Off" state and the D₀~D₇ are made high impedance state.

Interrupt Request (IRQ) (Open Drain Output)

This output line is used to inform the A/D conversion end signal to the MPU. This signal becomes active "Low" level when IE bit in the control register 1 is "1" and IRQ bit in the control register 2 goes "1" at the end of conversion. And this signal returns to "High" right after The MPU reads the A/D Data Register (R3). Programmable voltage comparison

does not affect this signal.

Analog Data Interface

Analog Input (Al₀~Al₁₅)

The Input Analog Data to be measured is applied to these Analog Input (AI₀~AI₁₅). These are multiplexed by internal 16 channel multiplexer and output to COMMOM pin. A particular input channel is selected when the multiplexer channel address is programmed into the control Register 1 (R1).

Multiplexer Common Output (COMMON)

This signal is the output of the 16 channel analog multiplexer, and may be connected to the input of pre-amplifier or sample/hold circuit according to user's purposes. When no external circuit needed, this output should be connected to the COMPIN input.

Comparator Input (COMPIN)

This is a high impedance input line that is used to transmit selected analog data to comparator. The COMMON line is usually connected to this input. When external Pre-amplifier or Sample/hold circuit is used, output of these circuits may be connected to this input.

Reference Voltage (+) (REF (+))

This line is used to apply the standard voltage to the internal ladder resistors.

Reference Voltage (-) (REF (-))

This line is connected to the analog ground.

ADU Control

Conversion Clock (CLK)

The CLK is a standard clock input signals which defines internal timing for A/D conversion and PC operation.

Gain Select (GAINSEL) (CMOS Compatible Output)

This output is used to control the external circuit. The function of this signal is programmable and it is specified by (G1, G0) bits in Control Register 0. By using this output, user can control the auto-range-switching of external preamplifier, also control external sample & hold circuit, etc. as well.

[NOTE] This LSI is different from other HMCS6800 family LSIs in following function

• RES doesn't affect IE bit of R0

■ FUNCTION OF INTERNAL REGISTERS

Structure

Table 1 Internal Registers of the ADU

CS ₁					5	D	Write	Data Bit								
CS ₁	CS₀	RS ₁	RS₀	Reg. #	Register Name	teg. # Register Name head	Read	vvrite	7	6	5	4	3	2	1	0
0	1	0	0	R0	Control Register 0	0	0	ΙE	CD	ST				G1	G0	
0	1	0	1	R1	Control Register 1	0	0	SC	GS	PC	МІ	D3	D2	D1	D0	
0	1	1	0	R2	Status & A/D Data Register (H)	0	×	IRQ	BSY	PCO		٥٧	DW	C9	C8	
0	1	1	1	R3	A/D Data Register (L)	0	×	C7	C6	C5	C4	C3	C2	C1	CO	
0	1	1	1	R4	PC Data Register	×	0	В7	В6	B5	B4	В3	B2	В1	В0	

(Note) O --- YES

x --- NO

Control Register 0 (R0)




Figure 8 Control Register 0

*RES doesn't affect IE bit.

Control Register 1 (R1)





Figure 9 Control Register 1

Status & A/D Data Register (H)



V_{Ain}: Unknown Input Voltage V_p: Programmed Voltage by R4

C9, C8 bits are cleared when 8 bit A/D conversion is performed.

Figure 10 Status & A/D Data Register (H)

A/D Data Register (L)




Figure 11 A/D Data Register (L)

PC Data Register

7	6	5	4	3	2	1	0
В7	В6	B5	B4	В3	B2	В1	В0

8 bit Data for Programmable Voltage Comparison

Figure 12 PC Data Register

• Description for the Internal Registers Control Register 0 (R0)

This Register is a 5-bit read/write register that is used to specify Interrupt Enable (IE), CLK Divider (CD), Settling Time (ST) and Mode Select (G0, G1). This Register should be written before writing R1.

IE bit: (Interrupt Enable)	IE = "1", IE = "0",	Interrupt is requested through the IRQ output. Interrupt is masked.
CD bit: (Clock Divider)	CD = "0".	CLK ÷ 2 is used as internal clock. CLK is used directly.
ST bit: (Settling Time)	{	First comparison is executed after 1 expanded cycle in order to compensate external amplifiers settling delay. Cycle is not delayed.
G0, G1 bit; (Mode select)	These bits a	are used to specify the func- INSEL signal when GS bit

Table 2 Function of G0, G1

G1	G0	Mode Select
0	0	Sample & Hold
0	1	Auto Range-Switching x 2
1	0	Auto Range-Switching x 4
1	1	Programmable Gain Control

Control Register 1 (R1)

This register is an 8-bit read/write register that is used to store the command for A/D conversion mode and programmable comparison mode. This register includes MPX channel address $(D_0 \sim D_3)$, MPX inhibit (MI), programmable comparator select (PC), GAINSEL enable (GS) and short-cycle conversion (SC) bits. When this register (R1) is programmed, each conversion mode starts.

SC bit	(SC = "1",	Short-cycle conversion (8 bit length) Normal conversion
(Short-cycle)	1	(8 bit length)
	SC = "0",	Normal conversion
		(10 bit length)
GS bit	(GS = "1".	GAINSEL signal is enabled. The function of GAINSEL is specified by (G0, G1) bits. GAINSEL signal is dis- abled. ("Low" level)
(GAINSEL Enable)	,	enabled. The function of
(,	{	GAINSEL is specified by
		(G0 G1) bits
	GS = "0"	GAINSEL signal is dis-
	. ,	abled ("Low" level)
DC his	(DC - 412	Description 11
(Programme construction)	PC = T,	Programmable voltage comparator mode A/D conversion mode
(Frogram comparator)	DG - "0"	comparator mode
	(PC = "0",	A/D conversion mode
MI bit	MI = "1",	Internal MPX channel is
(MPX Inhibit))	inhibited in order to use
		external MPX channel.
	MI = "0",	Internal MPX channel is inhibited in order to use external MPX channel. Internal MPX channel is
		used.
D0~D3	These bits a	are used to select the
(MPX channel)		MPX channel.

Table 3 MPX Channel Addressing

Channel #1	D3	D2	D1	D0	Analog Input
0	0	0	0	0	Alo
1	0	0	0	1	Al ₁
2	0	0	1	0	Al ₂
3	0	0	1	1	Al ₃
4	0	1	0	0	Al ₄
5	0	1	0	1	Al ₅
6	0	1	1	0	Al ₆
7	0	1	1	1	Al ₇
8	1	0	0	0	Ala
9	1	0	0	1	Al9
10	1	0	1	0	Al ₁₀
11	1	0	1	1	Alıı
12	1	1	0	0	Al ₁₂
13	1	1	0	1	Al ₁₃
14	1	1	1	0	Al ₁₄
15	1	1	1	1	Al ₁₅

Table 4 Function Select

PC	SC	Function	GS	(G0, G1)
	0	10 bit AD CONV.	0	DISABLE
•			1	ENABLE*
0	1	8 bit AD CONV.	0	DISABLE
			1	ENABLE*
1	×	PROG. COMP (8 bit)	х	DISABLE

x = Do not care = See Table 6

[NOTE] CD bit and ST bit are effective in every case.

Status & A/D Data Register (H) (R2)

This register is a 7-bit read only register that is used to store the upper 2-bit data (C8, C9), data weight (DW), data overscale (OV), programmable comparator output (PCO), busy (BSY) and interrupt request(IRQ).

: These bits store upper 2-bit data mea-(Upper bit data) sured by 10 bit length conversion.

DW bit (Data weight) : This bit indicates data weight when Auto range-switching mode is selected. This bit is set or reset when the conversion has completed. The conditions are shown in following Table.

In this mode GAINSEL output also goes "High" or "Low" on the same condition shown in Table 5.

Other status of DW bit is shown in Table 6.

OV bit (Over scale) : This bit is set when analog data is greater than or equal to reference Volt-

age $(V_{REF(+)})$.

PCO bit (Programmable comparator

Output)

: This bit indicates the result of programmable voltage comparison.

"1" → PCO $V_{Ain} > V_{p}$ "0" → PCO $V_{Ain} < V_p$

VAin: Analog Input Voltage to be compared Vp : Programmed Voltage

(R4)

BSY bit

: This bit indicates that the ADU is now

under conversion. (Busy)

IRO bit ' (Interrupt Request)

This bit is set when the A/D conversion has completed and cleared by reading

the R3.

A/D Data Register (L) (R3)

This register is an 8-bit read-only register that is used to store the lower 8 bits data of 10-bit conversion or full 8 bits data of the 8-bit conversion.

PC Data Register (R4)

This register is an 8-bit write-only register prepared for Programmable Voltage comparison. Stored data is converted to digital voltage, and compared with analog input to be measured. The result of comparison is set into PCO bit.

Table 5 Data Weight (DW) Set or Reset Condition

Condition Mode	Set ("1")	Reset ("0")
Auto Range-Switching (x2)	$V_{Ain} < \frac{410}{1024} \cdot V_{REF(+)}$	$V_{Ain} > \frac{410}{1024} \cdot V_{REF(+)}$
Auto Range-Switching (x4)	$V_{Ain} < \frac{206}{1024} \cdot V_{REF(+)}$	$V_{Ain} > \frac{206}{1024} \cdot V_{REF(+)}$

: Analog Input Voltage to be measured

VREF(+) Voltage Applied to REF(+)

642

Figure 13 A/D Conversion Timing Chart (Basic Sequence)

• A/D Conversion and PC sequence $(t_{cyc}=1\mu s)$







Co	nversion	n Start						C	onversion	End
2 ⁹ (MSB)	2 ⁸	27	2 ⁶	25	2 ⁴	* 2 ³	2 ²	21	2 ⁰ (LSB)	
- 9μs -	9μs- - -			9	0μs					
2 ⁹ (MSB)	2 ⁸	27	2 ⁶	2⁵	2 ⁴	2 ³	2 ²	21	2º (LSB)	Over Scale
9μs>									_	†

Overscale check Cycle (Analog Input is compared with V_{REF(+)}.)

21

20

(LSB)

3) Expanded Sequence
/ SC = "0" \


1	SC =	"0"\
1	ST =	"1"
/	GS=	"0"/

Expand	29	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2º
Cycle	(MSB)						}			(LSB)
18/	16									


MSB cycle is expanded to compensate external amplifier's settling delay.


4) Auto Range-Switching Control





5) Auto Range- a) Analog Input < 1/2 $V_{REF(+)}$ or 1/4 $V_{REF(+)}$ Switching & Expansion





→ "GAINSEL" goes "High"


Expand Auto 2^9 2^8 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0 (LSB)

Cycle Range (MSB)

GAINSEL doesn't go "High"

6) Sample & Hold Control Sequence / SC = "0" / ST = "0" GS = "1"

G0 = "0" G1 = "0"



HD46508, HD46508-1, HD46508A, HD46508A-1-

7) Programmable

Gain Control

Se	que	nc	e	
/	SC	=	"0"\	
/	ST	=	"0"	١
	GS	=	"1"	١
\	G0	=	"1"	Ι
/	G1	=	"1"/	_

"GAINSEL	" always	goes	"High"

29	2 ⁸	27	2 ⁶	2⁵	2 ⁴	2 ³	2 ²	2 ¹	20			
(MSB)		1	L !			i			(LSB)			
- 9us -												

8) Programmable

Gain & Expansion Control Sequence

/	·SC	=	"0"√	
/	ST	=	"1"	١
- (GS	=	"1"	
1	G0	=	"1"	,
/	G1	=	"1" /	/


"GAINSEL"	always	goes	"High"

1		CANOLL aways goes Trigit										
1	Expand Cycle	2 ⁹ (MSB)	2 ⁸	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰ (LSB)	
	9μs											

8 Bit A/D Conversion

1) Basic Sequence SC = "1"





Additional conversion cycle for rounding the LSB - 1 Bit.

2) Expanded Sequence SC = "1"



								. ↓
Expand Cycle	2 ⁷ (MSB)	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰ 2 ⁻¹
9μs								

Programmable Voltage Comparison

1) Basic Sequence





2) Expanded Sequence





■ HOW TO USE THE ADU

• Functions of GAINSEL

The ADU is equipped with programmable GAINSEL output signal. By using GAINSEL output and external circuit, the ADU is able to implement following control.

- 1) Auto Range-Switching (Auto Gain) Control
- 2) Programmable Gain control
- 3) Sample & Hold control
- GAINSEL output is controlled by Mode Select bit (GO,
- G1) when GAINSEL enable bit (GS) is "1".

Table 6 GAINSEL Control

GS	G1	G0	GAINSEL	Control Mode	DW :
0	x	х	"Low"	Normal Use (GAINSEL is not used)	0
1	0	0	"High"	Sample & Hold control	0
1	0	1	*	Auto Range Switching x 2 control	**
1	1	0	*	Auto Range Switching x 4 control	**
1	1	1	"High"	Programmable Gain control	1

GAINSEL goes "High" or "Low" according to the condition shown in Table 5.

See, Table 5.

How to Control External Circuit

(1) Sample & Hold Control (G1=0, G0=0)

An example of Sample & Hold circuit is shown in Fig. 14. When ADU is set in Sample & Hold Control Mode, GAINSEL becomes "High" level on conversion and controls the data holding.

(2) Automatic Range Switching Control (G1=0, G0=1 or G1= 1, G0=0)

The GAINSEL signal controls the external amplifier which can change the ratio of voltage amplification. (GAIN: $1\rightarrow 2$ times or $1\rightarrow 4$ times). Fig. 15 shows Automatic Range Switching Control. In this case, when the input voltage is lower than 206/1024 $V_{REF(+)}$, GAINSEL becomes "High" level. This makes the GAIN of the amplifier change from 1 to 4 times, and 4 times value of the input voltage is A/D converted. Using this function even if an input signal is small, it is possible to execute A/D conversion in nearly full scale. In this mode, when GAINSEL signal becomes "High", DW bit becomes "1" to show the range switching is in a progress.

(3) Programmable GAIN Control (G1=1, G0=1)

The GAINSEL signal is used for controlling the external amplifier of any GAIN which is fit to the system.

In this mode, GAINSEL always becomes "High" at the beginning of A/D conversion, so the change of range is controlled by GS bit. Converted data need to be corrected in software in accordance with GAIN of the amplifier.

This mode is effective in the case of converting very small input voltage.

(Note) Refer to "ADU Function Sequence" (A/D Conversion and PC Sequence) for the timing in which GAIN-SEL signal becomes "High". GAINSEL signal becomes "Low" in accordance with "1" → "0" change of BSY bit. Refer to Fig. 13.

x1 Sample & Hold




Figure 14 Sample & Hold Circuit




Figure 15 Pre-amplifier Circuit (x1, x4 Auto-Range Switching)

Overscale Check

ADU is equipped with hardware overscale detection function. The overscale detection is performed automatically when the result of A/D conversion is 2^{n} -1 (all bits = 1). When analog input V_{Ain} is higher than $V_{REF(+)}$, overscale bit (0V) is set to "1". The definition of the overscale is illustrated in Fig. 17. And the flow of overscale check is shown in Fig. 16.




Figure 16 Overscale Check Flow




Figure 17 Definition ADU's Overscale

Usage of the PC

The ADU has a programmable threshold voltage comparator (PC) function. The threshold voltage is pre-setable from OV to 5V range with 8 bit resolution. The comparator's

output is stored into PCO bit at the end of comarison.

The programmable voltage comparison time is so short that the interrupt is not requested at this mode. The end of comparison needs to be confirmed by reading the 1→0 transition of the BSY bit in R2.





Figure 18 Function Diagram of the PC



PC=0 : A/D conversion mode PC=1 : Programmable Voltage Comparison Mode

PC0: Programmable comparator output (1 bit data)

B₀∼B₇: V_p setting byte (upper byte of 10 bit D/A. Lower byte is set to 0)

Figure 19 Registers of the PC Mode





Figure 20 PC Application Flow Chart Examples




How to use MI bit

MI bit (R1) functions as follows.

MI = 1: Internal MPX channel is inhibited in order to use attached external MPX channel.

MI = 0: Internal MPX channel is enabled.

MI bit used to select either of External MPX and Internal MPX. External MPX is connected as follows.



[NOTE] When external MPX is used as the way figure 20, 1 dammy AD conversion or PC at MI=1 should be performed.

Figure 21 How to use External MPX

(d) Voltage Comparison between two channels.

Figure 20 PC Application Flow Chart Examples (continued)

EXAMPLE OF APPLIED CIRCUIT OF THE ADU




Figure 22 Single ADU System




Figure 23 Multi ADU System

HD146818 RTC (Real Time Clock Plus RAM) __PRELIMINARY


The HD146818 is a HMCS6800 peripheral CMOS device which combines three unique features: a complete time-of-day clock with alarm and one hundred calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of Low-power static RAM.

This device includes HD6801, HD6301 multiplexed bus interface circuit and 8085's multiplexed bus interface as well, so it can be directly connected to HD6801, HD6301 and 8085.


The Real-Time Clock plus RAM has two distinct uses. First, it is designed as battery powered CMOS part including all the common battery backed-up functions such as RAM, time, and calender. Secondly, the HD146818 may be used with a CMOS microprocessor to relieve the software of timekeeping workload and to extend the available RAM of an MPU such as the HD6301.

FEATURES

- Time-of-Day Clock and Calendar
 - Counts Seconds, Minutes, and Hours of the Day
 - · Counts Days of Week, Date, Month, and Year
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24 Hour Clock with AM and PM in 12-Hour Mode
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Interfaced with Software as 64 RAM Locations
 - · 14 Bytes of Clock and Control Register
 - · 50 Bytes of General Purpose RAM
- Three Interrupt are Separately Software Maskable and Test-
 - · Time-of-Day Alarm, Once-per-Second to Once-per-Day
 - Periodic Rates from 30.5 μs to 500 ms
 - End-of-Clock Update Cycle
- Programmable Square-Wave Output Signal
- Three Time Base Input Options
 - 4.194304 MHz
 - 1.048576 MHz
 - 32.768 kHz
- Clock Output May be used as Microprocessor Clock Input
 - At Time Base Frequency ÷4 or ÷1
- Multiplexed Bus Interface Circuit of HD6801, HD6301 and
- Low-Power, High-Speed, High-Density CMOS
- Motorola MC146818 Compatible



■ PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	T _{opr}	0 ~+70	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum rating are exceeded. Normal operation should be under recomended operating condition. If these conditions are exceeded, it could affect reliability of LSI.

HD146818-

■ RECOMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.5	5.0	5.5	V
In and Malana	V _{IL} *	-0.3	_	0.7	V
Input Voltage	V _{IH} *	V _{CC} -1.0	_	Vcc	·V
Operating Temperature	Topr	0	25	70	°C

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

	Item		Symbol	Test Condition	min	typ	max	Unit	
		$AD_0 \sim AD_7$, \overline{CE} , AS , R/\overline{W} , DS , $CKFS$, PS			V _{cc} -2.0	-	V _{cc}		
Input "High" Vol	tage	RES	V _{IH}		V _{CC} -1.0	_	Vcc	V	
		OSC ₁	1		V _{cc} -1.0	_	Vcc		
		$AD_0 \sim AD_7$, \overline{CE} , AS , R/\overline{W} , DS , $CKFS$, PS			-0.3	_	0.7		
Input "Low" Volt	age	RES	V _{IL}		-0.3	_	0.8	V	
		OSC ₁]		-0.3	_	0.8		
Input Leakage Cui	rrent	OSC ₁ , CE, AS, R/W, DS, RES, CKFS, PS	I _{in}		_	_	2.5	μΑ	
Three-state (off standard Current	ate)	AD ₀ ~AD ₇	I _{TSI}		_	-	10	μΑ	
Output Leakage C	urrent	ĪRQ	I _{LOH}		_	-	10	μΑ	
		AD ₀ ~AD ₇		I _{OH} = -1.6 mA	4.1			V	
Output "High" Vo	oleana	SQW, CKOUT	V _{OH}	10Н1.0 ПИ	4.1		_		
Output High Vi	ortage	AD ₀ ~AD ₇	₹ он	I _{OH} <-10 μA	V _{CC} -0.1			V	
		SQW, CKOUT]	10H ~- 10 MM	V CC -0.1		_	ļ <u>.</u>	
		AD ₀ ~AD ₇		I _{OL} = 1.6 mA				v	
Output "Low" Vo	oltage	CKOUT	VoL	I _{OL} = 1.6 mA	-	-	0.5		
		ĪRQ, SQW]	I _{OL} = 1.6 mA					
		AD ₀ ~AD ₇			-	T -	12.5	pF	
Input Capacitance		All inputs except AD ₀ ~AD ₇	C _{in}	V _{in} = 0V Ta = 25°C f = 1 MHz	_	_	12.5	pF	
Output Capacitan	ce	SQW, CKOUT, TRQ	Cout	, -, (41.12	_		12.5	pF	
Supply Current		fosc = 4 MHz		V _{CC} = 5.0V	_	_	10		
(MPU Read/Write		f _{OSC} = 1 MHz	1	SQW: disable CKOUT = fosc	_	_	7	mA	
operating)	Crystal Oscilla-	fosc = 32 kHz] , .	(No Load)	_	_	5		
Supply Current	tion	f _{OSC} = 4 MHz	lcc *	$t_{cyc} = 1 \mu s$	_	_	5	mA	
(MPU not oper-		f _{OSC} = 1 MHz]	Circuit: Fig. 10 Parameter:	-		2	1117	
ating)		f _{osc} = 32 kHz		Table 1	_	300	500	μΑ	
Supply Current		f _{OSC} = 4 MHz		V _{CC} = 5.0V	_	10			
(MPU Read/Write		f _{OSC} = 1 MHz		SQW: disable			7	mA	
operating)	External	fosc = 32 kHz]	CKOUT = fosc (No Load)	_		5		
Supply Current	Clock	f _{OSC} = 4 MHz	¹cc *	OSC ₂ : open			4	mA	
(MPU not oper-		f _{OSC} = 1 MHz]	t _{cyc} = 1 µs	_		1	111/4	
ating)		f _{OSC} = 32 kHz]	Circuit: Fig. 15	_	60	100	μΑ	

^{*} The time-base frequency to be used needs to be chosen in Register A.

• AC CHARACTERISTICS (V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.) BUS TIMING


Item	Symbol	min	typ	max	Unit
Cycle Time	t _{cyc}	953	_	_	ns
Pulse Width, AS/ALE "High"	PWASH	100		_	ns
AS Rise Time	t _{ASr}	_	-	30	ns
AS Fall Time	t _{ASf}	_	_	30	ns
Delay Time DS/E to AS/ALE Rise	t _{ASD}	40	_	_	ns
DS Rise Time	t _{DSr}	-	_	30	ns
DS Fall Time	t _{DSf}		_	30	ns
Pulse Width, DS/E Low or RD/WR "High"	PW _{DSH} .	325	_		ns
Pulse Width, DS/E High or RD/WR "Low"	PW _{DSL}	300	_	_	ns
Delay Time, AS/ALE to DS/E Rise	t _{ASDS}	90	_	_	ns
Address Setup Time (R/W)	t _{AS1}	15	-	_	ns
Address Setup Time (CE)	t _{AS2}	55	_	_	ns
Address Hold Time (R/W, CE)	t _{AH}	10	-	_	ns
Muxed Address Valid Time to AS/ALE Fall	tasl	50	_	_	ns
Muxed Address Hold Time	tAHL	20	_	_	ns
Peripheral Data Setup Time	t _{DSW}	195	_	_	ns
Write Data Hold Time	t _{DHW}	0	_	_	ns
Peripheral Output Data Delay Time From DS/E or RD	t _{DDR}	_	_	220	ns
Read Data Hold Time	t _{DHR}	10	_	_	ns

CONTROL SIGNAL TIMING

Item		Symbol	min	typ	max	Unit
Oscillator Startup	1 MHz, 4 MHz	t _{BC}	_	_	100	ms
	32 kHz	'HC		_	1000	
Reset Pulse Width		t _{RWL}	5.0	-	_	μs
Reset Delay Time		t _{RLH}	5.0	-	_	μs
Power Sense Pulse Width		t _{PWL}	5.0	_	_	μs
Power Sense Delay Time		t _{PLH}	5.0	_	_	μs
IRQ Release from DS		tIRDS	_	_	2.0	μs
IRQ Release from RES		tirr	_	-	2.0	μs
VRT Bit Delay		tvrtD	_	_	2.0	μs

RESTRICTION ON HD146818 USAGE

The daylight saving function can not be performed on the HD146818P (X type). So do not use this function for the system design.



< Restriction on usage >

Please set "0" to DSE bit (Daylight Saving Enable bit) on initializing the control register B. DSE = "1" is prohibited.





Figure 1 Bus Read, Write Timing (6801 Family)







Figure 4 IRQ Release Delay (from DS)

Figure 5 IRQ Release Delay (from RES)



^{*} The VRT bit is set to a "1" by reading control register #D. There is no additional way to clear the VRT bit.

Figure 6 VRT Bit Clear Timing





Figure 7 RES Release Delay



(a) AD₀~AD₇, SQW, CKOUT Figure 8 Test Load




Figure 9 Block Diagram

CRYSTAL OSCILLATION CIRCUIT

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304 MHz or 1.048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in Figure 10.

HD146818 OSC: OSC Cout 7/7

Figure 10 Crystal Oscillator Connection

Table 1 Oscillator Circuit Parameters

fosc Parameter	4.194304 MHz	1.048576 MHz	32.768 kHz	
Rs	_	_	150 kΩ	
Rf	150 kΩ	150 kΩ	5.6 MΩ	
Cin	22 pF	33 pF	15 pF	
Cout	22 pF	33 pF	33 pF	
CL	-	_	33 pF	
CI	80 Ω (max)	700 Ω (max)	40 kΩ (max)	

(NOTE)


- 1. Rs, CL are used for 32.768 kHz only.
 - Capacitance (Cin) should be adjusted to accurate frequency. Parameters listed above are applied to the supply current measurement (See table of DC CHARACTERISTICS).
 - 3. CI: Crystal Impedance

■ NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT

In designing the board, the following notes should be taken when the crystal oscillator is used.

- (1) Crystal oscillator, load capacity C_{in} , C_{out} , C_L and R_f , R_S must be placed near the LSI as much as possible. Normal oscillation may be disturbed when external noise is induced to pin 2 and 3.
- (2) Pin 3 signal line should be wired apart from pin 4 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when this signal is feedbacked to OSC1.
- (3) A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the right figure to prevent the induction from these lines and perform the correct oscillation. The resistance among OSC1, OSC2 and other pins should be over $10M\Omega$.

The following design must be avoided.






Figure 11 Note for Board Design of the Oscillation Circuit

■ INTERFACE CIRCUIT FOR HD6801, HD6301 AND 8085 PROCESSOR

HD146818 has a new interface circuit which permits the HD146818 to be directly interfaced with many type of multiplexed bus microprocessor such as HD6801, HD6301 and 8085 etc.

Figure 12 shows the bus control circuit. This circuit automatically selects the processor type by using AS/ASE to latch the state of DS/RD pin. Since DS is always "Low" and RD is always "High during AS/ALE, the latch automatically indicates which processor type is connected.




Figure 12 Functional Diagram of the Bus Control Circuit

ADDRESS MAP

Figure 13 shows the address map of the HD146818. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except Registers C and D which are read only. Bit 7 of Register A and the seconds byte are also read only. Bit 7, of the second byte, always reads "0". The contents of the four control and status registers are described in the Register section.

Time, Calendar, and Alarm Locations

The processor program obtains time and calendar information by reading the appropriate locations. The program

may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.




Figure 13 Address Map

Table 2 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or 0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessable by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248 μ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948 μ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate

the update cycle in the processor program.

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is "1". The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

Table 2	Time.	Calendar.	and Alarm	Data Modes
---------	-------	-----------	-----------	------------

A al aluene		Desimal	Ra	nge	Exar	nple*
Address Location	Function	Decimal Range	Binary Data Mode	BCD Data Mode	Binary BC Data Mode Data I	
0	Seconds	0~59	\$00~\$3B	\$00~\$59	15	21
1	Seconds Alarm	0~59	\$00∼\$3B	\$00~\$59	15	21
2	Minutes	0~59	\$00∼\$3B	\$00~\$59	3A	58
3	Minutes Alarm	0~59	\$00~\$3B	\$00~\$59	3A	58
	Hours (12 Hour Mode)	1~12	\$01~\$0C (AM) and \$81~\$8C (PM)	\$01~\$12 (AM) and \$81~\$92 (PM)	05	05
4	Hours (24 Hour Mode)	0~23	\$00~\$17	\$00~\$23	05 05	
5	Hours Alarm (12 Hour Mode)	1~12	\$01 ~ \$0C (AM) and \$81 ~ \$8C (PM)	\$01 ~ \$12 (AM) and \$81 ~ \$92 (PM)	05	05
5	Hours Alarm (24 Hour Mode)	0~23	\$00~\$17	\$00~\$23	05	05
6	Day of the Week Sunday = 1	1~7	\$01~\$07	\$01~\$07	05	05
7	Day of the Month	1~31	\$01~\$1F	\$01~\$31	0F	15
8	Month	1~12	\$01~\$0C	\$01~\$12	02	02
9	Year	0~99	\$00~\$63	\$00~\$99	4F	79

Example: 5:58:21 Thursday 15th February 1979

Static CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the HD146818. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional HD146818s may be included in the system. The time/calendar functions may be disabled by holding the dividers, in Register A, in the reset state by setting the SET bit in Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

■ INTERRUPTS

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to $30.517~\mu s$. The update-ended interrupt may be used to indicate to the program that an up-date cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to a interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the 'interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRQ pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such

earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One, two, or three flag bits may be found to be set when Register C is read. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the IRQ pin is asserted "Low". IRQ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The

IRQF bit in Register C is a "1" whenever the \overline{IRQ} pin is being driven "Low"

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one of more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

DIVIDER STAGES

The HD146818 has 22 binary-divider stages following the time base as shown in Figure 9. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controller by three divider bus (DV2, DV1, and DV0) in Register A.

Divider Control

The divider-control bits have three uses, as shown in Table 3. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is, one second later. The divider-control bits are also used to facilitate testing the HD146818.

Time-Base Frequency		Divider Bit Register A		Operation	Divider	Bypass First N-Divider Bits
requency	DV2	DV1	DV0	Mode	Reset	
4.194304 MHz	0	0	0	Yes	_	N = 0
1.048576 MHz	0	0	1	Yes	_	N = 2
32.768 kHz	0	1	0	Yes	_	N = 7
Any	1	1	0	No	Yes	_
Any	1	1	1	No	Yes	_

Table 3 Divider Configurations

(NOTE) Other combinations of divider bits are used for test purposes only.

Square-Wave Output Selection

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 9. The first purpose of selecting a divider tap is to generate a square-wave output signal in the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 4. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

Periodic Interrupt Selection

The periodic interrupt allows the \overline{IRQ} pin to be triggered from once every 500 ms to once every 30.517 μ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 4 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of input from contact closures to serial receive bits or tyes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

		Select		_	1.048576 MHz Base	32.768 kHz Time Base	
RS3	Control F	Register 1	RS0	Periodic Interrupt Rate t _{PI}	SQW Output Frequency	Periodic Interrupt Rate t _{PI}	SQW Output Frequency
0	0	0	0	None	None	None 3.90625 ms	None
0	0	0	1	30.517 μs	32.768 kHz		256 Hz
0	0	1	0	61.035 μs	16.384 kHz	7.8125 ms	128 Hz
0	0	1	1	122.070 μs	8.192 kHz	122.070 μs	8.192 kHz
0	1	0	0	244.141 μs	4.096 kHz	244.141 μs 488.281 μs 976.562 μs	4.096 kHz
0	1	0	1	488.281 μs	2.048 kHz		2.048 kHz
	1	1	0	976.562 μs	1.024 kHz		1.024 kHz
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz

2 Hz

500 ms

Table 4 Periodic Interrupt Rate and Square Wave Output Frequency

■ UPDATE CYCLE

The HD146818 executes an update cycle once-per-second, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11×××××) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248 μ s while a 32.768 kHz time base update cycle takes 1984 μ s. During the update cycle, the time, calendar, and alarm bytes are not accessable by the processor program. The HD146818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after

every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transfered to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

500 ms

2 Hz

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes "1", the update cycle begins 244 \mus later. Therefore, if a "0" is read on the UIP bit, the user has at least 244 \mus before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed 244 \mus.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set "1" between the setting of the PF bit in Register C (see Figure 14) Periodic interrupts that occur at a rate of greater than $t_{BUC} + t_{UC}$ allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(t_{PI} \ \dot{=}\ 2) + t_{BUC}$ to insure that data is not read during the update cycle.

■ POWER-DOWN CONSIDERATIONS

In most systems, the HD146818 must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power


consumption, and ensure hardware reliability.

The chip enable (\overline{CE}) pin controls all bus inputs $(R/\overline{W}, DS, AS, AD_0 \sim AD_7)$. \overline{CE} , when negated, disallows any unintended modification of the RTC data by the bus. \overline{CE} also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing

resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the V_{IN} maximum specification must never be exceeded. Failure to meet the V_{IN} maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.



tp| = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc.)

UC = Update Cycle Time (248 μs or 1984 μs)

t_{BUC} = Delay Time Before Update Cycle (244 μs)

Figure 14 Update-Ended and Periodic Interrupt Relationship

SIGNAL DESCRIPTIONS

The block diagram in Figure 9, shows the pin connection with the major internal functions of the HD146818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

V_{CC}, V_{SS}

DC power is provided to the part on these two pins, $V_{\rm CC}$ being the most positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

OSC₁, OSC₂ — Time Base (Inputs)

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 kHz may be connected to OSC₁ as shown in Figure 15. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant crystal at 4.194304 MHz or 1.048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in Figure 10.

CKOUT — Clock Out (Output)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 5.

CKFS — Clock Out Frequency Select (Input)

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to V_{CC} causes CKOUT to be the same frequency as the time base at the OSC₁ pin. When CKFS is at V_{SS} , CKOUT is the OSC₁ time-base frequency divided by four. Table 5 summarizes the effect of CKFS.




Figure 15 External Time-Base Connection

Table 5 Clock Output Frequencies

Time Base (OSC ₁) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MHz	"High"	4.194304 MHz
4.194304 MHz	"Low"	1.048576 MHz
1.048576 MHz	"High"	1.048576 MHz
1.048576 MHz	"Low"	262.144 kHz
32.768 kHz	"High"	32.768 kHz
32.768 kHz	"Low"	8.192 kHz

SQW — Square Wave (Output)

The SQW pin can output a signal one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 4. The SQW signal may be turned on and off using a bit in Register B.

AD₀ ~ AD₇ − Multiplexed Bidirectional Address/Data Bus

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the HD146818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the HD146818 latches the address from AD₀ to AD₅. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the HD146818 outputs 8 bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in the HD6801, HD6301 case or \overline{RD} rises in the other case.

AS — Multiplexed Address Strobe (Input)

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the HD146818. The bus control circuit in the HD146818 also latches the state of the DS pin with the falling edge of AS or ALE.

DS — Data Strobe or Read (Input)

The DS pin has two interpretations via the bus control circuit. When emanating from 6801 family type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and ϕ_2 (ϕ_2 clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second interpretation of DS is that of \overline{RD} , \overline{MEMR} , or $\overline{I/OR}$ emanating from the 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The bus control circuit, within the HD146818, latches the state of the DS pin on the falling edge of AS/ALE. When 6801 mode, DS must be "Low" during AS/ALE, which is the case with 6801 family multiplexed bus processors. To insure the 8085 mode of this circuit the DS pin must remain "High" during the time AS/ALE is "High".

R/W − Read/Write (Input)

The bus control circuit treats the R/\overline{W} pin in one of two ways. When 6801 family type processor is connected, R/\overline{W} is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a "High" level on R/\overline{W} while DS is "High", whereas a write cycle is a "Low" on R/\overline{W} during DS

The second interpretation of R/\overline{W} is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from 8085 type processors. This circuit in this mode gives R/\overline{W} pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

CE − Chip Enable (Input)

The chip-enable (\overline{CE}) signal must be asserted ("Low") for a bus cycle in which the HD146818 is to be accessed. \overline{CE} is not latched and must be stable during DS and AS (in the 6801 case) and during \overline{RD} and \overline{WR} (in the 8085 case). Bus cycles which take place without asserting \overline{CE} cause no actions to take place within the HD146818. When \overline{CE} is "High", the multiplexed bus output is in a high-impedance state.

When \overline{CE} is "High", all address, data, DS, and R/ \overline{W} inputs from the processor are disconnected within the HD146818. This permits the HD146818 to be isolated from a powered-down processor. When \overline{CE} is held "High", an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on \overline{CE} when the main power is off.

IRQ — Interrupt Request (Output)

The \overline{IRQ} pin is an active "Low" output of the HD146818 that may be used as an interrupt input to a processor. The \overline{IRQ} output remains "Low" as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the \overline{IRQ} pin, the processor program normally reads Register C. The \overline{RES} pin also clears pending interrupts.

When no interrupt conditions are present, the \overline{IRQ} level is in the high-impedance state. Multiple interrupting devices may thus be connected to an \overline{IRQ} bus with one pullup at the processor.

● RES - Reset (Input)

The \overline{RES} pin does not affect the clock, calendar, or RAM functions. On powerup, the \overline{RES} pin must be held "Low" for the specified time, t_{RLH} , in order to allow the power supply to stabilize, Figure 16 shows a typical representation of the \overline{RES} pin circuit.

When RES is "Low" the following occurs:

- a) Periodic Interrupt Enable (PIE) bit is cleared to "0".
- b) Alarm Interrupt Enable (AIE) bit is cleared to "0".
- c) Update ended interrupt Enable (UIE) bit is cleared to "0".
- d) Update ended Interrupt Flag (UF) bit is cleared to "0".
- e) Interrupt Request status Flag (IRQF) bit is cleared to
- f) Periodic Interrupt Flag (PF) bit is cleared to "0".
- g) Alarm Interrupt Flag (AF) bit is cleared to "0".
- h) IRQ pin is in high-impedance state, and
- i) Square Wave output Enable (SQWE) bit is cleared to "0".

PS — Power Sense (Input)

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register C. When the PS pin is "Low" the VRT bit is cleared to "0".

During powerup, the PS pin must be externally held "Low" for the specified time, t_{PLH}. As power is applied the VRT bit remain "Low" indicating that the contents of the RAM, time

System
VCC
D₃
Battery
Backup

VCC
HD146818
RES
VSS
VSS

(NOTE) If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet V_{in} requirements.

Figure 16 Typical Powerup Delay Circuit for RES

■ REGISTERS

The HD146818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

Register A (\$0A)


Read/Write Register	LSB									
Register	ь0	ь1	b2	ь3	b4	b5	b6	b7		
except UIF	RS0	RS1	RS2	RS3	DV0	DV1	DV2	UIP		

UIP — The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1" the update cycle is in progress or will soon begin. When UIP is a "0" the update cycle is not in progress and will not be for at least 244 μ s (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero — it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" inhibit any update cycle and then clear the UIP status bit.

Table 6 Update Cycle Times

UIP Bit	Time Base (OSC ₁)	Update Cycle Time (t _{UC})	Minimum Time Before Update Cycle (t _{BUC})
1	4.194304 MHz	248 μs	_
1	1.048576 MHz	248 μs	_
1	32.768 kHz	1984 μs	_
0	4.194304 MHz	–	244 μs
0	1.048576 MHz	_	244 μs
0	32.768 kHz	-	244 μs

registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go "High". Figure 17 shows a typical circuit connection for the power-sense pin.



(NOTE) If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet V_{in} requirements.

Figure 17 Typical Powerup Delay Circuit for Power Sense

DV2, DV1, DV0 — Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 3 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one second later. These three read/write bits are never modified by the RTC and are not affected by RES.

RS3, RS2, RS1, RS0 — The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tap selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 4 lists the periodic interrupt rates and the squarewave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RES and are never changed by the RTC.

Register B (\$0B)

	MSB							LSB	Read/Write
1	b7	b 6	b5	b4	ь3	b2	b1	ь0	Register
- 1	SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE	-

SET — When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar

bytes without an update occurring in the midst of initializing. SET is a read/write bit which is not modified by RES or internal functions of the HD146818.

PIE — The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit to cause the \overline{IRQ} pin to be driven "Low". A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Control Register A. A "0" in PIE blocks \overline{IRQ} from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still at the periodic rate. PIE is not modified by any internal HD146818 functions, but is cleared to "0" by a \overline{RES} .

AIE – The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) to assert IRQ. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary 11×××××). When the AIE bit is a "0", the AF bit does not initiate an IRQ signal. The RES pin clears AIE to "0". The internal functions do not affect the AIE bit.

UIE — The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flage (UF) bit to assert \overline{IRQ} . The \overline{RES} pin going "Low" or the SET bit going "1" clears the UIE bit.

SQWE — When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the frequency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a "0" the SQW pin is held "Low". The state of SQWE is cleared by the RES pin. SQWE is a read/write bit.

DM — The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RES. A "1" in DM signifies binary data, while a "0" in DM specified binary-coded-decimal (BCD) data.

24/12 — The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by the software.

DSE — The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or reset.

Register C (\$0C)

MSB							LSB
b7	b6	b5	b4	ь3	b2	b1	ьо
IRQF	PF	AF	UF	0	0	0	0

IRQF — The interrupt request flag (IRQF) is set to a "1" when one or more of the following are true:

PF = PIE = "1"

AF = AIE = "1"

UF = UIE = "1"

i.e., IRQF = PF • PIE + AF • AIE + UF • UIE

Any time the IRQF bit is a "1", the IRQ pin is driven "Low". All flag bits are cleared after Register C is read by the program or when the RES pin is low. A program write to Register C does not modify any of the flag bits.

PF — The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an \overline{IRQ} signal and the IRQF bit when PIE is also a "1". The PF bit is cleared by a \overline{RES} or a software read of Register C.

AF – A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the \overline{IRQ} pin to go "Low", and a "1" to appear in the IRQF bit, when the AIE bit also is a "1". A \overline{RES} or a read of Register C clears AF.

UF — The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting \overline{IRQ} . UF is cleared by a Register C read or a \overline{RES} .

b3 to b0 — The unused bits of Status Register C are read as "0's". They can not be written.

• Register D (\$0D)

MSB							LSB	Bood Only
b7	b6	b5	b4	ь3	b2	b1	ь0	Read Only Register
VRT	0	0	0	0	0	0	0	

VRT — The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is "Low". The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RES pin. The VRT bit can only be set by reading the Register D.

b6 to b0 — The remaining bits of Register D are unused. They cannot be written, but are always read as "0's".

Read-Only Register


The HD6321 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the HD6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bi-directional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.


■ FEATURES

- High performance, low power CMOS process technology
- Two Bi-directional 8-Bit Peripheral Data Bus for interface to Peripheral devices
- Two Programmable Control Registers
- Two Programmable Direction Registers
- Four Individually-Controlled Interrupt Input Lines: Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- Compatible with MC6821, MC68A21 and MC68B21


■ BLOCK DIAGRAM



ADVANCED INFORMATION



■ PIN ARRANGEMENT



(Top View)


The HD6340 is a programmable subsystem component of the HMCS6800 family designed to provide variable system time intervals.

The HD6340 has three 16-bit binary counters, three corresponding control registers and a status register. These counters are under software control and may be used to cause system interrupts and/or generate output signals. The HD6340 may be utilized for such tasks as frequency measurements, event counting, interval measuring and similar tasks. The device may be used for square wave generation, gated delay signals, single pulses of controlled duration, and pulse width modulation as well as system interrupts.


FEATURES

- High Performance, Low Power CMOS Process Technology
- Operates from a Single 5 Volt Power Supply
- Single System Clock Required (E)
- Selectable Prescaler on Timer 3 Capable of 4 MHz for the HD6840, 6 MHz for the HD68A40 and 8 MHz for the HD68B40
- Programmable Interrupts (IRQ) Output to MPU
- Readable Down Counter Indicates Counts to Go until Time-Out
- Selectable Gating for Frequency or Pulse-Width Comparison
- RES Input
- Three Asynchronous External Clock and Gate/Trigger Inputs Internally Synchronized
- Three Maskable Outputs
- Compatible with MC6840, MC68A40 and MC68B40


■ BLOCK DIAGRAM



ADVANCED INFORMATION



■ PIN ARRANGEMENT



HD6350, HD63A50, HD63B50 CMOS ACIA (Asynchronous Communications Interface Adapter)

The HD6350 Asynchronous Communications Interface Adapter provides the data formatting and control to interface serial asynchronous data communications information to bus organized systems such as the HMCS6800 Microprocessing Unit.


The bus interface of the HD6350 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking.

The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation three control lines are provided.


■ FEATURES


- High Performance, Low Power CMOS Process Technology
- Serial/Parallel Conversion of Data
- Eight and Nine-bit Transmission
- Insertion and Deleting of Start and Stop Bit
- · Optional Even and Odd Parity
- · Parity, Overrun and Framing Error Checking
- Peripheral/Modem Control Functions (Clear to Send CTS, Request to Send RTS, Data Carrier Detect (DCD)
- Optional ÷ 1, ÷ 16, and ÷ 64 Clock Modes
- Up to 500kbps Transmission
- Programmable Control Register
- Compatible with MC6850, MC68A50 and MC68B50

ADVANCED INFORMATION



■ PIN ARRANGEMENT





16-BIT MICROCOMPUTER HMCS68000 MULTI-CHIP SERIES

HD68000-4, HD68000-6,-HD68000-8, HD68000-10 MPU (Micro Processing Unit)

Advances in semiconductor technology have provided the capability to place on a single silicon chip a microprocessor at least an order of magnitude higher in performance and circuit complexity than has been previously available. The HD68000 is one of such VLSI microprocessors. It combines rate-of-the-art technology and advanced circuit design techniques with computer sciences to achieve an architecturally advanced 16-bit microprocessor.

The resources available to the HD68000 user consist of the following.


As shown in the programming model, the HD68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0-D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0-A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All 17 registers may be used as index registers.


The specification for HD68000-10 is preliminary.

■ FEATURES


- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations of Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes
- Compatible with MC68000L4, MC68000L6, MC68000L8, and MC68000L10

PROGRAMMING MODEL





PIN ARRANGEMENT



(Top View)

This specification is applied for the mask version 68000R.

You can distinguish the mask version 68000R from the mask version 68000 by a letter R in mark pattern.

If there is a letter R in mark pattern, then the mask version is 68000R, else the mask version is 68000.

● 2A4 R HD68000-10 JAPAN

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature Range	Topr	0~+70	°C
Storage Temperature	T _{stq}	-55 ~ +150	°c

^{*} With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

ltem	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc} *	4.75	5.0	5.25	V
Innua Valenna	V _{IH} *	2.0	_	V _{cc}	V
Input Voltage	٧١٢ ٠	-0.3	_	0.8	V
Operating Temperature	Topr	0	25	70	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5V ±5%, V_{SS} = 0V, Ta = 0 ~ +70°C, Fig. 1, 2, 3, unless otherwise noted.)

	ltem	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage		V _{IH}		2.0	-	Vcc	V
Input "Low" Voltage		VIL		V _{SS} -0.3	-	0.8	V
Input Leakage Current	BERR, BGACK, BR, DTACK, IPL ₀ ~ IPL ₂ , VPA, CLK	lin	@ 5.25V	-	-	2.5	μΑ
	HALT, RES]		-	—	20]
Three-State (Off State) Input Current	\overline{AS} , $A_1 \sim A_{23}$, $D_0 \sim D_{15}$, $FC_0 \sim FC_2$, \overline{LDS} , R/W , \overline{UDS} , \overline{VMA}	ITSI	@2.4V/0.4V	_	-	20	μΑ
Output "High" Voltage	\overline{AS} , $A_1 \sim A_{23}$, \overline{BG} , $D_0 \sim D_{15}$, $FC_0 \sim FC_2$, LDS, R/W, UDS, \overline{VMA}	V _{OH}	1 _{OH} = -400 μA	2.4	_	_	v
	E*	7		V _{CC} -0.75	-	_]
	HALT		I _{OL} = 1.6 mA	_	_	0.5	
Output "Low" Voltage	A ₁ ~A ₂₃ , BG, FC ₀ ~FC ₂	VOL	I _{OL} = 3,2 mA	_	_	0.5] _v
Output Com Voltage	RES	, vor	I _{OL} = 5.3 mA	_	-	0.5	1 •
	\overline{AS} , $D_0 \sim D_{15}$, \overline{LDS} , R/\overline{W} , E, \overline{UDS} , \overline{VMA}		I _{OL} = 5.3 mA	_	-	0.5	
Power Dissipation		PD	f = 8 MHz	_	_	1.5	W
Capacitance (Package Typ	pe Dependent)	C _{in}	V _{in} = 0V, Ta = 25°C, f = 1 MHz	-	10.0	20.0	pF

^{*} With external pull up register of 470 Ω




Figure 3 Test Loads

• AC CHARACTERISTICS (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

			Γ	4 M	Hz	6 M	Hz	8 M	Hz	10 N	/Hz	
Number	Item	Symbol	Test	HD68		HD68		HD68		HD680		Unit
· valliber	T COLIT	Cymbol	Condition	min	max	min	max	min	max	min	max	}
	Frequency of Operation	f		2.0	4.0	2.0	6.0	2.0	8.0	2.0	10.0	MHz
1	Clock Period			250	500	167	500	125	500	100	500	ns
2		t _{cyc}	}	115	250	75	250	55	250	45	250	
	Clock Width Low	tCL										ns
3	Clock Width High	^t CH		115	250	75	250	55	250	45	250	ns
<u> </u>	Clock Fall Time	^t Cf			10		10		10		10	ns
<u> </u>	Clock Rise Time	tCr			10		10		10		10	ns
<u></u>	Clock Low to Address	tCLAV			90		80		70		55	ns
_(6A)	Clock High to FC Valid	t _{CHFCV}			90		80		70		60	ns
7	Clock High to Address Data High Impedance (Maximum)	^t CHAZx			120		100	_	80	_	70	ns
8	Clock High to Address/FC Invalid (Minimum)	^t CHAZn		0	-	0	-	0	-	0	-	ns
(9)	Clock High to AS, DS Low (Maximum)	tCHSLx		_	80	_	70	_	60	-	55	ns
0	Clock High to AS, DS Low (Minimum)	^t CHSLn	1	0	-	0	_	0	_	0	_	ns
(1)°	Address to AS, DS (Read) Low/AS Write	^t AVSL	1	55	_	35	_	30	_	20	_	ns
(11A)*	FC Valid to AS, DS, (Read) Low/AS Write	†FCVSL	1	80	_	70	-	60	-	50	-	ns
(12)4	Clock Low to AS, DS High	tCLSH			90		80	_	70		55	ns
(13°	AS, DS High to Address/FC Invalid	tSHAZ		60	_	40	_	30		20		ns
(14)2,5	AS, DS Width Low (Read)/AS Write	tSL		535	_	337	-	240	_	195		ns
(14A)2	DS Width Low (Write)	-3L		285	_	170	_	115		95	-	ns
(15)*	AS, DS Width High	^t sh		285	_	180		150	_	105	 	ns
- 6	Clock High to AS, DS High Impedance				120	-	100	-	80	- 103	70	ns
179	AS, DS High to R/W High	tchsz		60	120	50	100	40	- 80	20	70	ns
18	Clock High to R/W High (Maximum)	tSHRH		-	90	-	-	40	70	20	-	
19	Clock High to R/W High (Maximum)	t _{CHRHx}		-	90	0	80		70	-	60	ns
204		^t CHRHn	Į					0				ns
- 20	Clock High to R/W Low	tCHRL	Fig. 4 ~ 7		90		80	_	70	_	60	ns
<u>(1)</u>	Address Valid to R/W Low	^t AVRL		45		25		20		0		ns
21A ³	FC Valid to R/W Low	^t FCVRL		80		70		60	_	50		ns
23°	R/W Low to DS Low (Write)	^t RLSL		200		140		80		50		ns
23)	Clock Low to Data Out Valid	tCLDO			90		80		70		55	ns
25°	DS High to Data Out Invalid	tSHDO		60		40		30		20		ns
26°	Data Out Valid to DS Low (Write)	^t DOSL_		55	_	35	_	30		20		ns
જ	Data In to Clock Low (Setup Time)	^t DICL		30	_	25	_	15		15		ns
®	AS, DS High to DTACK High	^t SHDAH		0	240	0	160	0	120	0	90	ns
_29	DS High to Data Invalid (Hold Time)	tSHDI		0	_	0	_	0	-	0	-	ns
<u> </u>	AS, DS High to BERR High	^t SHBEH		0	_	0		0	_	0		ns
€ 30°,6	DTACK Low to Data In (Setup Time)	^t DALDI		_	180		120	_	90	_	65	ns
<u> </u>	HALT and RES Input Transition Time	^t RHrf		0	200	0	200	0	200	0	200	ns
33	Clock High to BG Low	^t CHGL		_	90	_	80	-	70	_	60	ns
<u>34</u> 39	Clock High to BG High	tcHGH	1	_	90		80	_	70	_	60	ns
39	BR Low to BG Low	t _{BRLGL}		1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
<u> </u>	BR High to BG High	†BRHGH	1	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
<u> </u>	BGACK Low to BG High	tGALGH	1	1.5	3.0	1,5	3.0	1,5	3.0	1.5	3.0	Clk. Per.
38	BG Low to Bus High Impedance (With AS High)	tGLZ		-	120	-	100	-	80	_	70	ns
39	BG Width High	^t GH	1	1.5	_	1.5	<u> </u>	1.5	 	1.5	<u> </u>	Clk. Per.
46	BGACK Width		1	1.5		1.5	=	1.5	+=-	1.5	 _	Clk. Per.
475	Asynchronous Input Setup Time	[†] BGL	}	30		25	 	20	+=	20	 _ _	
	BERR Low to DTACK Low (Note 3)	t _{ASI}	1	50		50	=	50	+=-	50	-	ns
48 53	Data Hold from Clock High	tBELDAL		0		0		0	 	0	<u> </u>	ns
		tCHDO							<u> </u>			ns
<u>65</u>	R/W to Data Bus Impedance Change	^t RLDO		55		35	-	30	<u> </u>	20		ns
	Halt/RES Pulse Width (Note 4)	tHRPW	L	10	L	10	L	10	<u> </u>	10	<u> </u>	Clk. Per.

(to be continued)

HD68000-4, HD68000-6, HD68000-8, HD68000-10

Number	ltem	Symbol	Test Condition	4 M HD68		6 M HD68		8 M HD68		10 N HD680		Unit
				min	max	min	max	min	max	min	max	
24)	Clock High to R/W, VMA High Impedance	tCHRZ		_	120	_	100	-	80		70	ns
24 40	Clock Low to VMA Low	†CLVML	1	_	90	_	80	_	70	_	70	ns
41	Clock Low to E Transition	†CLE]	_	100	<u> </u>	85	_	70	–	55	ns
(42)	E Output Rise and Fall Time	tErf		_	25	- T	25		25	_	25	ns
43	VMA Low to E High	tVMLEH	1	325	-	240	_	200	_	150	-	ns
44	AS, DS High to VPA High	tSHVPH	1	0	240	0	160	0	120	0	90	ns
45	E Low to Address/VMA/FC Invalid	tELAI	Fig. 45, 46	55	_	35	-	30	_	10	-	ns
49	E Low to AS, DS Invalid	tELSI	1	-80	-	-80	_	-80	_	-80	-	ns
60	E Width High	tEH		900	-	600	-	450	-	350	T -	ns
69 60 61	E Width Low	tEL		1400	-	900	-	700	-	550	=	ns
(52)	E Extended Rise Time	tCIEHX	1	80	-	80	-	80	-	80	-	ns
54	Data Hold from E Low (Write)	tELDOZ	1	60	_	40	-	30	Γ-	20	-	ns

(NOTES) 1. For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the values given in these columns.

Por a loading capacitance of less than or equal to 50 pictoraracs, subtract 6 handseconds from the values given in these columns.
 Actual value depends on clock period.
 If #47 is satisfied for both DTACK and BERR, #48 may be 0 ns.
 After V_{CC} has been applied for 100 ms.
 For the mask version 68000 #14 and #14A are one clock period less than the given number.
 If the asynchronous setup time (#47) requirements are satisfied, the DTACK low-to-data setup time (#31) requirement can be ignored.
The data must only satisfy the data-in to clock-low setup time (#27) for the following cycle.





Figure 4 Input Clock Waveform




(NOTES) 1. Setup time for the asynchronous inputs \overline{BGACK} , $\overline{IPL_0} \sim \overline{IPL_2}$ and \overline{VPA} guarantees their recognition at the next falling edge of the clock.

2. \overline{BR} need fall at this time only in order to insure being recognized at the end of this bus cycle.


3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Figure 5 Read Cycle Timing



(NOTE) Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Figure 6 Write Cycle Timing



- (NOTES) 1. Setup time for the asynchronous inputs BERR, BGACK, BR, DTACK, IPL₀ ~ IPL₂, and VPA guarantees their recognition at the next falling edge of the clock.
 - 2. Waveform measurements for all inputs and outputs are specified at: logic high = 2.0 volts, logic low = 0.8 volts.
 - These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input an output signals. Refer to other functional descriptions and their related diagrams for device operation.

Figure 7 AC Electrical Waveforms - Bus Arbitration

■ SIGNAL DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 8. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other paragraphs that contain more detail about the function being performed.




Figure 8 Input and Output Signals

ADDRESS BUS (A₁ through A₂₃)

This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A_1 , A_2 , and A_3 Provide information about what level interrupt is being serviced while address lines A_4 through A_{23} are all set to a logic high.

DATA BUS (Do through D15)

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the vector number on data lines $D_0 \sim D_7$.

ASYNCHRONOUS BUS CONTROL

Asynchronous data transfer are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

Address Strobe (AS)

This signal indicates that there is a valid address on the address bus.

Read/Write (R/W)

This signal defines the data bus transfer as a read or write cycle. The R/\overline{W} signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

Upper and Lower Data Strobes (UDS, LDS)

These signals control the data on the data bus, as shown in Table 1. When the R/\overline{W} line is high, the processor will read from the data bus as indicated. When the R/\overline{W} line is low, the processor will write to the data bus as shown.

Table 1 Data Strobe Control of Data Bus

UDS	LDS	R/W	$D_8 \sim D_{15}$	$D_0 \sim D_7$
High	High	_	No valid data	No valid data
Low	Low	High	Valid data bits 8 ~ 15	Valid data bits 0 ∼ 7
High	Low	High	No valid data	Valid data bits 0 ∼ 7
Low	High	High	Valid data bits 8 ∼ 15	No valid data
Low	Low	Low	Valid data bits 8 ~ 15	Valid data bits 0 ~ 7
High	Low	Low	Valid data bits 0 ~ 7*	Valid data bits 0 ∼ 7
Low	High	Low	Valid data bits 8 ~ 15	Valid data bits 8 ~ 15*

^{*} These conditions are a result of current implementation and may not appear on future devices.

Data Transfer Acknowledge (DTACK)

This input indicates that the data transfer is completed. When the processor recognizes \overline{DTACK} during a read cycle, data is latched and the bus cycle terminated. When \overline{DTACK} is recognized during a write cycle, the bus cycle is terminated.

An active transition of data transfer acknowledge, \overline{DTACK} , indicates the termination of a data transfer on the bus.

If the system must run at a maximum rate determined by RAM access times, the relationship between the times at which DTACK and DATA are sampled are important.

All control and data lines are sampled during the HD68000's clock high time. The clock is internally buffered, which results in some slight differences in the sampling and recognition of various signals. HD68000 allow BERR or DTACK to be recognized in S4, S6, etc., which terminates the cycle*. The DTACK signal, like other control signals, is internally synchronized to allow for valid operation in an asynchronous system. If the required setup time (#47) is met during S4, DTACK will be recognized during S5 and S6, and data will be captured during S6. The data must meet the required setup time (#27).

If an asynchronous control signal does not meet the required setup time, it is possible that it may not be recognized during that cycle. Because of this, asynchronous systems must not allow DTACK to precede data by more than parameter #31.

Asserting DTACK (or BERR) on the rising edge of a clock (such as S4) after the assertion of address strobe will allow a HD68000 system to run at its maximum bus rate. If setup times #27 and #47 are guaranteed, #31 may be ingnored.

 The mask version 68000 allowed DTACK to be recognized as early as S2 (bus state 2).

BUS ARBITRATION CONTROL

These three signals form a bus arbitration circuit to determine which device will be the bus master device.

Bus Request (BR)

This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

Bus Grant (BG)

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

Bus Grand Acknowledge (BGACK)

This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

- (1) A Bus Grant has been received
- (2) Address Strobe is inactive which indicates that the microprocessor is not using the bus
- (3) Data Transfer Acknowledge is inactive which indicates that neither memory nor peripherals are using the bus
- (4) Bus Grant Acknowledge is inactive which indicates that no other device is still claiming bus mastership.

INTERRUPT CONTROL (IPL, IPL, IPL,)

These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. The least significant bit is given in $\overline{IPL_0}$ and the most significant bit is contained in $\overline{IPL_2}$.

SYSTEM CONTROL

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

Bus Error (BERR)

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- (1) Nonresponding devices
- (2) Interrupt vector number acquisition failure
- (3) Illegal access request as determined by a memory management unit
- (4) Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or the current bus cycle should be retried.

Refer to BUS ERROR AND HALT OPERATION paragraph for additional information about the interaction of the bus error and halt signals.

Reset (RES)

This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time. Refer to RESET OPERATION paragraph for additional information about reset operation.

Halt (HALT)

When this bidirectional line is driven by an external device,

it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. Refer to BUS ERROR AND HALT OPERATION paragraph for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

HMCS6800 PERIPHERAL CONTROL

These control signals are used to allow the interfacing of synchronous HMCS6800 peripheral devices with the asynchronous HD68000. These signals are explained in the following paragraphs.

Enable (E)

This signal is the standard enable signal common to all HMCS6800 type peripheral devices. The period for this output is ten HD68000 clock periods (six clocks low; four clocks high).

Valid Peripheral Address (VPA)

This input indicates that the device or region addressed is a HMCS6800 family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to INTERFACE WITH HMCS6800 PERIPHERALS.

Valid Memory Address (VMA)

This output is used to indicate to HMCS6800 peripheral

devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (VPA) input which indicates that the peripheral is a HMCS6800 family device.

PROCESSOR STATUS (FC0, FC1, FC2)

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 2. The information indicated by the function code outputs is valid whenever address strobe (\overline{AS}) is active.

Table 2 Function Code Outputs

FC ₂	FC ₁	FC₀	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low Low		User Data
Low	High	Low	User Program
Low	Low High		(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Superviser Data
High	High High		Supervisor Program
High	High High		Interrupt Acknowledge

CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input shall be a constant frequency.

SIGNAL SUMMARY

Table 3 is a summary of all the signals discussed in the previous paragraphs.

Table 3 Signal Summary

Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	$A_1 \sim A_{23}$	output	high	yes
Data Bus	$D_0 \sim D_{15}$	input/output	high	yes
Address Strobe	ĀS	output	low	yes
Read/Write	R/W	output	read-high write-low	yes
Upper and Lower Data Strobes	UDS, LDS	output	low	yes
Data Transfer Acknowledge	DTACK	input	low	no
Bus Request	BR	input	low	no
Bus Grant	BG	output	low	no
Bus Grant Acknowledge	BGACK	input	low	no
Interrupt Priority Level	IPLo, IPL1, IPL2	input	low	no
Bus Error	BERR	input	low	no
Reset	RES	input/output	low	no*
Halt	HALT	input/output	low	no*
Enable	E	output	high	no
Valid Memory Address	VMA	output	low	yes
Valid Peripheral Address	VPA	input	low	no
Function Code Output	FC ₀ , FC ₁ , FC ₂	output	high	yes
Clock	CLK	input	high	no
Power Input	V _{cc}	input	_	_
Ground	V _{SS}	input	_	_

^{*} Open drain

REGISTER DESCRIPTION AND DATA ORGANIZATION

The following paragraphs describe the registers and data organization of the HD68000.

OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. All explicit instructions support byte, word or long word operands. Implicit instructions support some subset of all three sizes.

• DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

DATA REGISTERS

Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero; the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.


ADDRESS REGISTERS

Each address register and the stack pointer is 32 bits wide and holds a full 32 bit address. Address registers do not support byte sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.

• STATUS REGISTER

The status register contains the interrupt mask (eitht levels available) as well as the condition codes; extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.

Status Register



DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in Figure 9. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n (n even), then the second word of that datum is located at address n + 2.

The data types supported by the HD68000 are: bit data, integer data of 8, 16, or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in Figure 10.

BUS OPERATION

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.

• DATA TRANSFER OPERATIONS

Transfer of data between devices involve the following leads:

- (1) Address Bus A₁ through A₂₃
- (2) Data Bus Do through D₁₅
- (3) Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modify-write cycle is the method used by the HD68000 for interlocked multi-processor communications.

(NOTE) The terms assertion and negation will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term assert or assertion is used to indicate that a signal is active or true independent of whether that voltage is low or high. The term negate or negation is used to indicate that a signal is inactive or false.

Read Cycle

During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both bytes. When the instruction specifies byte operation, the processor uses an internal A_0 bit to determine which byte to read and then issues the data strobe required for that byte. For bytes operations, when the A_0 bit equals zero, the upper data strobe is issued. When the A_0 bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 11. A byte read cycle flow chart is given in Figure 12. Read cycle timing is given in Figure 13. Figure 14 details word and byte read cycle operations. Refer to these illustrations during the following detailed.

At state zero (S0) in the read cycle, the address bus (A_1 through A_{23}) is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂). The read/write (R/W) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper and lower data strobe (UDS, LDS) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (DTACK). No new control signals are issued during states 3 and 4

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the

returning data transfer acknowledge. The bus interface circuitry issues request for subsequent internal cycles during state 6. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address bus is held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the address or data strobes. Note that the data bus might not become free and data transfer acknowledge might not be removed until state 0 or 1.

When address strobe is negated, the slave device is released. Note that a slave device must remain selected as long as address strobe is asserted to ensure the correct functioning of the read-modify-write cycle.




Figure 9 Word Organization in Memory




Figure 10 Data Organization in Memory




Figure 11 Word Read Cycle Flow Chart

Figure 12 Byte Read Cycle Flow Chart




Figure 13 Read and Write Cycle Timing Diagram




Figure 14 Word and Byte Read Cycle Timing Diagram

Write Cycle

During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal A_0 bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A_0 bit equals zero, the upper data strobe is issued. When the A_0 bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 15. A byte write cycle flow chart is given in Figure 16. Write cycle timing is given in Figure 13. Figure 17 details word and byte write cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S0) in the write cycle, the address bus $(A_1 \text{ through } A_{23})$ is in the high impedance state. A function code is asserted on the function code output line $(FC_0 \text{ through } FC_2)$.

(NOTE) The read/write (R/\overline{W}) signal remains high until state 2 to prevent bus conflicts with preceding read cycles. The data bus is not driven until state 3.

One half clock later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. During state 2, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 3.

In state 4, the data strobes are asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobes to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored the data.

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. The bus interface circuitry issues requests for subsequent internal cycles during state 6.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address and data buses are held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 7 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated, the slave device is released.

Read-Modify-Write Cycle

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the HD68000 this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycle and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations. A read-modify-write cycle flow chart is given in Figure 18 and a timing diagram is given in Figure 19. Refer to these illustrations during the following detailed discus-

sions.

At state zero (S0) in the read-modify-write cycle, the address bus (A_1 through A_{23}) is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂). The read/write (R/\overline{W}) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper or lower data strobe ($\overline{\text{UDS}}$, $\overline{\text{LDS}}$) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge ($\overline{\text{DTACK}}$). No new control signals are issued during states 3 and 4

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. The bus interface circuitry issues requests for subsequent internal cycles during state 6. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, the upper or lower data strobe is negated. The address bus, address strobe, read/write signal, and function code outputs remain as they were in preparation for the write portion of the cycle. The slave device keeps its data asserted until it detects the negation of the upper or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the data strobes. No new control signals are issued during state 8. Internal modification of data may occur at this time.

(NOTE) The read/write signal remains high until state 14 to prevent bus conflicts with the preceding read portion of the cycle and the data bus is not asserted by the processor until state 15.

No new control signals are issued during state 9, state 10, state 11, state 12 and state 13.

In state 14, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 15.

In state 16, the data strobe is asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobe to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored its data. No new con-

trol signals are issued during states 17 and 18.

Data transfer acknowledge must be present at the processor at the start of state 17 or the processor will substitute wait states for states 17 and 18. State 17 starts the synchronization of the returning data transfer acknowledge for the write portion of the cycle. The bus interface circuitry issues requests for subsequent internal cycles during state 18.

During state 19, address strobe and the upper or lower data strobe is negated. The address and data buses are held valid through state 19 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 19 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper or lower data strobe. The slave device must remove its data transfer acknowledge within once clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 19 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated the slave device is released.

BUS ARBITRATION

Bus arbitration is a technique used by master-type devices to request, be granted, and acknowledge bus mastership. In its simples form, it consists of:

- (1) Asserting a bus mastership request.
- (2) Receiving a grant that the bus is available at the end of the current cycle.
- (3) Acknowledging that mastership has been assumed.

Figure 20 is a flow chart showing the detail involved in a request from a single device. Figure 21 is a timing diagram for the same operations. This technique allows processing of bus requests during data transfer cycles.

The timing diagram shows that the bus request is negated at the time that an acknowledge is asserted. This type of operation would be true for a system consisting of the processor and one device capable of bus mastership. In systems having a number of devices capable of bus mastership, the bus request line from each device is wire ORed to the processor. In this system, it is easy to see that there could be more that one bus request being made. The timing diagram shows that the bus grant signal is negated a few clock cycles after the transition of the acknowledge (BGACK) signal.

However, if the bus requests are still pending, the processor will assert another bus grant within a few clock cycles after it was negated. This additional assertion of bus grant allows external arbitration circuitry to select the next bus master before the current bus master has completed its requirements. The following paragraphs provide additional information about the three steps in the arbitration process.




Figure 15 Word Write Cycle Flow Chart

Figure 16 Byte Write Cycle Flow Chart




Figure 17 Word and Byte Write Cycle Timing Diagram




Figure 18 Read-Modify-Write Cycle Flow Chart




Figure 19 Read-Modify-Write Cycle Timing Diagram




Figure 20 Bus Arbitration Cycle Flow Chart

Requesting the Bus

External devices capable of becoming bus masters request the bus by asserting the bus request (BR) signal. This is a wire ORed signal (although it need not be constructed from open collector devices) that indicates to the processor that some external device requires control of the external bus. The processor is effectively at a lower bus priority level that the external device and will relinquish the bus after it has completed the last bus cycle it has started.

When no acknowledge is received before the bus request signal goes inactive, the processor will continue processing when it detects that the bus request is inactive. This allows ordinary processing to continue if the arbitration circuitry responded to noise inadvertently.

Receiving the Bus Grant

The processor asserts bus grant (\overline{BG}) as soon as possible. Normally this is immediately after internal synchronization. The only exception to this occurs when the processor has made an internal decision to execute the next bus cycle but has not progressed far enough into the cycle to have asserted the address strobe (\overline{AS}) signal. In this case, bus grant will not be asserted until one clock after address strobe is asserted to indicate to external devices that a bus cycle is being executed.

The bus grant signal may be routed through a daisy-chained network or through a specific priority-encoded network. The processor is not affected by the external method of arbitration as long as the protocol is obeyed.

Acknowledgement of Mastership

Upon receiving a bus grant, the requesting device waits until address strobe, data transfer acknowledge, and bus grant acknowledge are negated before issuing its own BGACK. The negation of the address strobe indicates that the previous master has completed its cycle, the negation of bus grant acknowledge indicates that the previous master has released the bus. (While address strobe is asserted no device is allowed to "break into" a cycle.) The negation of data transfer acknowledge indicates the previous slave has terminated its connection to the previous master. Note that in some applications data




Figure 21 Bus Arbitration Cycle Timing Diagram


transfer acknowledge might not enter into this function. General purpose devices would then be connected such that they were only dependent on address strobe. When bus grant acknowledge is issued the device is bus master until it negates bus grant acknowledge. Bus grant acknowledge should not be negated until after the bus cycle(s) is (are) completed. Bus mastership is terminated at the negation of bus grant acknowledge.

The bus request from the granted device should be dropped after bus grant acknowledge is asserted. If a bus request is still pending, another bus grant will be asserted within a few clocks of the negation of bus grant. Refer to Bus Arbitration Control section. Note that the processor does not perform any external bus cycles before it re-asserts bus grant.

BUS ARBITRATION CONTROL

The bus arbitration control unit in the HD68000 is implemented with a finite state machine. A state diagram of this machine is shown in Figure 22. All asynchronous signals to the HD68000 are synchronized before being used internally. This synchronization is accomplished in a maximum of one cycle of the system clock, assuming that the asynchronous input setup time (#47) has been met (see Figure 23). The input signal is sampled on the falling edge of the clock and is valid internally after the next falling edge.

As shown in Figure 22, input signals labeled R and A are



R = Bus Request Internal

A = Bus Grant Acknowledge Internal

G = Bus Grant

T = Three-State Control to Bus Control Logic

X = Don't Care

Figure 22 State Diagram of HD68000 Bus Arbitration Unit

internally synchronized on the bus request and bus grant acknowledge pins respectively. The bus grant output is lebeled G and the internal three-state control signal T. If T is true, the address, data, and control buses are placed in a high-impedance state when \overline{AS} is negated. All signals are shown in positive logic (active high) regardless of their true active voltage level.


State changes (valid outputs) occur on the next rising edge after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 24. The bus arbitration sequence while the bus is inactive (i.e., executing internal operations such as a multiply instruction) is shown in Figure 25.

If a bus request is made at a time when the MPU has already begun a bus cycle but \overline{AS} has not been asserted (bus state SO), \overline{BG} will not be asserted on the next rising edge. Instead, \overline{BG} will be delayed until the second rising edge following it's internal assertion. This sequence is shown in Figure 26.

BUS ERROR AND HALT OPERATION

In a bus architecture that requires a handshake from an external device, the possibility exists that the handshake might not occur. Since different systems will require a different maximum response time, a bus error input is provided. External circuitry must be used to determine the duration between address strobe and data transfer acknowledge before issuing a bus error signal. When a bus error signal is received, the processor has two options initiate a bus error exception sequence or try running the bus cycle again.



* This delay time is equal to parameter #33, t_{CHGL}.

Figure 23 Timing Relationship of External Asynchronous Inputs to Internal Signals

^{*} State machine will not change state if bus is in S0. Refer to BUS ARBITRATION CONTROL for additional information.




Figure 24 Bus Arbitration During Processor Bus Cycle




Figure 25 Bus Arbitration with Bus Inactive




Figure 26 Bus Arbitration During Processor Bus Cycle Special Case

Exception Sequence

When the bus error signal is asserted, the current bus cycle is terminated. If \overline{BERR} is asserted before the falling edge of S4, \overline{AS} will be negated in S9 in either a read or write cycle. As long as \overline{BERR} remains asserted, the data and address buses will be in the high-impedance state. When \overline{BERR} is negated, the processor will begin stacking for exception processing. Figure 27 is a timing diagram for the exception sequence. The sequence is composed of the following elements.

- (1) Stacking the program counter and status register
- (2) Stacking the error information

- (3) Reading the bus error vector table entry
- (4) Executing the bus error handler routine

The stacking of the program counter and the status register is the same as if an interrupt had occurred. Several additional items are stacked when a bus error occurs. These items are used to determine the nature of the error and correct it, if possible. The bus error vector is vector number two located at address \$000008. The processor loads the new program counter from this location. A software bus error handler routine is then executed by the processor. Refer to EXCEPTION PROCESS-ING for additional information.

HD68000-4, HD68000-6, HD68000-8, HD68000-10

Re-Running the Bus Cycle

When, during a bus cycle, the processor receives a bus error signal and the halt pin is being driven by an external device, the processor enters the re-run sequence. Figure 28 is a timing diagram for re-running the bus cycle.

The processor terminates the bus cycle, then puts the address and data output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed at least one clock cycle before the halt signal is removed.

(NOTE) The processor will not re-run a read-modify-write cycle. This restriction is made to guarantee that the entire cycle runs correctly and that the write operation of a Test-and-Set operation is performed without ever releasing AS. If BERR and HALT are asserted during a read-modify-write bus cycle, a bus error operation results.




Figure 27 Bus Error Timing Diagram




Figure 28 Re-Run Bus Cycle Timing Information

The processor terminates the bus cycle, then puts the address, data and function code output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed before the halt signal is removed.

Halt Operation with No Bus Error

The halt input signal to the HD68000 perform a Halt/Run/Single-Step function in a similar fashion to the HMCS6800 halt function. The halt and run modes are somewhat self explanatory in that when the halt signal is constantly active the processor "halts" (does nothing) and when the halt signal is constantly inactive the processor "runs" (does something).

The single-step mode is derived from correctly timed transitions on the halt signal input. It forces the processor to execute a single bus cycle by entering the "run" mode until the processor starts a bus cycle then changing to the "halt" mode. Thus, the single-step mode allows the user to proceed through (and therefore debug) processor operations one bus cycle at a time.

Figure 29 details the timing required for correct single-step operations. Some care must be exercised to avoid harmful interactions between the bus error signal and the halt pin when using the single cycle mode as a debugging tool. This is also true of interactions between the halt and reset lines since these can reset the machine.

When the processor completes a bus cycle after recognizing that the halt signal is active, most three-state signals are put in the high-impedance state. These include:

- (1) Address lines
- (2) Data lines

This is required for correct performance of the re-run bus cycle operation.

While the processor is honoring the halt request, bus arbitration performs as usual. That is, halting has no effect on bus arbitration. It is the bus arbitration function that removes the control signals from the bus.

The halt function and the hardware trace capability allow the hardware debugger to trace single bus cycles or single instructions at a time. These processor capabilities, along with a software debugging package, give total debugging flexibility.

Double Bus Faults

When a bus error exception occurs, the processor will attempt to stack several words containing information about the state of the machine. If a bus error exception occurs during the stacking operation, there have been two bus errors in a row. This is commonly referred to as a double bus fault. When a double bus fault occurs, the processor will halt. Once a bus error exception has occurred, any bus error exception occurring before the execution of the next instruction constitutes a double bus fault.

Note that a bus cycle which is re-run does not constitute a bus error exception, and does not contribute to a double bus fault. Note also that this means that as long as the external hardware requests it, the processor will continue to re-run the same bus cycle.

The bus error pin also has an effect on processor operation after the processor receives an external reset input. The processor reads the vector table after a reset to determine the address to start program execution. If a bus error occurs while reading the vector table (or at any time before the first instruction is executed), the processor reacts as if a double bus fault has occurred and it halts. Only an external reset will start a halted processor.




Figure 29 Halt Signal Timing Characteristics




Figure 30 Simplified Single-Step Circuit

■ THE RELATIONSHIP OF DTACK, BERR, AND HALT

In order to properly control termination of a bus cycle for a re-run or a bus error condition, DTACK, BERR, and HALT should be asserted and negated on the rising edge of the HD68000 clock. This will assure that when two signals are asserted simultaneously, the required setup time (#47) for both of them will be met during the same bus state.

This, or some equivalent precaution, should be designed external to the HD68000. Parameter #48 is intended to ensure this operation in a totally asynchronous system, and may be ignored if the above conditions are met.

The preferred bus cycle terminations may be summarized as follows (case numbers refer to Table 4):

Normal Termination: DTACK occurs first (case 1).

Halt Termination: HALT is asserted at same time, or precedes DTACK (no BERR) cases 2 and 3.

Bus Error Termination: BERR is asserted in lieu of, at same time, or preceding DTACK (case 4); BERR negated at same time, or after DTACK.

Re-Run Termination: HALT and BERR asserted at the same time, or before DTACK (cases 6 and 7); HALT must be negated at least 1 cycle after BERR. (Case 5 indicates BERR

may precede HALT which allows fully asynchronous assertion).*

Table 4 details the resulting bus cycle termination under various combinations of control signal sequences. The negation of these same control signals under several conditions is shown in Table 5 (DTACK is assumed to be negated normally in all cases; for best results, both DTACK and BERR should be negated when address strobe is negated.)

Example A: A system uses a watch-dog timer to terminate accesses to un-populated address space. The timer asserts DTACK and BERR simultaneously after time-out. (case 4)

Example B: A system uses error detection on RAM contents. Designer may (a) delay DTACK until data verified, and return BERR and HALT simultaneously to re-run error cycle (case 6), or if valid, return DTACK; (b) delay DTACK until data verified, and return BERR at same time as DTACK if data in error (case 4); (c) return DTACK prior to data verification, as described in previous section. If data invalid, BERR is asserted (case 1) in next cycle. Error-handling software must know how to recover error cycle.

* For the mask version 68000, HALT and BERR must be asserted at the same time.

Table 4 DTACK, BERR, HALT Assertion Results

Case No. Control Signa		Asserted on Rising Edge of State		Result
		N	N + 2	
1	DTACK BERR HALT	A NA NA	S X X	Normal cycle terminate and continue.
2	DTACK BERR HALT	A NA A	S X S	Normal cycle terminate and halt. Continue when HALT removed.
3	DTACK BERR HALT	NA NA A	A NA S	Normal cycle terminate and halt. Continue when HALT removed.
4	DTACK BERR HALT	X A NA	X S NA	Terminate and take bus error trap.
5	DTACK BERR HALT	NA A NA	X S A	Terminate and re-run*.
6	DTACK BERR HALT	X A A	X S S	Terminate and re-run.
7	DTACK BERR HALT	NA NA A	X A S	Terminate and re-run when HALT removed.

Legend:

N - The number of the current even bus state (e.g., S4, S6, etc.)

A — Signal is asserted in this bus state

NA - Signal is not asserted in this state

X — Don't care

S — Signal was asserted in previous state and remains asserted in this state

ains asserted in this state

trap; usually traps to vector number 0.

Negated on Rising Conditions of Edge of State Termination in Control Signal Results - Next Cycle Table A N N+2BERR • or **Bus Error** Takes bus error trap. HALT • • or BERR or Re-run Illegal sequence; usually traps to vector number 0. HALT BERR • Re-run Re-runs the bus cycle. HALT • BERR Normal May lengthen next cycle. HALT or BERR • Normal If next cycle is started it will be terminated as a bus error. HALT none

Table 5 BERR and HALT Negation Results

• RESET OPERATION

The reset signal is a bidirectional signal that allows either the processor or an external signal to reset the system. Figure 31 is a timing diagram for reset operations. Both the halt and reset lines must be applied to ensure total reset of the processor.

When the reset and halt lines are driven by an external device, it is recognized as an entire system reset, including the processor. The processor responds by reading the reset vector table entry (vector unumber zero, address \$000000) and loads it into the supervisor stack pointer (SSP). Vector table entry number one at address \$000004 is read next and loaded into the program counter. The processor initializes the status register to an interrupt level of seven. No other

registers are affected by the reset sequence.

When a RESET sequence is executed, the processor drives the reset pin for 124 clock pulses. In this case, the processor is trying to reset the rest of the system. Therefore, there is no effect on the internal state of the processor. All of the processor's internal registers and the status register are unaffected by the execution of a RESET instruction. All external devices connected to the reset line should be reset at the completion of the RESET instruction.

For the mask version 68000, unpredictable results, no re-run, no error

Asserting the Reset and Halt pins for 10 clock cycles will cause a processor reset, except when $V_{\rm CC}$ is initially applied to the processor. In this case, an external reset must be applied for 100 milliseconds.




Figure 31 Reset Operation Timing Diagram

■ PROCESSING STATES

The HD68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The HD68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a STOP instruction is executed. In this state, no further memory references are made.

The exception processing state is associated with interrupts, trap instructions, tracing and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

PROCESSING STATES

NORMAL	INSTRUCTION EXECUTION (INCLUDING STOP)
EXCEPTION	INTERRUPTS TRAPS TRACING ETC.
HALTED	HARDWARE HALT DOUBLE BUS FAULT

PRIVILEGE STATES

The processor operates in one of two states of privilege: the "user" state or the "supervisor" state. The privilege state determines which operations are legal, is used by the external memory management device to control and translate accesses, and is used to choose between the supervisor stack pointer and the user stack pointer in instruction references.

The privileges state is a mechanism for providing security in a computer system. Programs should access only their own code and data areas, and ought to be restricted from accessing information which they do not need and must not modify.

The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled, and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs.

SUPERVISOR STATE

The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the S-bit of the status register; if the S-bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the setting of the S-bit. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

USER STATE

The user state is the lower state of privilege. For instruction execution, the user state is determined by the S-bit of the status register; if the S-bit is negated (low), the processor is executing instructions in the user state.

Most instructions execute the same in user state as in the supervisor state. However, some instructions which have important system effects are made privileged. User programs are not permitted to execute the STOP instruction, or the

RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.

The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and to control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly, or address register seven explicitly, access the use stack pointer.

PRIVILEGE STATE CHANGES

Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current setting of the S-bit of the status register is saved and the S-bit is asserted, putting the processing in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.

USER/SUPERVISOR MODES

TRANSITION ONLY MAY OCCUR DURING EXCEPTION PROCESSING



TRANSITION MAY BE MADE BY: RTE; MOVE, ANDI, EORI TO STATUS WORD

REFERENCE CLASSIFICATION

When the processor makes a reference, it classifies the kind of reference being made, using the encoding on the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 6 lists the classification of references.

Table 6 Reference Classification

Funct	ion Code C	Output	Reference Class
FC ₂	FC ₁	FC ₀	Reference Class
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

EXCEPTION PROCESSING

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made, and the status register is set for exception processing. In the second step the exception vector is determined, and the third step is the saving of the current processor context. In the fourth step a new context is obtained, and the processor switches to instruction processing.

EXCEPTION VECTORS

Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 32), except for the reset vector, which is four words. All exception vectors lie in the supervisor data space, except for the reset vector which is in the supervisor program space. A vector number is an eight-bit number which, when multiplied by four, gives the address of an exception vector. Vector numbers are generated internally or externally depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 33) to the processor on data bus lines D_0 through D_7 . The processor translates the vector number into a full 24-bit address, as shown in Figure 34. The memory layout for exception vectors is given in Table 7.

As shown in Table 7, the memory layout is 512 words long (1024 bytes). It starts at address 0 and proceeds through address 1023. This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions. Of the 255, there are 192 reserved for user interrupt vectors. However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.

KINDS OF EXCEPTIONS

Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts and the bus error and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from address error or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK) and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

EXCEPTION PROCESSING SEQUENCE

Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S-bit is asserted, putting the processor into the supervisor privilege state. Also, the T-bit is negated which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch, classified as an interrupt acknowledge. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.





Figure 32 Exception Vector Format



v7 is the MSB of the Vector Number v0 is the LSB of the Vector Number

Figure 33 Peripheral Vector Number Format




Figure 34 Address Translated From 8-Bit Vector Number

Table 7 Exception Vector Assignment

Vector		Address		Assignment	
Number(s)	Dec	Hex	Space	Casidinienc	
0	0	000	SP	Reset: Initial SSP	
_	4	004	SP	Reset: Initial PC	
2	8	008	SD	Bus Error	
3	12	00C	SD	Address Error	
4	16	010	SD	Illegal Instruction	
5	20	014	SD	Zero Divide	
6	24	018	SD	CHK Instruction	
7	28	01C	SD	TRAPV Instruction	
8	32	020	SD	Privilege Violation	
9	36	024	SD	Trace	
10	40	028	SD	Line 1010 Emulator	
11	44	02C	SD	Line 1111 Emulator	
12*	48	030	SD	(Unassigned, reserved)	
13*	52	034	SD	(Unassigned, reserved)	
14*	56	038	SD	(Unassigned, reserved)	
15	60	03C	SD	Uninitialized Interrupt Vector	
40 - 00*	64	04C	04C	(1)====i===d ======d)	
16 ~ 23*	95	05F	SD	(Unassigned, reserved)	
24	96	060	SD	Spurious Interrupt	
25	100	064	SD	Level 1 Interrupt Autovector	
26	104	068	SD	Level 2 Interrupt Autovector	
27	108	06C	SD	Level 3 Interrupt Autovector	
28	112	070	SD	Level 4 Interrupt Autovector	
29	116	074	SD	Level 5 Interrupt Autovector	
30	120	078	SD	Level 6 Interrupt Autovector	
31	124	07C	SD	Level 7 Interrupt Autovector	
22 - 47	128	080	CD.	TRAP Instruction Voltage	
32 ~ 47	191	0BF	SD	TRAP Instruction Vectors	
40 - 00*	192	000		(1)	
48 ~ 63*	255	0FF	SD	(Unassigned, reserved)	
04 055	256	100			
64 ~ 255	1023	3FF	SD	User Interrupt Vectors	

SP: Supervisor program, SD: Supervisor data

Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Hitachi.
 No user peripheral devices should be assigned these numbers.

The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer. The program counter value stacked usually points to the next unexecuted instruction, however for bus error and address error, the value stacked for the program counter is unpredictable, and may be incremented from the address of the instruction which caused the

error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. Then instruction at the address given in the exception vector is fetched, and normal instruction decoding and execution is started.




Figure 35 Exception Processing Sequence (Not Reset)

MULTIPLE EXCEPTIONS

These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped according to their occurrence and priority. The Group 0 exceptions are reset, but error, and address error. These exceptions cause the instruction currently being executed to be aborted, and the exeception processing to commence within two clock cycles. The Group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instruction by forcing exception processing to occur (privilege violations and illegal instructions are detected when they are the next instruction to be executed). The Group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing.

Group 0 exceptions have highest priority, while Group 2 exceptions have lowest priority. Within Group 0, reset has highest priority, followed by bus error and then address error. Within Group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and privilege violation. Since only one instruction can be executed at a time, there is no priority relation within Group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T-bit is asserted, the trace exception has priority, and is processed first. Before instruction processing resumes, however, the interrupt exception is also processed, and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 8.

Table 8 Exception Grouping and Priority

Group	Exception	Processing
0	Reset Bus Error Address Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV CHK, Zero Divide	Exception processing is started by normal instruction execution

RECOGNITION TIMES OF EXCEPTIONS, HALT, AND BUS ARBITRATION

END OF A CLOCK CYCLE RESET **BUS ERROR** ADDRESS ERROR END OF A BUS CYCLE **BUS ARBITRATION END OF AN INSTRUCTION CYCLE** TRACE EXCEPTION INTERRUPT EXCEPTIONS ILLEGAL INSTRUCTION UNIMPLEMENTED INSTRUCTION PRIVILEGE VIOLATION WITHIN AN INSTRUCTION CYCLE TRAP, TRAPV CHK ZERO DIVIDE

• EXCEPTION PROCESSING DETAILED DISCUSSION

Exceptions have a number of sources, and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

RESET

The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation, and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.




Figure 36 Reset Exception Processing

INTERRUPTS

Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in a following paragraph.)

If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of

the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 37, a timing diagram is given in Figure 38, and the interrupt exception timing sequence is shown in Figure 39.

Table 9 Internal Interrupt Level

Level	12	11	10	Interrupt
7	1	1	1	Non-Maskable Interrupt
6	1	1	0	<u> </u>
5	1	0	1	
4	1	0	0	Maskable Interrupt
3	0	1	1	
2	0	1	0	71
1	0	0	1	עך
0	0	0	0	No Interrupt

(NOTE) The internal interrupt mask level (12, 11, 10) are inverted to the logic level applied to the pins (IPL, IPL, IPL,).




Figure 37 Interrupt Acknowledge Sequence Flow Chart




Figure 38 Interrupt Acknowledge Sequence Timing Diagram




Figure 39 Interrupt Exception Timing Sequence

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

UNINITIALIZED INTERRUPT

An interrupting device asserts VPA or provides an interrupt vector during an interrupt acknowledge cycle to the HD68000. If the vector register has not been initialized, the responding HMCS68000 Family peripheral will provide vector 15, the unitialized interrupt vector. This provides a uniform way to recover from a programming error.

SPURIOUS INTERRUPT

If during the interrupt acknowledge cycle no device responds by asserting DTACK or VPA, the bus error line should be asserted to terminate the vector acquisition. The processor separates the processing of this error from bus error by fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

INSTRUCTION TRAPS

Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction execution, or from use of instructions whose normal behavior is trapping.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception, and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.


The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS

Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit pattern of the first word of a legal instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs.

Word patterns with bits 15 through 12 equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors, or to emulate unimplemented instructions in software.

ILLEGAL INSTRUCTION EXAMPLE



PRIVILEGE VIOLATIONS

MOVE to SR

In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instruction are:


STOP AND (word) Immediate to SR RESET EOR (word) Immediate to SR RTE OR (word) Immediate to SR MOVE USP

TRACING

To aid in program development, the HD68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed an exceptions is forced, allowing a debugging program to monitor the execution of the program under test.

The trace facility uses the T-bit in the supervisor portion of the status register. If the T-bit is negated (off), tracing is disabled, and instruction execution proceeds from instruction to instruction as normal. If the T-bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed, either because an interrupt is taken, or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. If, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.



- - Execute trace service routine.
 - 4. At the end of the service routine, execute return from exception (RTE).

BUS ERROR

Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated, and the processor immediately begins exception processing.

Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus error exception request was made, the context of the processor is more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, two to ten bytes beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction, the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch, a jump, or a return instruction. Besides the usual information, the processor saves its internal copy of the first word of the instruction being processed, and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved: whether it was a read or a write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when

the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a Group 2 exception; the processor is not processing an instruction if it is processing a Group 0 or a Group 1 exception. Figure 40 illustrates how this information is organized on the supervisor stack. Although this information is not sufficient in general to effect full recovery from the bus error, it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or reset, the processor is halted, and all processing cases. This simplifies the detection of catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the RESET pin can restart a halted processor.

ADDRESS ERROR

Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs during the exception processing for a bus error, address error, or reset, the processor is halted. As shown in Figure 42, an address error will execute a short bus cycle followed by exception processing.

■ INTERFACE WITH HMCS6800 PERIPHERALS

Hitachi's extensive line of HMCS6800 peripherals are directly compatible with the HD68000. Some of these devices that are particularly useful are:

HD6821 Peripheral Interface Adapter HD6843 Floppy Disk Controller HD6845S CRT Controller HD46508 Data Acquisition Unit HD6850 Asynchronous Communication Interface

Adapter


Synchronous Serial Data Adapter HD6852

To interface the synchronous HMCS6800 peripherals with the asynchronous HD68000, the processor modifies its bus cycle to meet the HMCS6800 cycle requirements whenever an HMCS6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 44 is a flow chart of the interface operation between the processor and HMCS6800 devices.

DATA TRANSFER OPERATION

Three signal on the processor provide the HMCS6800 interface. They are: enable (E), valid memory address (VMA), and valid peripheral address (VPA). Enable corresponds to the E or ϕ_2 signal in existing HMCS6800 systems. The bus frequency is one tenth of the incoming HD68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz HD68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

HMCS6800 cycle timing is given in Figure 45 and 46. At



 R/\overline{W} (read/write): write = 0, read = 1. I/N (instruction/not): instruction = 0, not = 1

Figure 40 Supervisor Stack Order (Group 0)




Figure 41 Supervisor Stack Order (Group 1, 2)




Figure 42 Address Error Timing

state zero (S0) in the cycle, the address bus is in the highimpedance state. A function code is asserted on the function code output lines. One-half clock later, in state 1 the address bus is released from the high-impedance state. During state 2, the address strobe (\overline{AS}) is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle,




Figure 43 Connection of HMCS6800 Peripherals

the read/write (R/\overline{W}) signal is switched to low (write) during state 2. One half clock later, in state 3, the write data is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of \overline{VPA} .

The \overline{VPA} input signals the processor that the address on the bus is the address of an HMCS6800 device (or an area reserved for HMCS6800 devices) and that the bus should conform to the ϕ_2 transfer characteristics of the HMCS6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe.

After the recognition of \overline{VPA} , the processor assures that the Enable (E) is low, by waiting if necessary, and subsequently asserts \overline{VMA} . Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the HMCS6800 peripherals are selected and deselected at the correct time. The peripheral now runs its cycle during the high portion of the E signal. Figures 45 and 46 depict the best and worst case HMCS6800 cycle timing. This cycle length is dependent strictly upon when \overline{VPA} is asserted in relationship to the E clock.

During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the processor negates the address and data strobes one half clock cycle later in state 7, and the Enable signal goes low at this time. Another half clock later, the address bus is put in the high-impedance state. During a write cycle, the data bus is put in the high-impedance state and the read/write signal is switched high. The peripheral logic must remove \overline{VPA} within one clock after address strobe is negated.

Figure 47 shows the timing required by HMCS6800 peripherals, the timing specified for HDCS6800, and the corresponding timing for the HD68000. Two example systems with HMCS6800 peripherals are showin in Figures 48 and 49. The system in Figure 48 reserves the upper eight megabytes of memory for HMCS6800 peripherals. The system in Figure 49 is more efficient with memory and easily expandable, but more complex.

DTACK should not be asserted while VPA is asserted. Notice that the HD68000 VMA is active low, contrasted with the active high HMCS6800 VMA. This allows the processor to put its buses in the high-impedance state on DMA requests without inadvertently selecting peripherals.





Figure 44 HMCS6800 Interface Flow Chart



(NOTE) This figure represents the best case HMCS6800 timing where VPA falls before the third system clock cycle after the falling edge of E.

Figure 45 HMCS6800 Timing - Best Case




Figure 46 HMCS6800 Timing — Worst Case




Figure 47 HD68000 to HMCS6800 Peripheral Timing Diagram




Figure 48 HMCS6800 Interface - Example 1




Figure 49 HMCS6800 Interface — Example 2

HD68000-4, HD68000-6, HD68000-8, HD68000-10

INTERRUPT OPERATION

During an interrupt acknowledge cycle while the processor is fetching the vector, if \overline{VPA} is asserted, the HD68000 will assert \overline{VMA} and complete a normal HMCS6800 read cycle as shown in Figure 50. The processor will then use an internally generated vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).

This operates in the same fashion (but is not restricted to) the HMCS6800 interrupt sequence. The basic difference is that

there are six normal interrupt vectors and one NMI type vector. As with both the HMCS6800 and the HD68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since VMA is asserted during autovectoring, the HMCS6800 peripheral address decoding should prevent unintended accesses.




Figure 50 Autovector Operation Timing Diagram

DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are:

- Bits
- BCD Digits (4-bits)
- Bytes (8-bits)
- Word (16-bits)
- Long Words (32-bits)

In addition, operations on other data types such as memory addresses, status word data, etc., are provided for in the instruction set.

The 14 addressing modes, shown in Table 10, includs six

basic types:

- Register Direct
- Register Indirect
- Absolute
- Immediate
- Program Counter Relative
- Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting and indexing. Program counter relative mode can also be modified via indexing and offsetting.

Table 10 Addressing Modes

Mode	Generation
Register Direct Addressing	
Data Register Diredt	EA = Dn
Address Register Direct	EA = An
Absolute Data Addressing	
Absolute Short	EA = (Next Word)
Absolute Long	EA = (Next Two Words)
Program Counter Relative Addressing	
Relative with Offset	$EA = (PC) + d_{16}$
Relative with Index and Offset	$EA = PC) + (Xn) + d_8$
Register Indirect Addressing	
Register Indirect	EA = (An)
Postincrement Register Indirect	EA = (AN), An ← An + N
Predecrement Register Indirect	$An \leftarrow An - N, EA = (An)$
Register Indirect with Offset	$EA = (An) + d_{16}$
Indexed Register Indirect with Offset	$EA = (An) + (Xn) + d_8$
Immediate Data Addressing	
Immediate	DATA = Next Word(s)
Quick Immediate	Inherent Data
Implied Addressing	
Implied Register	EA = SR, USP, SP, PC

(NOTES)

EA = Effective Address
An = Address Register

Dn = Data Register
Xn = Address or Data Register used

as Index Register
SR = Status Register

PC = Program Counter
() = Contents of

d₈ = Eight-bit Offset (displacement)

d₁₆ = Sixteen-bit Offset (displacement) N = 1 for Byte, 2 for

> Words and 4 for Long Words

← = Replaces

■ INSTRUCTION SET OVERVIEW

The HD68000 instruction set is shown in Table 11. Some additional instructions are variations, or subsets, of these and they appear in Table 12. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide, "quick" arithmetic operations, BCD arithmetic and expanded operations (through traps).

The following paragraphs contain an overview of the form and structure of the HD68000 instruction set. The instructions form a set of tools that include all the machine functions to perform the following operations:

Data Movement
Integer Arithmetic
Logical
Shift and Rotate
Bit Manipulation
Binary Coded Decimal
Program Control

System Control

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development.

Table 11 Instruction Set

Mnemonic	Description	Mnemonic	Description	Mnemonic	Description
ABCD	Add Decimal with Extend	EOR	Exclusive Or	PEA	Push Effective Address
ADD	Add	EXG	Exchange Registers	RESET	Reset External Devices
AND	Logical And	EXT	Sign Extend	ROL	Rotate Left without Extend
ASL	Arithmetic Shift Left	JMP	Jump	ROR	Rotate Right without Extend
ASR	Arithmetic Shift Right	JSP	Jump to Subroutine	ROXL	Rotate Left with Extend
Bcc	Branch Conditionally	LEA	Load Effective Address	ROXR	Rotate Right with Extend
BCHG	Bit Test and Change	LINK	Link Stack	RTE	Return from Exception
BCLR	Bit Test and Clear	LSL	Logical Shift Left	RTR	Return and Restore
BRA	Branch Always	LSR	Logical Shift Right	RTS	Return from Subroutine
BSET	Bit Test and Set	MOVE	Move	SBCD	Subtract Decimal with Extend
BSR	Branch to Subroutine	MOVEM	Move Multiple Registers	Scc	Set Conditional
BTST	Bit Test	MOVEP	Move Peripheral Data	STOP	Stop
CHK	Check Register Against Bounds	MULS	Signed Multiply	SUB	Subtract
CLR	Clear Operand	MULU	Unsigned Multiply	SWAP	Swap Data Register Halves
CMP	Compare	NBCD	Negate Decimal with Extend	TAS	Test and Set Operand
DBCC	Test Condition, Decrement and	NEG	Negate	TRAP	Trap
	Branch	NOP	No Operation	TRAPV	Trap on Overflow
DIVS	Signed Divide	NOT	One's Complement	TST	Test
DIVU	Unsigned Divide	OR	Logical Or	UNLK	Unlink

Table 12	Variations of	Instruction	Types

Instruction Type	Variation	Description	Instruction Type	Variation	Description
ADD	ADD	Add	MOVE	MOVE	Move
	ADDA	Add Address		MOVEA	Move Address
	ADDQ	Add Quick		MOVEQ	Move Quick
	ADDI	Add Immediate		MOVE from SR	Move from Status Register
	ADDX	Add with Extend		MOVE to SR	Move to Status Register
AND	AND	Logical And		MOVE to CCR	Move to Condition Codes
	ANDI	And Immediate		MOVE USP	Move User Stack Pointer
CMP	CMP	Compare	NEG	NEG	Negate
	CMPA	Compare Address		NEGX	Negate with Extend
	СМРМ	Compare Memory	OR	OR	Logical Or
	CMPI	Compare Immediate		ORI	Or Immediate
EOR	EOR	Exclusive Or	SUB	SUB	Subtract
	EORI	Exclusive Or Immediate		SUBA	Subtract Address
				SUBI	Subtract Immediate
				SUBQ	Subtract Quick
				SUBX	Subtract with Extend

ADDRESSING

Instructions for the HD68000 contain two kinds of information: the type of function to be performed, and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three

Register Specification – the number of the register is given in the register field of the instruction.

Effective Address - use of the different effective address

Implicit Reference - the definition of certain instructions implies the use of specific registers.

DATA MOVEMENT OPERATIONS

The basic method of data acquisition (transfer and storage) is provided by the move (MOVE) instruction. The move instruction and the effective addressing modes allow both address and data manipulation. Data move instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to memory, and register to register. Address move instructions allow word and long word operand transfers and ensure that only legal address manipulations are executed. In addition to the general move instruction there are several special data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), exchange registers (EXG), load effective address (LEA), push effective address (PEA), link stack (LINK), unlink stack (UNLK), and move quick (MOVEQ). Table 13 is a summary of the data movement operations.

INTEGER ARITHMETIC OPERATIONS

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP), clear (CLR), and negate (NEG). The add and subtract instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). Data, address, and memory compare operations are also available. The clear and negate instructions may be used on all sizes of data oper-

The multiply and divide operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotien with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

A test operand (TST) instruction that will set the condition codes as a result of a compare of the operand with zero is also available. Test and set (TAS) is a synchronization instruction useful in multiprocessor systems. Table 14 is a summary of the integer arithmetic operations.

Table 13 Data Movement Operations

Instruction	Operand Size	Operation
EXG	32	Rx ↔ Ry
LEA	32	EA → An
LINK	_	An → SP@ – SP → An SP + d → SP
MOVE	8, 16, 32	(EA)s → EAd
MOVEM	16, 32	(EA) → An, Dn An, Dn → EA
MOVEP	16, 32	(EA) → Dn Dn → EA
MOVEQ	8	#xxx → Dn
PEA	32	EA → SP@ -
SWAP	32	Dn[31:16] ↔ Dn[15:0]
UNLK -		An → Sp SP@+ → An

(NOTES)

s = source

[] = bit numbers

- d = destination
- @ = indirect with predecrement
- @+ = indirect with postdecrement

Table 14 Integer Arithmetic Operations

Instruction	Operand Size	Operation
ADD	8, 16, 32 16, 32	Dn + (EA) → Dn (EA + Dn → EA (EA) + #xxx → EA AN + (EA) → An
ADDX	8, 16, 32 16, 32	$Dx + Dy + X \rightarrow Dx$ $Ax@-+Ay@-+ X \rightarrow Ax@$
CLR	8, 16, 32	0 → EA
СМР	8, 16, 32 16, 32	Dn - (EA) (EA) - #xxx Ax@+ - Ay@+ An - (EA)
DIVS	32 ÷ 16	Dn/(EA) → Dn
DIVU	32 ÷ 16	Dn/(EA) → Dn
EXT	8 → 16 16 → 32	$(Dn)_8 \to Dn_{16}$ $(Dn)_{16} \to Dn_{32}$
MULS	16*16 → 32	Dn*(EA) → Dn
MULU	16*16 → 32	Dn*(EA) → Dn
NEG	8, 16, 32	0 - (EA) → EA
NEGX	8, 16, 32	0 - (EA) - X - EA
SUB	8, 16, 32 16, 32	Dn - (EA) → Dn (EA) - Dn → EA (EA) - #xxx → EA An - (EA) → An
SUBX	8, 16, 32	$Dx - Dy - X \rightarrow Dx$ $Ax@Ay@X \rightarrow Ax@$
TAS	8	(EA) - 0, 1 → EA[7]
TST	8, 16, 32	(EA) ~ 0

(NOTE) [] = bit number

INSTRUCTION FORMAT

Instructions are from one to five words in length, as shown in Figure 51. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words further specify the operands. These words are either immediate operands or extensions to the effective address mode specified in the operation word.

PROGRAM/DATA REFERENCES

The HD68000 separates memory references into two classes: program references, and data references. Program references, as the name implies, are references to that section of memory that contains the program being executed. Data references refer to that section of memory that contains data. Generally, operand reads are from the data space. All operand writes are to the data space.

REGISTER SPECIFICATION

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.

• EFFECTIVE ADDRESS

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 52 shows the general format of the single effective address is composed of two 3-bit fields: the mode field, and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register.

The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in the following word or words and is considered part of the instruction, as shown in Figure 51. The effective address modes are grouped into three categories: register direct, memory addressing, and special.




Figure 51 Instruction Format




Figure 52 Single-Effective-Address Instruction Operation Word General Format


HD68000-4, HD68000-6, HD68000-8, HD68000-10-

REGISTER DIRECT MODES

These effective addressing modes specify that the operand is in one of the 16 multifunction registers.


Data Register Direct


The operand is in the data register specified by the effective address register field.



Address Register Direct

The operand is in the address register specified by the effective address register field.






MEMORY ADDRESS MODES

These effective addressing modes specify that the operand is in memory and provide the specific address of the operand.


Address Register Indirect

The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




Address Register Indirect With Postincrement

The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



Address Register Indirect With Predecrement


The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



Address Register Indirect With Displacement

This address mode requires one word of extension. The address of the operand is the sum of the address in the address


register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump to subroutine instructions.



Address Register Indirect With Index

This address mode requires one word of extension. The address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low order

eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.





SPECIAL ADDRESS MODE

The special address modes use the effective address register field to specify the special addressing mode instead of a register number.

Absolute Short Address

This address mode requires one word of extension. The address of the operand is the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.






Absolute Long Address

This address mode requires two words of extension. The address of the operand is developed by the concatenation of the extension words. The high-order part of the address is the


first extension word; the low-order part of the address is the second extension word. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.



Program Counter With Displacement


This address mode requires one word of extension. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer in

the extension word. The value in the program counter is the address of the extension word. The reference is classified as a program reference.



Program Counter With Index

This address mode requires one word of extension. This address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference.



(NOTE)

Extension Word

15	14	13	12	11	10	9	8	7	6	5	4	3	2	_1	0
D/A	R	egiste	er	W/L	0	0	0		D	ispla	ceme	nt Ir	tege	r	\neg

: Data Register = 0, Address Register = 1 Register : Index Register Number


W/L


COMMENTS • EA = (PC) + (Rx) + da

: Sign-extented, low order Word integer

in Index Register = 0

Long Word in Index Register ≈ 1





Immediate Data


This address mode requires either one or two words of extension depending on the size of the operation.

Byte operation — operand is low order byte of extension word

Word operation - operand is extension word

Long word operation — operand is in the two extension words, high-order 16 bits are in the first extension word, low-order 16 bits are in the second extension word.


Extension Word




COMMENTS

- Data = Next Word(s)
 Data is Sign Extended for Address Register but not Data Register
- Machine Level Coding

MOVE #\$1000, A0






COMMENTS

- Inherent Data
- Data is Sign Extended to Long Word
- Destination must be a Data Register
- Machine Level Coding

MOVEQ #\$5A, D3



Condition Codes or Status Register

ANDI to SR

EORI to SR

ORI to CCR

ORI to SR


A selected set of instructions may reference the status register by means of the effective address field. These are: ANDI to CCR

> EORI to CCR **EXAMPLE** MPU MEMORY \$1020 0010 2710 SR 0010 OWL 46FR **OWL + 2** 1020 MOVE \$1020, SR

COMMENTS

- EA = (Next Word)
- Note: This Example is a Privileged Instruction
- Machine Level Coding

MOVE \$1020, SR



EFFECTIVE ADDRESS ENCODING SUMMARY

Table 15 is a summary of the effective addressing modes discussed in the previous paragraphs.

Table 15 Effective Address Encoding Summary

Addressing Mode	Mode	Register
Data Register Direct	000	register number
Address Register Direct	001	register number
Address Register Indirect	010	register number
Address Register Indirect with Postincrement	011	register number
Address Register Indirect with Predecrement	100	register number
Address Register Indirect with Displacement	101	register number
Address Register Indirect with Index	110	register number
Absolute Short	111	000
Absolute Long	111	001
Program Counter with Displacement	111	010
Program Counter with Index	111	011
Immediate	111	100
		

• IMPLICIT REFERENCE

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor stack pointer (SSP), the user stack pointer (USP), or the status register (SR).

SYSTEM STACK

The system stack is used implicitly by many instructions: user stacks and queues may be created and maintained through the addressing modes. Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S-bit in the status register. If the S-bit indicates supervisor state, SSP is the active system stack pointer, and the USP cannot be referenced as an address register. If the S-bit indicates user state, the USP is the active system stack pointer, and the SSP cannot be referenced. Each system stack fills from high memory to low memory.

SYSTEM STACK POINTERS User Stack Supervisor Stack USP Accessed when S = 0 Accessed when S = 1 PC is Stacked on PC is Stacked on Subroutine Calls in Subroutine Calls in User State Supervisor State Used for Exception

Processing

* Increasing Addresses

The address mode SP @- creates a new item on the active system stack, and the address mode SP @+ deletes an item from the active system stack.

The program counter is saved on the active system stack on subroutine calls, and restored from the active system stack on returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code and user programs may use the user stack pointer arbitrarily.

In order to keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus byte data is pushed on or pulled from the system stack in the high order half of the word; the lower half is unchanged.

USER STACKS


User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register (on of A0 through A6), the user may implement stacks which are filled either from high memory to low memory, or vice versa. The important things to remember are:

- using predecrement, the register is decremented before its contents are used as the pointer into the stack,
- using postincrement, the register is incremented after its contents are used as the pointer into the stack,
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not get misaligned when the data is retrieved. Word and long accesses must be on word boundary (even) addresses.

Stack growth from high to low memory is implemented with An@- to push data on the stack,

An@+ to pull data from the stack.


After eigher a push or a pull operation, register An points to the last (top) item on the stack. This is illustrated as:



Stack growth from low to high memory is implemented with An@+ to push data on the stack,

An@- to pull data from the stack.

After either a push or a pull operation, register An points to the next available space on the stack. This is illustrated as:




QUEUES

User queues can be implemented and manipulated with the address register indirect with postincrement or predecrement addressing modes. Using a pair of address registers (two of A0 through A6), the user may implement queues which are filled either from high memory to low memory, or vice versa. Because queues are pushed from one end and pulled from the other, two registers are used: the put and get pointers.

Queue growth from low to high memory is implemented with Aput@+ to put data into the queue,

Aget@+ to get data from the queue.

After a put operation, the put address register points to the next available space in the queue and the unchanged get address register points to the next item to remove from the queue. After a get operation, the get address register points to the next item to remove from the queue and the unchanged put address register points to the next available space in the queue. This is illustrated as:




If the queue is to be implemented as a circular buffer, the address register should be checked and, if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length (in bytes).

Queue growth from high to low memory is implemented with Aput@- to put data into the queue,

Aget@ - to get data from the queue.

After a put operation, the put address register points to the last item put in the queue, and the unchanged get address register points to the last item removed from the queue. After a get operation, the get address register points to the last item removed from the queue and the unchanged put address register points to the last item put in the queue. This is illustrated as:



If the queue is to be implemented as a circular buffer, the get or put operation should be performed first, and then the address register should be checked and, if necessary, adjusted. The address register is adjusted by adding the buffer length (in bytes).

LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. Table 16 is a summary of the logical operations.

Table 16 Logical Operations

Instruction	Operand Size	Operation
AND	8, 16, 32	Dn ∧ (EA) → Dn (EA) ^ Dn → EA (EA) ∧ #xxx → EA
OR	8, 16, 32	Dn v (EA) → Dn (EA) v Dn → EA (EA) v #xxx → EA
EOR	8, 16, 32	(EA)⊕ Dy → EA (EA) ⊕ #xxx → EA
NOT	8, 16, 32	~ (EA) → EA

[NOTE] ~ = invert

SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic instructions ASR and ASL and logical shift instructions LSR and LSL. The rotate instructions (with and without extend) available are ROXR, ROXL, ROR, and ROL. All shift and rotate operations can be performed in either registers or memory. Register shifts and rotates support all operand sizes and allow a shift count specified in the instruction of one to eight bits, or 0 to 63 specified in a data register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates. Table 17 is a summary of the shift and rotate operations.

Table 17 Shift and Rotate Operations

Instruction	Operand Size	Operation
ASL	8, 16, 32	X/C - 0
ASR	8, 16, 32	* [x/c]
LSL	8, 16, 32	X/C - 0
LSR	8, 16, 32	0
ROL	8, 16, 32	
ROR	8, 16, 32	
ROXL	8, 16, 32	C + X +
ROXR	8, 16, 32	-X -C

• BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). Table 18 is a summary of the bit manipulation operations. (Bit 2 of the status register is Z.)

Table 18 Bit Manipulation Operations

Instruction	Operand Size	Operation
BTST	8, 32	~ bit of (EA) → Z
BSET	8, 32	~ bit of (EA) → Z 1 → bit of EA
BCLR	8, 32	~ bit of (EA) → Z 0 → bit of EA
вснб	8, 32	~ bit of (EA) → Z ~ bit of (EA) → bit of EA

• BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 19 is a summary of the binary coded decimal operations.

Table 19 Binary Coded Decimal Operations

Instruction	Operand Size	Operation
ABCD	8	$Dx_{10} + Dy_{10} + X \rightarrow Dx$ $Ax@{10} + Ay@{10} + X \rightarrow Ax@$
SBCD	8	$Dx_{10} - Dy_{10} - X \rightarrow Dx$ $Ax@{10} - Ay@{10} - X \rightarrow Ax@$
NBCD	8	0 - (EA) ₁₀ - X → EA

• PROGRAM CONTROL OPERATIONS

Program control operations are accomplished using a series of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 20.

The conditional instructions provide setting and branching for the following conditions:

CC - carry clear LS - low or same CS - carry set LT - less than EQ - equal MI - minus F - never true NE - not equal PL - plus GE - greater or equal always true GT - greater than Т VC - no overflow HI - high LE - less or equal VS - overflow

Table 20 Program Control Operations

Instruction	Operation
Conditional	
BCC	Branch conditionally (14 conditions)
	8- and 16-bit displacement
DBCC	Test condition, decrement, and branch
	16-bit displacement
scc	Set byte conditionally (16 conditions)
Unconditional	
BRA	Branch always
	8-and 16-bit displacement
BSR	Branch to subroutine
	8- and 16-bit displacement
JMP	Jump
JSR	Jump to subroutine
Returns	
RTR	Return and restore condition codes
RTS	Return from subroutine

SYSTEM CONTROL OPERATIONS

System control operations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the status register. These instructions are summarized in Table 21.

Table 21 System Control Operations

Instruction	Operation
Privileged	
RESET	Reset external devices
RTE	Return from exception
STOP	Stop program execution
ORI to SR	Logical OR to status register
MOVE USP	Move user stack pointer
ANDI to SR	Logical AND to status register
EORI to SR	Logical EOR to status register
MOVE EA to SR	Load new status register
Trap Generating	
TRAP	Trap
TRAPV	Trap on overflow
CHK	Check register against bounds
Status Register	
ANDI to CCR	Logical AND to condition codes
EORI to CCR	Logical EOR to condition codes
MOVE EA to CCR	Load new condition codes
ORI to CCR	Logical OR to condition codes
MOVE SR to EA	Store status register


• BRANCH INSTRUCTION ADDRESSING

BRANCH INSTRUCTION FORMAT


Operation Word Extension Word

15	8 7	0
Operation Cod	e 8 bit Displac	ement
16 bit Displacer	nent if 8 bit Displacem	ent = 0


RELATIVE, FORWARD REFERENCE, 8-BIT OFFSET



RELATIVE, BACKWARD REFERENCE 8-BIT OFFSET



RELATIVE, FORWARD REFERENCE, 16-BIT OFFSET



CONDITION CODES COMPUTATION

This provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

CONDITION CODE REGISTER

The condition code register portion of the status register contains five bits:

N - Negative

Z - Zero

V - Overflow

C - Carry

X - Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X-bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the HD68000 to simplify the programming model.

• CONDITION CODE REGISTER NOTATION

In the instruction set details, the description of the effect on the condition codes is given in the following form:

Condition Codes:

X N Z V C

Where

N (negative) set if the most significant bit of the result is set. Cleared otherwise.

Z (zero) V (overflow) set if the result equals zero. Cleared otherwise. set if there was an arithmetic overflow. This implies that the result is not representable in the operand size. Cleared otherwise.

C (carry)

set if a carry is generated out of the most significant bit of the operands for an addition. Also set if a borrow is generated in a subtraction. Cleared otherwise. X (extend) transparent to data movement. When affected, it is set the same as the C-bit.

The notational convention that appears in the representation of the condition code registers is:

- set according to the result of the operation
- not affected by the operation
- 0 cleared
- 1 set
- U undefined after the operation

CONDITION CODE COMPUTATION

Most operations take a source operand and a destination operand, compute, and store the result in the destination location. Unary operations take a destination operand, compute, and store the result in the destination location. Table 22 details how each instruction sets the condition codes.

Table 22 Condition Code Computations

Operations	X	N	Z	V	С	Special Definition
ABCD	•	U	?	U	?	C = Decimal Carry Z = Z · Rm · · RO
ADD, ADDI, ADDQ		•	•	?	?	$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot \overline{Rm}$ $C = Sm \cdot Dm + \overline{Rm} \cdot Dm + Sm \cdot \overline{Rm}$
ADDX	*	•	?	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm Z = Z · Rm · · RO
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	-		A many	0	0	
CHK	-		U	U	U	
SUB, SUBI SUBQ	•	*	•	?	?	$V = \overline{Sm} \cdot \overline{Dm} \cdot \overline{Rm} + \underline{Sm} \cdot \overline{Dm} \cdot \overline{Rm}$ $C = \overline{Sm} \cdot \overline{Dm} + \overline{Rm} \cdot \overline{Dm} + \overline{Sm} \cdot \overline{Rm}$
SUBX	•	*	?	?	?	$V = \overline{Sm} \cdot \underline{Dm} \cdot \overline{Rm} + \underline{Sm} \cdot \overline{Dm} \cdot Rm$ $C = Sm \cdot \underline{Dm} + Rm \cdot \overline{Dm} + Sm \cdot Rm$ $Z = Z \cdot \overline{Rm} \cdot \cdot \overline{R0}$
CMP, CMPI, CMPM	-	•	•	?	?	$V = \overline{Sm} \cdot \underline{Dm} \cdot \overline{Rm} + \underline{Sm} \cdot \overline{Dm} \cdot \overline{Rm}$ $C = \overline{Sm} \cdot \overline{Dm} + \overline{Rm} \cdot \overline{Dm} + \overline{Sm} \cdot \overline{Rm}$
DIVS, DIVU	T-	*		?	0	V = Division Overflow
MULS, MULU	-	•	*	0	0	
SBCD, NBCD	•	U	?	U	?	C = Decimal Borrow Z = Z · Rm · · RO
NEG NEGX	:	:	?	?	?	V = Dm • Rm, C = Dm + Rm V = Dm • Rm, C = Dm + Rm Z = Z • Rm • • R0
BTST, BCHG, BSET, BCLR	T -	-	?	-	-	Z = Dn
ASL	*	•	•	?	7	$V = Dm \cdot (\overline{D}_{m-1} + + \overline{D}_{m-r}) + \overline{Dm} \cdot (D_{m-1} + + D_{m-r}) C = D_{m-r+1}$
ASL (r = 0)	T =	•		0	0	
LSL, ROXL	•	•	•	0	?	C = D _{m-r+1}
LSR (r = 0)	1 -			0	0	
ROXL (r = 0)	T -		•	0	?	C = X
ROL	T -			0	?	C = D _{m-r+1}
ROL (r = 0)	T -	*	•	0	0	
ASR, LSR, ROXR	*	•		0	?	C = D _{r-1}
ASR, LSR (r = 0)	T -	•	•	0	0	
ROXR (r = 0)	-	•	•	0	?	C = X
ROR	T -	*	*	0	?	C = D _{r-1}
ROR (r = 0)	T -	•		0	0	

Not affected

U Undefined

Other—see Special Definition

X = C

^{*} General Case: X = C N = Rm

N = Rm Z = Rm • ... • R0

Sm — Source operand most significant bit
Dm — Destination operand most significant bit

Rm - Result bit most significant bit

n - bit number

r -- shift amount

• CONDITIONAL TESTS

Table 23 lists the condition names, encodings, and tests for the conditional branch and set instructions. The test associated with each condition is a logical formula based on the current state of the condition codes. If this formula evaluates to 1, the condition succeeds, or is true. If the formula evaluates to 0, the condition is unsuccessful, or false. For example, the T condition always succeeds, while the EO condition succeeds only if the Z bit is currently set in the condition codes.

Table 23 Conditional Tests

Mnemonic	Condition	Encoding	Test
Т	true	0000	1
F	false	0001	0
HI	high	0010	<u>c</u> ⋅ <u>z</u>
LS	low or same	0011	C + Z
CC	carry clear	0100	C
cs	carry set	0101	С
NE	not equal	0110	Z
EQ	equal	0111	Z
VC	overflow clear	1000	⊽
VS	overflow set	1001	V
PL	plus	1010	Ñ
MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
LT	less than	1101	$N \cdot \nabla + \overline{N} \cdot V$
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$

■ INSTRUCTION SET

The following paragraphs provide information about the addressing categories and instruction set of the HD68000.

ADDRESSING CATEGORIES

Effective address modes may be categorized by the ways in which they may used. The following classifications will be used in the instruction definitions.

Data

If an effective address mode may be used to refer to data operands, it is considered a data address-

ing effective address mode.

Memory

If an effective address mode may be used to refer to memory operands, it is considered a memory

addressing effective address mode.

Alterable

If an effective address mode may be used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.

Control

If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.

Table 24 shows the various categories to which each of the effective address modes belong. Table 25 is the instruction set summary.

The status register addressing mode is not permitted unless it is explicitly mentioned as a legal addressing mode.

These categories may be combined so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

INSTRUCTION PRE-FETCH

The HD68000 uses a 2-word tightly-coupled instruction prefetch mechanism to enhance performance. This mechanism is described in terms of the microcode operations involved. If the execution of an instruction is defined to begin when the microroutine for that instruction is entered, some features of the prefetch mechanism can be described.

- 1) When execution of an instruction begins, the operation word and the word following have already been fetched. The operation word is in the instruction decoder.
- 2) In the case of multi-word instructions, as each additional word of the instruction is used internally, a fetch is made to the instruction stream to replace it.
- 3) The last fetch from the instruction stream is made when the operation word is discarded and decoding is started on the next instruction.
- 4) If the instruction is a single-word instruction causing a branch, the second word is not used. But because this word is fetched by the preceding instruction, it is impossible to avoid this superfluous fetch. In the case of an interrupt or trace exception, both words are not used.
- 5) The program counter usually points to the last word fetched from the instruction stream.

-HD68000-4, HD68000-6, HD68000-8, HD68000-10

Table 24 Effective Addressing Mode Categories

Effective	34-4-	lada Daristan		Addressing Categories			
Modes	Address Mode Registe Modes		Data	Memory	Control	Alterable	
Dn	000	register number	X	_	_	X	
An	001	register number	_	l –		×	
An@	010	register number	X	×	×	×	
An@+	011	register number	X	X	_	X	
An@ -	100	register number	X	l x	_	X	
An@(d)	101	register number	X	X	×	X	
An@(d, ix)	110	register number	X	X	×	X	
xxx.W	111	000	X	X	X	X	
xxx.L	111	001	X	×	×	X	
PC@(d)	111	010	X	X	X		
PC@(d, ix)	111	011	X	X	X	_	
#xxx	111	100	l x	X	_	_	

HD68000-4, HD68000-6, HD68000-8, HD68000-10-

Table 25 Instruction Set

Moemonic		Addr	7	_	 On	Γ.	An	(An)	(A	n) +	. (An)	d(An)	d(A	ın.Xi)	Ab	s.W	At	s.L	d	PC)	d(F	PC. Xi)	5 =1	nmed SR/CC	0;	codo E	lit Pattern		Condition
Operation	Size	Mode	-	=	-	#	-	#	-10	#		=	-	#	~	#	٠.	#	~	#	~	#	~	#	-	#		1111 5432		7654 3210	Boolean	X N Z V C
ABCD Add Digits ADD Add	8 B W	s: (An) s:Dn	d: d: d	2	6	2.	00A	2 2	12	2 2	12 8	2 2 2	18 14 10	4 4	16 12	4 4	18	4	16 12	6	20	4	12	4	14	4	8	1100	RRRI RRRI DDD1 DDD0	0000 Orrr 0000 Irrr SSEE EEEE SSee eeee	d10+s10+X +d d+Dn +d Dn - s +Dn	****
ADDA Add Address	L	d Dn d An d An	d s s	2 2 4	8 8 8	? ? 2	DDA 8 8 8	2 2 2 4	20 14 12 14 16	2 2 2 4	20 14 12 14 16	2 2 2 2	16 14 16	4 4 4	24 18 16 18 20	4 4 4	26 20 18 20 22	4 4	24 18 16 18	6 6	28 22 20 22	4 4	18 16 18	4 4	20 18 20	6 4 6	14 12 14	1101 1101 1101	DDDO DDDI AAAO AAAI	10EE EEEE 10ee eeee 11ee eeee 11ee eeee	d - Dn +d Dn - s +Dn An - s +An	
Add Immed ADDQ		s-Imm	9	6 2	16 4		IDDA I 4	6 2	28 12	6	28 12	6 2	18 30 14	8	32 16	8	34 18	8	20 32 16	10	24 36 20								1 0110 1 QQQ0	i	d - = ·d	****
Add Quick	Ь В W	s:mm3 s:Dn s: (An)	d d d	2 2 2	8 4 8	2	8	2	20	2	20	2	22	4	24	4	26	4	24	6	28							1101	RRRI RRRI RRRI	SSEE EEEE SSOO Orrr SSOO Irrr 1000 Orrr	d → 2 + X +q q + = •q	****
AND Logical And	B W	s (An) s:Dn d:Dn s:Dn	d d s	2	4			2 2 2	12 8 20	2 2 2	12 8 20	2 2 2	30 14 10 22	4 4	16 12 24	4 4	18 14 26	4 4	16 12 24	6	20 16 28	4	12	4	14	4	8	1100 1100 1100	RRRI DDDI DDDO DDDI	SSEE EEEE SSee eeee 10EE EEEE	d < and > Dn → d Dn < and > s· → Dn d < and > Dn·→d	-**00
And Immed.	B W	s Imm s Imm count:Dn	d: d: d:		8 16 6 + 2n 6 + 2n			4 6	14 16 28	2 4 6	14 16 28	4	16 18 30	6 8	18 20 32	4 6 8	20 22 24	4 6 8	18 20 32	6 8 10	22 24 36	4	18	4	20	6	14 20	1110	0 DDD 0	SSEE EEEE	Dn < and > s → Dn d < and > # → d C → T → O	-**00 ****
Shift Memory BCHG Test and	₩ B	count On count: =1~8 count: 1 bit = On bit = Imm	d	2	8 + 2n 8 + 2n	1		2.4	12 12 16	2 * 2 4	12 12 16	2.4	14 14 18	4 6	16 16 20	4 6	18 18 22	4 • 6	16 16 20	6.8	20 20 24							1110 1110 1110	QQQf Frrf QQQf 000f Frrl 1000	1010 0DDD 1000 0DDD 11EE EEEE 01EE EEEE	X → Left Right → X ~(bit) # of d → Z. ~(bit) # of d →	*
Change BCLR Test and Oear		bit #-Imm bit # Dn bit #-Imm	d d d	2 4	< 8 < 12 < 10			2 4	12 16	2 4	12 16	2	14 18	4	16 20	4	18 22	4	17 20	6 8	20 24							0000	rrrl 1000 1000 1000 1000	01EE EEEE 01EE EEEE 10EE EEEE	(bit) # of d -(bit) # of d→Z 0→(bit) # of d	*
BSET Test and Set		bit #:Dn bit #:lm:m bit #:Dn	d d d	2	< 14			2	12 16	2	12 16	2	14 18	4	16 20	4	18 22	4	16 20	6	20 24							000	0001 (000 (000 (000 (000 (000 (000 (000	10EE EEEE	~(bit) #of d→Z, 1→(bit) # of d	*
BTST Bit Test	В	bit #: Dn bit #: Imm bit #: Dn	d d d	2	< 12			2	8 12	2 4	8 12	2	10 14	4	12 16	4	14 18	4 6	12 16	6	16 20	4	12 16	4	14 18			0000	0 1000 rrrl 1000 rrrl	00EE EEEE 00EE EEEE	~(bit) # of d→Z	
CHK Check Reg- ister Against Bounds	w	d:Dn (boun	d: S: d)	2	10 < 40 8	-	trap→ no→ trao	2	< 44	2	< 44 12	2	< 46	4	< 48 16'	4	< 50	4	< 48	6	< 52 20	4	< 48	4	< 50 18	4	< 44 12) 1000) DDD1		If Dn < 0, or Dn > (bound), then trap	-*UUU
CLR Clear Operand	B W B W	d:Dn	d = d = s = s =	2 2 2 2	4 6 4 6	2.	4 6	2 2 2 2	12 20 8 14	2 2 2 2 2	12 20 8 14	2 2 2 2	14 22 10 16	4 4 4 4	16 24 12 18	4 4 4	18 26 14 20	4 4 4	16 24 12 18	6 6	20 28 16 22	4 4	12 18	4 4	14 20	4 6	8 14		0010 DDD0	1	d →MPU O→d Dn—s	-0100 -***
Binary CMPA Compare Address	W	d:An d:An	S =	2 2	6	2 2	6	2 2	10 14	2	10 14	2	12 16	4	14 18	4	16 20	4	12 18	6	18 22	4	14 18	4	16 20	4 6	10 14	1011	AAA0	llee eeee	An—s	-****
CMPI Compare Imm. CMPM Compare	L B'W	s-Imm s-(An)+-	d: d: d:	6	8 14		MPA MPA	6	12 20	4 6 2 2	12 20 12 20	6	14 22	8	16 24	8	18 26	8	16 24	8 10	20 28		i) 1100 RRR!	1	d # ds	-****
Memory DIVS Divide Signed	w	d:Dn	s:	2	< 158			2	< 162	2	< 162	2	< 164	4	< 166	4	< 168	4	< 166	6	< 170	4	< 166	4	< 168	4	< 162	1000	DDDI	lice eece	Dn32/s16→ Dn(rg)	-***0
DIVU Divide Unsigned	w	d:Dn	S:	2	< 140			2	< 144	2	< 144	2	< 146	4	< 148	4	< 150	4	< 148	6	< 152	4	< 148	4	< 150	4	< 144	1000	DDD0	llee eeee	Dn32/s16→ Dn(r:q)	-***0
EOR Exclusive OR Logical			d:	2 2	8			2 2	12 20	2 2	12 20	2	14 22	4	16 24	4	18 26	4	16 24	6	20 28							101	rrrl	SSEE EEEE	d ● Dnd	-**00
EORI Exclusive OR Immediate			d: d:	6	8 16			6	16 28	6	16 28	6	18 30	6 8	20 32	6 8	22 34	6 8	20 32	8 10	24 36		:			4	20	0000	1010	SSEE EEEE	d • # →d	-**00
EXG Exchange Registers	l L	s-An	d:	2 2 2	6	2	6																i					1100	DDD1 AAA1 DDD1	0100 IAAA	s ←d	
EXT Sign Extend LEA Load Effect- ive Address	i. L		d: S:	2	4			2	4					4	8	4	12	4	8	6	12	4	8	4	12			0100	0 1000 0 1000 0 AAA1	1100 ODDD	bit 7	-**00
Link and Allocate		disp:lmm	S:			4	16																					0100	1110	0101 0AAA	An-→ (SP) SP-→ An SP + disp SP	

Note: Refer to "Condition Code Computations" as for condition Code.

* Word only
<: Maximum value

B: Number of Program Bytes
-: Number of Clock Periods

A: Address Register # C: Test Condition D: Data Register # e: Source Effective Address E: Destination Effective Address

Opcode Bit Pattern Key

f: Direction O - Right, 1 - Lett
M: Destination & Register
M: Destination & Size: OO - Byte
P: Displacement
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: - Word
O: -

(to be continued)

-HD68000-4, HD68000-6, HD68000-8, HD68000-10

Mnemonic		Addr.	Τ	Dn	T	An	((An)	(A	in) +	Γ	(An)	d((An)	d(A	n, Xi)	At	s.W	Ab	s.L	d(PC)	d (F	PC.Xi)	5=l	mmed SR/CC	Opcodo	Bit Pattern		Condition Codes
Operation	Size	Mode	=	-	=		=	-	=	_	=	_	=	~	=	~	=	_	=	~	п	~	=		#	-		7654 3210	Beelean	XNZVC
LSL, LSR Logical Shift Memory MOVE	B W	count On d count =1~8 d count =0n d count =1~8 d count d s=On d	2 2 2	6 + 2r 6 + 2r 8 + 2r 8 + 2r	1	MOVEA	2.	12	2.	12	2.	14 8	4.	16 12	4.	18	4.	16 12	6.	20 16							illo rrrf lillo QQQf lillo rrrf lillo QQQf lillo 001f 00SS RRRM	SS10 IDDD SS00 IDDD 1010 IDDD 1000 IDDD 11EE EEEE MMee eeee	C - C - C Right X	***0*
MOVE Data MOVE Move to Con	L W	s An s s S (An) d s (An) d s (An) d s (An) d s s (An) d s s (An) d s s (An) d s s (An) d s (A	2 2 2 2 4 4 4 4 4 4 6 6 4 4 4 6 6 6	8 10 12 14 12 16 12 14 8 4 4 12 12 14 16 18 16 18		MOVEA MOVEA	222244446446222224444662	8 12 12 14 16 18 16 20 16 18 12 12 20 20 20 22 24 26 24 26 24 26 20 16	2 2 2 4 4 4 4 4 4 4 4 4 4 4 6 2	8 12 12 14 16 18 16 20 16 18 12 12 20 20 22 24 26 24 28 24 26 20 16	2 2 2 4 4 4 6 4 4 6 6 4 4 6 6 2	8 12 12 14 16 6 20 16 18 12 12 20 20 22 24 24 26 20 18	4 4 4 4 6 6 6 6 8 6 6 6 8 4 4 4 4 4 6 6 6 8 8 4	12 16 16 18 20 22 20 24 20 22 16 16 16 24 24 26 28 30 28 30 28 30 24 20 24 24 26 26 27 28 28 20 20 20 20 20 20 20 20 20 20 20 20 20	4 4 4 6 6 6 6 8 6 6 6 6 4 4 4 4 6 6 6 6	14 18 18 20 22 24 22 26 22 24 18 18 18 30 32 30 32 30 32 26 22 22 24 26 26 27 27 28 30 30 30 30 30 30 30 30 30 30 30 30 30	4 4 4 4 6 6 6 6 8 6 6 6 4 4 4 4 6 6 6 8 6 6 6 8 6 6 8 6 8	12 16 16 18 20 22 20 24 20 22 16 16 16 24 24 26 28 30 28 30 28 30 28 30 28 20 20 20 21 20 20 20 20 20 20 20 20 20 20 20 20 20	6 6 6 8 8 8 8 8 6 6 6 6 6 6 8 8 8 8 10 8 10	16 20 20 22 24 26 24 28 24 26 20 20 20 28 32 34 32 34 28 34 28 32 34 28 32 34 32 34 32 34 34 34 34 34 34 34 34 34 34 34 34 34	4	20	4	22	4	16	0100 0100	Hee eeec	s⊶008	****
dition Codes MOVE Move to from	w	d SR s s SR d		12			2 2	16 12	2 2	16 12	2	18 14	4 4	20 16	4	22 18	4	20 16	6	24 20	4	20	4	22	4	16	0110 0010	Hee eeee	s···• SR d··••MPU SR··••d	****
Status Reg. MOVE Move to from User SP(A7)	Ĺ	s USP d d USP s			2 2	4 4																					0111 0010	OIIO IAAA OIIO OAAA	USP-→An An+USP	
MOVEA Move Address MOVEM	M F	d An s d An s s Xn d	2	4	2 2		2 2 4	8 12 8 · 4n	2	8 12	2 2 4	10 14 8 - 4n	4 6	12 16 12 - 4n	4 6	14 18 14 - 4n	4 6	12 16 12 - 4n	6 6 8	16 20 16 - 4n	4	12 16	4	14 18	6	8 12	0011 AAA0 0010 AAA0 0100 1000	Olee eeee Olee eeee IOEE EEEE	s •An Xn •d	
Move Multiple Registers		d⊧Xn s	}				4	12 · 4n	4	12 · 4n	1	8 - 8n	1	16 · 4n	1 1	18 · 4n		16 · 4n	1	20 • 4n 16 • 8n	(!	16 -4n	6	18 · 4r			a7-a0 0100 1100 a7-a0 0100 1000	47 - 40 t 10 e e e e e e 47 - 40 11 EE EEEE	s *Xn * *	
		d-Xn s					4	12 - 8n	4	12 + 8n	Į į	5 5	1	16-8n	{ }		1		1 1))	16 · 8n	6	18 • 8n			a7~a0 0100 1100 a7~a0	d7~d0+ liee eeee	s +Xn * *	
MOVEP Move Peripheral MOVEQ	W L L	s Dn d s-d(An) d s-Dn d s-d(An) d s-d(An) d s-lmm8 d	4	24									4	16 24													0000 DDD1 0000 DDD1 0000 DDD1 0111 DDD0	1000 IAAA 0000 IAAA 1100 IAAA 0100 IAAA QQQQ QQQQ	On→d by bytes s→On by bytes On→d by bytes s •On by bytes #→On	-**00
Move Quick MULS Multiply	w	d-On s	2	< 70			2	< 74	2	< 74	2	< 76	4	< 78	4	< 80	4	< 78	6	< 82	4	< 78	4	< 80	4	< 74	IIOO DDDI	Hee eeee	On×s →On	-**00
Signed MULU Multiply	w	d Dn s	2	< 70			2	< 74	2	< 74	2	< 76	4	< 78	4	< 80	4	< 78	6	< 82	4	< 78	4	< 80	4	< 74	1100 DDD0	lice eeee	On × s →On	-**00
Unsigned NBCO Negate Digit	В	d		6			2	12	2	12	2	14	4	16	4	18	4	16	6	20							0100 1000	OOEE EEEE	0 d10 X•d	*****
NEG Negate Binary NEGX Negate Multi-	B W L B W	d d d	2 2	4 6 4 6			2 2 2	12 20 12 20	2 2 2 2	12 20 12 20	2 2 2 2 2	14 22 14 22	4 4	16 24 16 24	4 4 4	18 26 18 26	4 4 4	16 24 16 24	6 6 6	20 28 20 28							0100 0100	SSEE EEEE	0-d-X-+d	*****
precision NOT Logical	B/W	đ	2	4			2 2	12 20	2 2	12 20	2 2	14 22	4	16 24	4	18 26	4	16 24	6	20 28							0110 0010	SSEE EEEE	~ d: •d	-**00
Inclusive OR Logical ORI	B/W L B'W	d=Dn s s=Dn d d=Dn s s=Imm d	2 2 4	8			2 2 2 4	12 8 20 14 16	2 2 2 2 4	12 8 20 14	2 2 2 4	14 10 22 16 18	4 4 6	16 12 24 18 20	4 4 4 6	18 14 26 20 22	4 4 4 6	16 12 24 18 20	6 6 6 8	20 16 28 22 24	4	12 18	4	14 20	4 6 4	8 14 20	1000 DDD1 1000 DDD0 1000 DDD1 1000 DDD0 0000 0000	SSEE EEEE SSee eeee 10EE EEEE 10ee eeee SSEE EEEE	d <or>Dn=+d Dn<or>s→Dn d<or>Dn=+d Dn<or>s→Dn d<or>#+d</or></or></or></or></or>	-**00 -**00
OR Immediate PEA Push Effect- ive Address	L	s:Imm d s		16			6 2	30 14	6	30	6	32	8	34 18	8	36 22	4	34 18	10 6	38 22	4	18	4	22			0100 1000	0100 0000	5→ -(SP)	
	B/W L W	count:Dn d count:#1~8 d count:Dn d count:#1~8 d count: #1~8 d	2 2 2	6 + 2n 6 + 2n 8 + 2n 8 + 2n			2.	12	2.	12	2•	14	4.	16	4 •	18	4.	16	6.	20							1110 rrrf 1110 QQQf 1110 rrrf 1110 QQQf 1110 011f	SSII IDDD SSOI IDDD 1011 IDDD 1001 IDDD 11EE EEEE	C Gett n	-**00

Note: Refer to "Condition Code Computations" as for condition Code. * Word only < Maximum value

A; Address Register #
C; Test Condition
D; Data Register #
e; Source Effective Address
E; Destination Effective Address

Opcode Bit Pattern Key

1: Direction, 0 – Right, 1 – Left
M. Destination & Mode
P: Displacement
O; Quick immediate Data
7: Source Register
V: Vector #

* * The MPU goes through an extra null read cycle after a multiple read is done (The last EA+2).

(to be continued)

HD68000-4, HD68000-6, HD68000-8, HD68000-10-

Mnemonic	Size	Ad			Dn		An	(4	n)	(Ar	+ (- (An)	d (An)	d(A	n, Xi)	Abs	. W	Ab	s.L	d (PC)	d(P	C.Xi)	s = lo d = 9	nmed R/CC	Opcode 1	lit Pattern	Boolean	Condition Codes
Operation		Mo	de	=	Ē	#		E	,	=	_	=	-	#	`	=		=	~	=	-	Ξ	-	=	-	=	_	5432 1098	7654 3210		XNZVC
OXR, ROXL botate hrough X temory BCD bubtract	B W L W B	count: Dn count: #2 count: Dn count: #2 count: 1 s: Dn s (An)	d:	2	6 + 2n 6 + 2n 8 + 2n 8 + 2n 6	1	; ; 	2•	12	2*	12	2 •	14 18	4.	16	4-	18	4.	16	6•	20							1110 rrrf 1110 QQQf 1110 rrrf 1110 QQQf 1110 010f 1000 RRR1 1000 RRR1	SSII ODDD SSOI ODDD 1011 ODDD 1001 ODDD 11EE EEEE 0000 Orrr 0000 Irrr	C Left n	***0:
ligits Boc Set	В	cc	đ=	2	6 4			2	12	2	12	2	14	4	16	4	18	4	16	6	20							0101 CCCC	I I EE EEEE	if cc true.1's *d Else. O's *d	
conditionally UB Subtract Simary SUBA Subtract	B W L W	s: Dn d: Dn s: Dn d: Dn d: An d: An	d = S = S = S = S = S = S = S = S = S =	2 2 2 2 2	4 8 8 8	2.1	UBA 4 RIBA 8 8	2 2 2 2 2 2	12 8 20 14 12	2 2 2 2 2 2 2 2	12 8 20 14 12	2 2 2 2 2 2	14 10 22 16 14	4 4 4 4	16 12 24 18 16	4 4 4 4 4	18 14 26 20 18 20	4 4 4 4 4	16 12 24 18 16	6 6 6	20 16 28 22 20 22	4 4 4	12 18 16 18	4 4 4 4	14 20 18 20	4 6 4 6	8 14 12 14	1001 DDD1 1001 DDD0 1001 DDD1 1001 DDD0 1001 AAA0 1001 AAA1	SSEE EEEE SSee eeee 10EE EEEE 10ee eeee 11ee eeee	d-Dn +d Dn -s → Dn d-Dn → d Dn -s → Dn iAn s + An	****
ddress BUB1 Subtract	B W	s:Imm s:Imm	d·	4	8 16		UBA UBA	4	16 28	4	16 28	4	18 30	6 8	20 32	6 8	22 34	6 8	20 32	8 10	24 36							0000 0100	SSEE EEEE	d = ·d	****
mmediate IUBQ iubtract		s:Imm3 s:Imm3	d d	2	4 8	2.	4 8	2 2	12 16	2 2	12 16	2	14 22	4	16 24	4 4	18 26	4	16 24	6	20 28							0101 QQQ1	SSEE EEEE	d = +d	****
Quick BUBX Subtract Multiprecision BWAP Swap Regis-	B W	s-Dn s (An) s-Dn s- (An)	d d d d	2 2 2	4 8 4						!	2	18 30															1001 RRR1 1001 RRR1 1001 RRR1 1001 RRR1 0100 1000	\$\$00 Orrr \$\$00 Irrr 1000 Orrr 1000 Irrr 0100 ODDD	d s-X→d Dn(31 16) + Dn(15 0)	****
er Halves FAS lest and Set	В		d	2	4			2	14	2	14	2	16	4	18	4	20	4	18	6	22							0100 1010	I I EE EEEE	test d +cc 1-→bit 7 of d	-**0
perand IST lest	B W		d d:	2 2	4			2 2	8 12	2 2	8	2 2	10 14	4 4	12 16	4 4	14 18	4 4	12 16	6	16							0100 1010	SSEE EEEE	test d •cc	- **0
UNLK Jolink	l			Ľ	•	2	12	í	12	Í	12	(14		10		10		16	°	20							0100 1110	0101 IAAA	An-→SP: (SP) + ◆An	
						,						_				T- 1															,
Bee Branch Conditionally	B W		disp disp																					not bra	taken taken taken	2 2 4	10 8 10	0110 CCCC	PPPP PPPP	if cc true. PC+disp→PC	
BRA Branch Www.s	8 W		disp																				bra i	not	taken	2	14 10 10	0110 0000	PPPP PPPP	PC + disp →PC	
BS R Bran ch	В		disp.																							2	20	0110 0001	PPPP PPPP	PC→ (SP). PC + disp →PC	
o Subroutine Decrement Counter, & Branch Until Condition Frue or	*	disp:Imm ci	disp ounter :	4	10 12 14	1	alse rue alse	*	nter 1 1 pired	,	es 10													,		4	20	0:01 CCCC	1100 1DDD	ff cc false, Dn-1 →Dn & if Dn ≈ ·1.PC+ disp →PC Else, NOP	
Count: MP ump to			d:					2	8					4	10	4	14	4	10	6	12	4	10	4	14			0100 1110	THEE EEEE	d →PC	
ISR lump to Subroutine			d:		ļ			2	16					4	18	4	22	4	18	6	20	4	18	4	22			0100 1110	10EE EEEE	PC→ (SP).d +PC	
OP Operation				2	4																							0100 1110	0111 0001	none	}
RESET Reset Exter- nal Devices				2	132																							0100 1110	0111 0000	assert RESET pin	
RTE Return from Exception				2	20																							0100 1110	0111 0011	(SP) + → SR. (SP) + → PC	****
RTR Return from Subroutine				2	20																							0100 1110	0111 0111	(SP) + →PC	****
Restore CC RTS Return from				2	16																							0100 1110	0111 0101	(SP) + →PC	
Subroutine BTOP Load SR Stop TRAP				2	34																					4	4	0100 1110	0111 0010 0100 VVVV	# →SR. Wart for Interrupt PC→ (SSP).	****
Frap Frap if Overflow Set				2	34 4		taken o not en																					0100 1110	0111 0110	SR- (SSP). (Vector) *PC II V-1 then PC - (SSP). SR * (SSP) (TRAPY vector) *PC else. NOP	
ote: Refer to as for c Word only Maximum v. P: Number of Number of	alue Progra	on Code. am Bytes	Comp	utatio	ons		L,	<i>.</i> l	D: Da	ita Ri ource	Register Effect	#	ddres			P: D Q: Q	rectio estinal isplace uick li ource	n; 0 - I tion E ement mmedi	Right, A Mod ate D	l-Lei je	Patte	R; I	Key Destina Size: 00 0: 10 11 Vector	tion i)- By - Wa - Lo - An	Registe te ird ng Wor other C	r d Operat	tion	(in the MOVE 01 – Byte 10 – Long Wo 11 – Word	Instruction)	Joon, My	.

■ INSTRUCTION FORMAT SUMMARY

This provides a summary of the first word in each instruction of the instruction set. Table 26 is an operation code (op-code) map which illustrates how bits 15 through 12 are used to specify the operations. The remaining paragraph groups the

instructions according to the op-code map.

where, Size; Byte = 00 Sz; Word = 0

Word = 01 Long Word = 1

Long Word = 10

Table 26 Operation Code Map

Bits 15 thru 12	Operation
0000	Bit Manipulation/MOVEP/Immediate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/S _{CC} /DB _{CC}
0110	B _{CC}
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned)
1011	CMP/EOR
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate
1111	(Unassigned)

(1) BIT MANIPULATION, MOVE PERIPHERAL, IMMEDIATE INSTRUCTIONS

Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0		Register		1	Ту	pe		E-	fective	Addre	ss	

Static Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	Ту	pe		E	ffective	Addre	ss	

Bit Type Codes: TST = 00, CHG = 01, CLR = 10, SET = 11

MOVEP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0		Register		(Op-Mod	ie	0	0	1		Registe	
Op-Mo	ode; Wo	rd to f	Reg = 1	00, Lo	ong to Re	eg = 10	01, Wo	rd to N	/lem = 1	10, Lc	ng to	Mem =	111		

OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Si	ze		E	ffective	Addre	SS	

AND Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	Siz	že		E	ffective	Addre	ss	

HD68000-4, HD68000-6, HD68000-8, HD68000-10

SUB Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	Si	ze		E	ffective	Addre	SS	

ADD Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Si	ze		E	ffective	Addre	ss	

EOR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	Si	ze		E	ffective	Addre	ss	

CMP Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ö	0	0	0	1	1	0	0	Si	ze		E	ffective	Addre	ss	

(2) MOVE BYTE INSTRUCTION

MOVE Byte

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1			Desti	nation					Sou	irce		
			<u> </u>		Register		1	Mode			Mode			Registe	r

(3) MOVE LONG INSTRUCTION

MOVE Long

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
0	0	1	0		Desti	nation					Sou	rce		
•		l '	١	[1	Register		Mode			Mode			Register	- 1

(4) MOVE WORD INSTRUCTION

MOVE Word

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1			Destir	nation					Sou	rce		
L	Ŭ				Register			Mode	_		Mode			Registe	r

(5) MISCELLANEOUS INSTRUCTIONS

NEGX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Si	ze		E	ffective	Addre	SS	

MOVE from SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1		E	ffective	Addre	SS	

CLR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	Si	ze		E	ffective	Addre	SS	

						יטח	oou	JU-4	, ND	000	-000	0, n	D00		J-0, I	יטטו
NEG																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	0	1	0	0	Siz	ze		Ef	fective	Addre	ess	
MOVE	200															
MOVE to 0																
	15	14	13	12	11	10	9	8	7	6 1	5	4 F	3 fective	2 Addre	1	
		<u> </u>	1		1	1			'		L		rective	Addre		
NOT																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	0	1	1	0	Siz	ze	L	Ef	fective	Addre	ess	
MOVE to S	R.															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	0	10	1	0	1	1	· ·		fective			<u> </u>
	L	<u> </u>	1	1	L	L	I				L					
NBCD																
	15	14	13	12	11	10	9.	8	7	6	5	4	3	2	1	0
	0	1_1_	0	0	1	0	0	0	0	0	L	E1	fective	Addre	ess	
PEA																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	0	1	<u> </u>	Ef	fective	Addre	ess	
SWAP																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	0	1	0	0	0		Register	
MOVEM R	egisters	s to E	Ą													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1_1_	0	0	0	1	Sz	L	Ef	fective	Addre	ess	
EXTW																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	0	0	1	0	0	0	0		Register	
EXTL																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	0	1	0	0	1	0	0	0	1	1	0	0	0	L	Register	
TST																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	0	1	0	Si	ze		Ef	fective	Addre	ess	
TAC																
TAS	. =						_	_	_	_	_		_	-		_
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	0	1	0	0	1	0	1	0	1	1	L	E1	fective	Addre	25S	

HD68000-4, HD68000-6, HD68000-8, HD68000-10-----

MOVEM E	A to R	egister	·s													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	0	0	1	Sz		Ef	fective	Addre	158	
TRAP																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	0	0		Ve	ctor	
LINK																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1_	0	0	1	0	1	0		Register	
UNLK																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	0	1	1		Register	
MOVE to U							_		_					_		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
	0	1	0	0	1	1	1	0	0	1	1	0	0	L	Register	
MOVE from		14	10	12	44	10	0		-	e	-	4	•	•		•
	15	14	13	12	11	1	9	8	7	6	5	4	3	2	1	0
		<u> </u>	0		<u> </u>	<u>'</u>	<u> </u>	0	10	<u> </u>	<u>'</u>	0	1	1	Register	
RESET	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0
NOP	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1
STOP	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0
RTE	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1
RTS	45	4.4	40	40	44	L					ļ	<u></u>				
	15	14	13	12	11	10	9	8	7	6	5	1	3	2	1	0
		<u> </u>			<u></u>	<u> </u>	<u> </u>		1 0	L <u>'</u> _	<u> </u>	<u> L'</u> _		<u> </u>	1 4	
TRAPV	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	10	1	1	1	0	1	<u> </u>	0
		<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	ــنـــ	<u> </u>	<u> </u>	لــنـــل	<u> </u>

						no										
DED																
RTR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1
					L	I	····	L			L					
JSR																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2		
	0	1	0	0	1	1	1	0	1	0	<u>. </u>	Et	fective	Addre	SS	
JMP																
J.111	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	1	1		Et	fective	Addre	ss	
		L				<u> </u>			L							
CHK																
	15	14	13	12	11	10	9	8	7	6	5		3	2	1	0
	0	1	0	0		Registe	r	1	1	0		E1	fective	Addre	SS	
LEA																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0		Registe	r	1	1	1		E	fective	Addre	SS	
		•			•											
(6) ADD	QUICK	C, SUE	BTRA	ст о	UICK	, SET	CON	DITIC	NAL	LY, D	ECRE	MEN	TINS	STRU	CTION	18
ADDQ																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1		Data		0	Si	Ze .		E	fective	Addre	ss	
CLIDO																
SUBQ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	r	Data		1		ze	Γ			Addre		
	L	L	L	L	L			٠	1		1					
Scc																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	}	Cond	litian						faativa	· Addra	SS	
					L		111011			1	<u> </u>	E1	iective	Addre		
DBoo				L	L		1111011		<u> </u>	<u> </u>	L	E1	rective	Addie		
DB _{CC}	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DB _{CC}	15	14	13	L	11		9	8		l	5 0			2		
	0	1	0	12		10 Cond	9 lition		7	6	0	4	3	2	1	
DB _{CC}	0	1	0	12		10 Cond	9 lition		7	6	0	4	3	2	1	
(7) BRAN	0	1	0	12		10 Cond	9 lition		7	6	0	4	3	2	1	
	0 CH CC	1	0	12		10 Cond	9 lition		7	6	0	4	3	2	1	
(7) BRAN	о сн сс	1 ONDIT	0 TIONA	12 1	BRA	10 Cond NCH	9 lition	UBRO	7 1 UTIN	6 1 E INS	0 STRU	4 0 CTION	3 1	2	1 Registe	r
(7) BRAN B _{CC}	0 CH CC	1 ONDIT	0 TIONA 13	12 1 ALLY,	BRA	10 Cond NCH	9 lition TO S	UBRO	7 1 UTIN	6 1 E INS	0 STRU	4 0 CTION	3 1	2	1 Registe	r
(7) BRAN	0 CH CC	1 ONDIT	0 TIONA 13	12 1 ALLY,	BRA	10 Cond NCH	9 lition TO S	UBRO	7 1 UTIN	6 1 E INS	0 STRU	4 0 CTION	3 1	2	1 Registe	r
(7) BRAN B _{CC}	0 CH CC 15	1 ONDIT	13 1	12 1 ALLY, 12 0	BRAI	10 Cond NCH 10 Cond	9 lition TO Si 9 lition	UBRO	7 1 UTIN 7	6 1 E INS	5 81 5	4 0 CTION 4 bit Disp	3 1 1 3 Placement	2 2 ent 2	1 Registe	0
(7) BRAN B _{CC}	0 CH CC	1 DNDIT 14 1	13 1 13	12 1 ALLY, 12 0	11 11	10 Cond NCH 10 Cond	9 lition TO S 9 lition	UBRO 8	7 1 UTIN 7	6 1 E INS	5 81 5	4 0 CTION 4 bit Disp	3 1 1 3 Placement	2 2 ent 2	1 Registe	0
(7) BRAN B _{CC}	0 CH CC 15 0	1 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	13 1 13 1 13	12 1 ALLY, 12 0	11 11 0	10 Cond NCH 10 Cond	9 lition TO S 9 lition	UBRO 8	7 1 UTIN 7	6 1 E INS	5 81 5	4 0 CTION 4 bit Disp	3 1 1 3 Placement	2 2 ent 2	1 Registe	0
(7) BRAN B _{CC} BSR	0 CH CC 15 0	1 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	13 1 13 1 13	12 1 ALLY, 12 0	11 11 0	10 Cond NCH 10 Cond	9 lition TO S 9 lition	UBRO 8	7 1 UTIN 7	6 1 E INS	5 81 5	4 0 CTION 4 bit Disp	3 1 1 3 Placement	2 2 ent 2	1 Registe	0
(7) BRAN B _{CC} BSR	0 CH CC 15 0	1 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	13 1 13 1 13	12 1 ALLY, 12 0	11 11 0	10 Cond NCH 10 Cond	9 lition TO S 9 lition	UBRO 8	7 1 UTIN 7	6 1 E INS	5 81 5	4 0 CTION 4 bit Disp	3 1 1 3 Placement	2 2 ent 2	1 Registe	0
(7) BRAN B _{CC} BSR	0 CH CC 15 0 15	14 11 14 11 14 11	13 1 1 STRU	12 1 1ALLY, 12 0	11 11 0 N	10 Cond 10 Conc 10 0	9 lition TO S 9 lition 0	UBRO 8 8 1	7 1 1 UTIN 7	6 1 E INS	5 81 81	4 0 CTION 4 bit Disp	3 1 3 solaceme	2 2 ent 2	1 Registe	0

HD68000-4, HD68000-6, HD68000-8, HD68000-10

9) OR, (
OR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0		Register			p-Mod			Ef	fective			
			Op-Mode	 }	ــــــــــــــــــــــــــــــــــــــ			L	·							
	8 000		010	Dn ∨												
DIVII	100	101	110	EA ∨	Dn →	EA										
DIVU	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	T 0	10	0		Register		0	<u> </u>	1	Ţ		fective			
	ــــــا		<u></u>		L	· · · · · · · · · · · · · · · · · · ·			<u> </u>	L <u>'</u>	L			Addie		
DIVS																
	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0		Registe	r	1	1	1		E	fective	Addre	SS	
SBCD	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Τ	1	Γ	,	estination			T			Ι	T	Γ		
	1	0	0	0	í	Registe		1	0	0	0	0	R/M	Sou	rce Re	gister
	R/M	(regis	ter/mei	mory)	: regis	ter — ı	registe	r = 0,	memo	ry – ı	memo	ry = 1				
(10) SUB	TRACT	r, sue	BTRAC	T EX	(TEN	DED I	NSTF	RUCTI	ONS							
SUB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	1	F	Register		0	p-Mode	,		Ef	fective	Addres	ss	
	100	101		Dn-E EA-D An-E	n → E/	4										
SUBX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	1	1	estination		1	Si	ze	0	0	R/M	Sou	rce Re	gister
	R/M	(regist	er/mer	nory):	ــــــــــــــــــــــــــــــــــــــ	Register ter – r		r = 0,	memo	ry – r	nemor	y = 1	L	l		
(11) CON	/PARE	, EXC	CLUSIN	/E OI	R INS	STRUC	CTION	IS								
CMP																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1 1	1	L	Registe	r 		Op-Mod	е	l	E1	fective	Addre	SS	
	000 —	W 001	Op-Mod L 010 111	e Dn–E An–E												
CMPM	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1		Registe	r	1	Si	ze	0	0	1		Registe	r
EOR								_			_		_			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	Ĺ	Register	r 	1	Si	ze	L	E1	fective	Addre	ess ———	
(12) AND), MUI	LTIPL	Y, AD	D DE	CIMA	AL, E	XCHA	NGE	INST	RUCT	IONS					
AND	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0		Register	r	C	p-Mod	е		Ef	fective	Addre	ss	
			p-Mode													

 $\begin{array}{ll} \mathsf{Dn} & \wedge \; \mathsf{EA} \to \mathsf{Dn} \\ \mathsf{EA} & \wedge \; \mathsf{Dn} \to \mathsf{EA} \end{array}$

MULU																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	<u>'</u>	Register	r 	0	1	1	L	E1	fective	Addre	ss 	
MULS								_	_	_	_	_				
	15	14	13	12	11	10 Registe	9	8	7	6	5	4 F:	3 ffective	2 Addre	1	0
	<u></u>	<u> </u>	1		L	registe		L <u>.</u>	<u> </u>	L <u>'</u> _	L			Addie		
ABCD	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	De	estination Register	on	1	0	0	0	0	R/M		ce Reg	
	R/M	(regist	er/mei	nory):	L	ter – r		r = 0,	memo	ry – r	nemor	y = 1		L		
		_		•			-									
EXGD																
	15	14	13	12	11	10 ta Regi	9	8	7	6	5	0	3	2 Dot	1 a Regi	0
	<u></u>	<u> </u>	1 0	1	Da			<u> </u>		<u></u>				Dat	a negi	s (e)
EXGA			40	40		40	•	•	_		_		•			
	15	14	13	12	11 Addi	10 ress Res	9 gister	8	7	6	5	0	3	2 Addr	1 ess Reg	0 pister
	L	.1		L	1			<u></u>	<u></u> .	L	L	L	<u> </u>			
EXGM	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	Dat	ta Regi	ster	1	1	0	0	0	1	Addr	ess Reg	jister
(13) ADD,	ADE	EXT	ENDE	ED IN	STRU	CTIO	NS									
ADD	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1	Γ	Registe			Dp-Mod		, 		fective			-
	В		p-Mod	•												
	000 100	001 C	L)10 10 11	Dn + 6 EA + 6 An + 6	On → E	Α										
	_	011 1	.,	All T		\(\(\)										
ADDX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1		stinatio		1	Siz	ze	0	0	R/M	Source	ce Reg	ister
	R/M	registe	er/men	norv):		Register er — re		= 0,1	nemor	v – n	nemor	v = 1				J
		. •		•	·		•	·				•				
(14) SHIF	T/RO	TATE	INST	RUCT	IONS											
Data Registe	er Shit	fts														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	0	Cou	nt/Regi	ster	d	Siz	ze	i/r	Ту	pe	R	egister	
Memory Shi	ifts															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Shift Type Codes: AS = 00, LS = 01, ROX = 10, RO = 11 d (direction): Right = 0, Left = 1 i/r (count source): Immediate Count = 0, Register Count = 1

1 0 0

Type

Effective Address

INSTRUCTION EXECUTION TIMES

The following paragraphs contain listings of the instruction execution times in terms of external clock (CLK) periods. In this timing data, it is assumed that both memory read and write cycle times are four clock periods. Any wait states caused by a longer memory cycle must be added to the total instruction time. The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the execution periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles.

(NOTE) The number of periods includes instruction fetch and all applicable operand fetches and stores.

EFFECTIVE ADDRESS OPERAND CALCULATION TIMING

Table 27 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

MOVE INSTRUCTION CLOCK PERIODS

Table 28 and 29 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as: (r/w).

• STANDARD INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 30 indicates

the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 30 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

• IMMEDIATE INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 31 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 31, the headings have the following meanings: # = immediate operand, Dn = data register operand, An = address register operand, M = memory operand, and SR = status register.

• SINGLE OPERAND INSTRUCTION CLOCK PERIODS

Table 32 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

	Addressing Mode	Byte, Word	Long
Dn An	Register Data Register Direct Address Register Direct	0(0/0) 0(0/0)	0(0/0) 0(0/0)
An@	Memory Address Register Indirect Address Register Indirect with Postincrement	4(1/0)	8(2/0)
An@ +		4(1/0)	8(2/0)
An@ -	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
An@(d)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
An@(d, ix)*	Address Register Indirect with Index	10(2/0)	14(3/0)
xxx.W	Absolute Short	8(2/0)	12(3/0)
xxx. L	Absolute Long Program Counter with Displacement	12(3/0)	16(4/0)
PC@(d)		8(2/0)	12(3/0)
PC@(d, ix)*	Program Counter with Index Immediate	10(2/0)	14(3/0)
#xxx		4(1/0)	8(2/0)

^{*} The size of the index register (ix) does not affect execution time.

Table 28 Move Byte and Word Instruction Clock Periods

C					Destination				
Source	Dn	An	An@	An@+	An@ -	An@(d)	An@(d, ix)*	xxx. W	xxx.L
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An@	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@+	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@-	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)
An@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
An@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
xxx.W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
xxx.L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)
PC@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
PC@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)

^{*} The size of the index register (ix) does not affect execution time.

Table 29 Move Long Instruction Clock Periods

C	Destination								
Source	Dn	An	An@	An@+	An@ -	An@(d)	An@(d, ix)*	xxx.W	xxx. L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An@	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@+	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@-	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)
An@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
An@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
xxx. W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
xxx. L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)
PC@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(5/2)
PC@(d,ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
#xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)

^{*} The size of the index register (ix) does not affect execution time.

Table 30 Standard Instruction Clock Periods

Instruction	Size	op < ea >, An	op $<$ ea $>$, Dn	op Dn, < M >
400	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
ADD	Long	6(1/0) + **	6(1/0) + **	12(1/2) +
4410	Byte, Word	-	4(1/0) +	8(1/1) +
AND	Long	_	6(1/0) + **	12(1/2) +
CMD	Byte, Word .	6(1/0) +	4(1/0) +	_
CMP	Long	6(1/0) +	6(1/0) +	_
DIVS	_	-	158(1/0) + *	_
DIVU	-	_	140(1/0) + *	_
EOR	Byte, Word	_	4(1/0) ***	8(1/1) +
EUN	Long	-	8(1/0) ***	12(1/2) +
MULS	_	-	70(1/0) + *	_
MULU		-	70(1/0) + *	_
OR	Byte, Word	-	4(1/0) +	8(1/1) +
Url .	Long	-	6(1/0) + **	12(1/2) +
CLID	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
SUB	Long	6(1/0) + **	6(1/0) + **	12(1/2) +

⁺ add effective address calculation time

^{*} indicates maximum value

^{**} total of 8 clock periods for instruction if the effective address is register direct

^{***} only available effective address mode is data register direct

Table 31 Immediation Instruction Clock Periods

Instruction	Size	op #, Dn	op #, An	op #, M
ADDI	Byte, Word	8(2/0)	-	12(2/1) +
ADDI	Long	16(3/0)	_	20(3/2) +
ADDQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +
ADDQ	Long	8(1/0)	8(1/0)	12(1/2) +
ANDI	Byte, Word	8(2/0)	_	12(2/1) +
ANDI	Long	16(3/0)	_	20(3/1) +
CMPI	Byte, Word	8(2/0)	8(2/0)	8(2/0) +
CIVIFI	Long	14(3/0)	14(3/0)	12(3/0) +
EORI	Byte, Word	8(2/0)	_	12(2/1) +
EUNI	Long	16(3/0)	-	20(3/2) +
MOVEQ	Long	4(1/0)	_	_
ORI	Byte, Word	8(2/0)	_	12(2/1) +
ONI	Long	16(3/0)	_	20(3/2) +
SUBI	Byte, Word	8(2/0)	_	12(2/1) +
3001	Long	16(3/0)	_	20(3/2) +
SUBQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +
3080	Long	8(1/0)	8(1/0)	12(1/2) +

⁺ add effective address calculation time

Table 32 Single Operand Instruction Clock Periods

Instruction	Size	Register	Memory
CL D	Byte, Word	4(1/0)	8(1/1) +
CLR	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1) +
NEG	Byte, Word	4(1/0)	8(1/1) +
NEG	Long	6(1/0)	12(1/2) +
NEGX	Byte, Word	4(1/0)	8(1/1) +
NEGA	Long	6(1/0)	12(1/2) +
NOT	Byte, Word	4(1/0)	8(1/1) +
NOT	Long	6(1/0)	12(1/2) +
C	Byte, False	4(1/0)	8(1/1) +
S _{CC}	Byte, True	6(1/0)	8(1/1) +
TAS	Byte	4(1/0)	10(1/1) +
TOT	Byte, Word	4(1/0)	4(1/0) +
TST	Long	4(1/0)	4(1/0) +

⁺ add effective address calculation time

• SHIFT/ROTATE INSTRUCTION CLOCK PERIODS

Table 33 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

• BIT MANIPULATION INSTRUCTION CLOCK PERIODS

Table 34 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

^{*} word only

CONDITIONAL INSTRUCTION CLOCK PERIODS

Table 35 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS

Table 36 indicates the number of clock periods required for the jump, jump to subroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Table 33 Shift/Rotate Instruction Clock Periods

Instruction	Size	Register	Memory	
ACD ACI	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ASR, ASL	Long	8 + 2n(1/0)		
LSR, LSL	Byte, Word	6 + 2n(1/0)	8(1/1) +	
	Long	8 + 2n(1/0)	_	
	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ROR, ROL	Long	8 + 2n(1/0)	_	
	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ROXR, ROXL	Long	8 + 2n(1/0)		

Table 34 Bit Manipulation Instruction Clock Periods

Instruction	Size	Dyna	amic	Static		
Instruction	Size	Register	Memory	Register	Memory	
DOLLO	Byte	_	8(1/1)+	_	12(2/1) +	
BCHG	Long	8(1/0)*	_	12(2/0)*	_	
201.5	Byte	_	8(1/1) +		12(2/1) +	
BCLR	Long	10(1/0)*	_	14(2/0)*	_	
DOCT	Byte	_	8(1/1)+	_	12(2/1) +	
BSET	Long	8(1/0)*	_	12(2/0)*	_	
DTCT	Byte	_	4(1/0) +	_	8(2/0) +	
BTST	Long	6(1/0)	_	10(2/0)	_	

⁺ add effective address calculation time

Table 35 Conditional Instruction Clock Periods

Instruction	Displacement	Trap or Branch Taken	Trap of Branch Not Taken
	Byte	10(2/0)	8(1/0)
B _{CC}	Word	10(2/0)	12(2/0)
BRA	Byte	10(2/0)	_
	Word	10(2/0)	_
200	Byte	18(2/2)	_
BSR	Word	18(2/2)	_
DD.	CC true	T -	12(2/0)
DB _{CC}	CC false	10(2/0)	14(3/0)
СНК	_	40(5/3) + *	10(1/0) +
TRAP	_	34(4/3)	_
TRAPV	_	34(5/3)	4(1/0)

⁺ add effective address calculation time

^{*} indicates maximum value

^{*} indicates maximum value

HD68000-4, HD68000-6, HD68000-8, HD68000-10-

Table 36 JMP, JSR, LEA, PEA, MOMEM Instruction Clock Periods

Instr	Size	An@	An@ +	An@ -	An@(d)	An@(d, ix) *	xxx.W	xxx. L	PC@(d)	PC@(d, ix) *
JMP	_	8(2/0)	_	_	10(2/0)	14(3/0)	10(2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	_	16(2/2)	_	_	18(2/2)	22(2/2)	18(2/2)	20(3/2)	18(2/2)	22(2/2)
LEA	l –	4(1/0)	_	_	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	_	12(1/2)	_	_	16(2/2)	20(2/2)	16(2/2)	20(3/2)	16(2/2)	20(2/2)
MOVEM	Word	12+4n (3+n/0)	12+4n (3+n/0)	=	16+4n (4+n/0)	18+4n (4+n/0)	16+4n (4+n/0)	20+4n (5+n/0)	16+4n (4+n/0)	18+4n (4+n/0)
$M \rightarrow R$	Long	12+8n (3+2n/0)	12+8n (3+2n/0)	_	16+8n (4+2n/0)	18+8n (4+2n/0)	16+8n (4+2n/0)	20+8n (5+2n/0)	16+8n (4+2n/0)	18+8n (4+2n/0)
MOVEM	Word	8+4n (2/n)	_ _	8+4n (2/n)	12+4n (3/n)	14+4n (3/n)	12+4n (3/n)	16+4n (4/n)	_	=
$R \rightarrow M$	Long	8+8n (2/2n)	_	8+8n (2/2n)	12+8n (3/2n)	14+8n (3/2n)	12+8n (3/2n)	16+8n (4/2n)	_	_

n is the number of registers to move

• MULTI-PRECISION INSTRUCTION CLOCK PERIODS

Table 37 indicates the number of clock periods for the multiprecision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as: (r/w).

In Table 37, the headings have the following meanings: Dn = data register operand and M = memory operand.

Table 37 Multi-Precision Instruction Clock Periods

Instruction	Size	op Dn, Dn	op M, M
ADDY	Byte, Word	4(1/0)	18(3/1)
ADDX	Long	8(1/0)	30(5/2)
CNADNA	Byte, Word	-	12(3/0)
СМРМ	Long	_	20(5/0)
CURY	Byte, Word	4(1/0)	18(3/1)
SUBX	Long	8(1/0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1/0)	18(3/1)

• MISCELLANEOUS INSTRUCTION CLOCK PERIODS

Table 38 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

• EXCEPTION PROCESSING CLOCK PERIODS

Table 39 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).

^{*} is the size of the index register (ix) does not affect the instruction's execution time

-HD68000-4, HD68000-6, HD68000-8, HD68000-10

Table 38 Miscellaneous Instruction Clock Periods

Instruction	Size	Register	Memory	Register → Memory	Memory → Register
MOVE from SR	Ţ	6(1/0)	8(1/1) +	_	
MOVE to CCR		12(2/0)	12(2/0) +	_	_
MOVE to SR	_	12(2/0)	12(2/0) +	_	_
MOVED	Word	_	_	16(2/2)	16(4/0)
MOVEP	Long	_	_	24(2/4)	24(6/0)
EXG	T -	6(1/0)	_	_	_
FVT	Word	4(1/0)	_	_	_
EXT	Long	4(1/0)	_	_	_
LINK	T -	16(2/2)	_	_	_
MOVE from USP	T -	4(1/0)	_	_	_
MOVE to USP	_	4(1/0)	_	_	_
NOP	_	4(1/0)	_	_	_
RESET	_	132(1/0)	_	_	_
RTE	_	20(5/0)	_	_	_
RTR	_	20(5/0	_	_	_
RTS	_	16(4/0)	_	_	_
STOP	_	4(0/0)	_	_	_
SWAP	_	4(1/0)	_	_	_
UNLK	T -	12(3/0)	_	_	_

⁺ add effective address calculation time

Table 39 Exception Processing Clock Periods

Exception	Periods
Address Error	50(4/7)
Bus Error	50(4/7)
Interrupt	44(5/3)*
Illegal Instruction	34(4/3)
Privileged Instruction	34(4/3)
Trace	34(4/3)

The interrupt acknowledge bus cycle is assumed to take four external clock periods.

HD68000-4, HD68000-6, HD68000-8, HD68000-10

APPENDIX

The Mask Version Deviation Between 68000R and 68000

(1) Electrical Characteristics

The deviations of DC characteristics and AC characteristics between 68000R and 68000 are shown in Table 40 and 41.

(2) Function Code

The function code lines of 68000R are driven during the first phase one of a bus cycle (S0) to allow faster MMU operation. This is one half clock sooner than on 68000.

(3) Read-Modify-Write Cycle

The write half of a read-modify-write cycle of 68000R starts one clock later than on 68000 (See Figures 53 and 54).

(4) Retry Function

On 68000, HALT is required to be asserted before BERR to assure correct retry operation. 68000R allows HALT to skew somewhat into the next sample period (See Figure 55).

(5) Three Cycle Read

Three cycle reads on 68000 are possible when \overline{DTACK} is recognized as early as S2. 68000R allows \overline{DTACK} to be recognized in S4, S6, etc., which terminates the cycle. 68000R makes a four cycle read the fastest read cycle (See Figure 56).

(6) Write Cycle Bus Error

On 68000 during a write cycle where \overline{BERR} is asserted, the R/\overline{W} line switches to the Read mode before \overline{AS} , \overline{DS} , and Address and Data lines negate. This differs from a normal write cycle termination. 68000R allows a normal termination in this case (See Figure 57).

(7) Interrupt Synchronization Problem

On 68000 the interrupt logic does not debounce and synchronize the interrupt inputs properly. Therefore $\overline{IPL_0} \sim \overline{IPL_2}$ require an external synchronization circuit (See Figure 58). On 68000R the change detector logic is modified to correct this problem.

Table 40 DC Characteristics (V_{CC} = 5V ±5%, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

Mask Version			6800	OR	68000						
Item		Symbol	Test Condition	min	typ	max	Test Condition	min	typ	max	Unit
Input "High" V	oltage	VIH		2.0	_	Vcc		2.0	_	Vcc	V
Input "Low" V	oltage	٧ı٢		V _{SS} -0.3	_	0.8		V _{SS} -0.3	_	0.8	٧
Input Leakage Current	BERR, BGACK, BR, DTACK, CLK, IPL ₀ ~ IPL ₂ , VPA	l _{in}	@5.25V	_	-	2.5		ı	1.0	-	μΑ
	HALT, RES	1	'	_	_	20		_	2.0	-	
Three-State (Off State) Input Current	\overline{AS} , $A_1 \sim A_{23}$, $D_0 \sim D_{15}$, $FC_0 \sim FC_2$, \overline{LDS} , R/\overline{W} , \overline{UDS} , \overline{VMA}	ITSI	@2.4V/0.4V	_	-	20		_	7.0	-	μΑ
	E*			V _{CC} -0.75	-						
Output High Voltage	\overline{AS} , $A_1 \sim A_{23}$, \overline{BG} , $D_0 \sim D_{15}$, $FC_0 \sim FC_2$, LDS , R/W , UDS , VMA	V _{OH}	1 _{OH} =-400μA	2.4	_	-	Ι _{ΟΗ} =-400μΑ	2.4	-	-	٧
	HALT		I _{OL} =1.6mA	_	_	0.5	I _{OL} =1.6mA	_	_	0.5	
Output "Low"	$A_1 \sim A_{23}$, \overline{BG} , $FC_0 \sim FC_2$]	I _{OL} =3.2mA		-	0.5	I _{OL} =3.2mA			0.5	
Voltage	RES	VOL	I _{OL} =5.3mA	-	_	0.5	I _{OL} =5.0mA	_		0.5	V
	E, ĀŠ, D₀ ~ D₁₅, ŪDŠ, R/W, ŪDŠ, VMA		I _{OL} =5.3mA	-	-	0.5	I _{OL} =5.3mA	-	-	0.5	
Power Dissipati	on	PD	Clock Frequency=8MHz			1.5	Clock Frequency = 8 MHz	_	1.0	-	W
Capacitance		Cin	V _{in} =0V, T _a = 25°C, Frequency=1 MHz	-	10.0	20.0	V _{in} =0V, T _a = 25°C, Frequency=1MHz	-	10.0	20.0	pF

^{*} With external pullup resistor of 470 Ω

Table 41 AC Characteristics (V_{CC} = 5V ±5%, V_{SS} = 0V, T_a = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

Ma	sk Version	Γ			680	00R						680	00			T
		4 MHz		6 MHz		8 MHz		10 MHz		4 MHz		6 MHz		8 MHz		1
Item	Symbol	HD68000-4		HD68000-6		HD68000-8		HD68000-10		HD68000-4		HD68000-6		HD68000-8		Unit
		min	max	min	max	min	max	min	max	min	max	min	max	min	max	1
Frequency of Operation	f	2.0	4.0	2.0	6.0	2.0	8.0	2.0	10.0	2.0	4.0	2.0	6.0	2.0	8.0	MHz
Clock Period	tcyc	250	500	167	500	125	500	100	500	250	500	167	500	125	500	ns
Clock Width Low	t _{CL}	115	250	75	250	55	250	45	250	115	250	75	250	55	250	ns
Clock Width High	^t CH	115	250	75	250	55	250	45	250	115	250	75	250	55	250	ns
Clock Fall Time	^t Cf		10		10		10		10	_	10		10		10	ns
Clock Rise Time	^t Cr		10		10		10		10		10		10		10	ns
Clock Low to Address	tCLAV		90		80	_	70		55		90		90		90	ns
Clock High to FC Valid	tCHFCV		90		80		70		60							ns
Clock High to Address Data High Impedance (Maximum)	tCHAZx	-	120	-	100	_	80		70		120	-	100	-	100	ns
Clock High to Address/FC Invalid (Minimum)	tCHAZn	0	-	0	-	0	-	0	-	20	-	20	-	20	-	ns
Clock High to AS, DS Low (Maximum)	tCHSLx	-	80		70	-	60	_	55	-	80	-	70	_	70	ns
Clock High to AS, DS Low (Minimum)	tCHSLn	0	-	0	-	0	_	0	-	20	-	20	_	20	_	ns
Address to AS, DS (Read) Low/AS Write	†AVSL	55	-	35	-	30	_	20	-	55	-	35	_	30	-	ns
FC Valid to AS, DS, (Read) Low/AS Write	†FCVSL	80	-	70	-	60	_	50	_	-	-	_		_	-	ns
Clock Low to AS, DS High	tCLSH	-	90	-	80	-	70	-	55		90	-	80		70	ns
AS, DS High to Address/FC Invalid	tSHAZ	60	-	40	-	30	-	20	-	60	-	40	-	30	-	ns
AS, DS Width Low (Read)/AS Write	tsL	535	-	337	_	240	-	195	-	285	-	170	_	115	-	ns
DS Width Low (Write)	_	285	-	170	_	115	_	95	-			_		_	=	ns
AS, DS Width High	tsH	285	-	180	-	150	-	105	_	285	-	180	_	150	-	ns
Clock High to AS, DS High Impedance	tcHSZ	_	120	_	100	-	80	_	70	-	120	-	100	_	80	ns
AS, DS High to R/W High	tshrh	60	-	50	-	40	-	20	_	60	-	50	-	30	-	ns
Clock High to R/W High (Maximum)	tchahx	-	90	-	80	-	70	_	60	_	90	_	80	-	70	ns
Clock High to R/W High (Minimum)	tCHRHn	0	-	0	-	0	-	0	-	10	-	10	_	10	_	ns
Clock High to R/W Low	tCHRL	-	90	-	80	-	70	-	60	_	90	_	80	_	70	ns
Address Valid to R/W Low	†AVRL	45	-	25	-	20	-	0	-	45	-	25	-	10	-	ns
FC Valid to R/W Low	TFCVRL	80	-	70	-	60	-	50		80	-	70	-	60	-	ns
R/W Low to DS Low (Write)	†RLSL	200	-	140	-	80	-	50	_	200	_	140	-	80	-	ns
Clock Low to Data Out Valid	†CLD0		90	_	80		70	-	55	-	90		80	_	80	ns
Clock High to R/W, VMA High Impedance	tCHRZ	_	120	-	100	_	80	_	70	-	120	_	100		80	ns
DS High to Data Out Invalid	tshoo	60	-	40	-	30	_	20	_	60		40		30		ns
Data Out Valid to DS Low (Write)	†DOSL	55	_	35		30		20		55		35		30		ns
Data In to Clock Low (Setup Time)	^t DICL	30		25		15		15	-	30		25		15		ns
AS, DS High to DTACK High	tSHDAH	0	240	0	160	0	120	0	90	0	240	0	160	0	120	ns
DS High to Data Invalid (Hold Time)	tshbi	0		0		0		0	-	0		0		0		ns
AS, DS High to BERR High	tSHBEH	0	_	0	<u> </u>	0		0	-	0		0		0	<u> </u>	ns
DTACK Low to Data In (Setup Time)	^t DALDI	<u> </u>	180		120		90		65		180		120		90	ns
HALT and RES Input Transition Time	^t RHrf	0	200	0	200	0	200	0	200	0	200	0	200	0	200	ns
Clock High to BG Low	tCHGL		90		80		70		60		90	-	80		70	ns
Clock High to BG High	tchgh		90	<u> </u>	80		70		60		90		80	<u> </u>	70	ns
BR Low to BG Low	^t BRLGL	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Cik. Per.
BR High to BG High	^t BRHGH	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
BGACK Low to BG High	^t GALGH	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	1.5	3.0	Clk. Per.
BG Low to Bus High Impedance (With AS High)	tGLZ	-	120	-	100	-	80	-	70	0	1.5*	0	1.5*	0	1.5*	ns
BG Width High	^t GH	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	Clk. Per.
Clock Low to VMA Low	†CLVML	_	90	-	80	_	70	_	70	_	90	_	80	_	70	ns
Clock Low to E Transition	†CLE	-	100		85	_	70	-	55		100	_	85	_	70	ns
E Output Rise and Fall Time	tErf		25		25	_	25	_	25	-	25	_	25		25	ns
VMA Low to E High	tVMLEH	325	-	240	-	200	-	150	_	325	_	240	-	200	-	ns
AS, DS High to VPA High	tSHVPH	0	240	0	160	0	120	0	90	0	240	0	160	0	120	ns
E Low to Address/VMA/FC Invalid	†ELAI	55	-	35	-	30	_	10	-	55		35	-	30	-	ns
BGACK Width	†BGL	1.5	_	1.5	-	1.5	_	1.5	-	1.5		1.5	-	1.5	-	Clk. Per.
Asynchronous Input Setup Time	†ASI	30	-	25	-	20	-	20	-	30	_	25	-	20	-	ns
BERR Low to DTACK Low	†BELDAL	.50	_	50		50	-	50	-	50	_	50	-	50	-	ns
E Low to AS, DS Invalid	†ELSI	-80		-80	_	-80	<u> </u>	-80	_	-80		-80	-	-80	_	ns
E Width High	t _{EH}	900		600	_	450		350	-	900	_	600	_	450	-	ns
E Width Low	tEL	1400	-	900	-	700	T =	550	-	1400	_	900	-	700		ns
E Extended Rise Time	tCIEHX	80	_	80		80	_	80	-	-	-		-		-	ns
Data Hold from Clock High	†CHDO	0	_	0	_	0	-	0	-	-	-	-	_	-	-	ns
Data Hold from E Low (Write)	tELDOZ	60	-	40	_	30		20	_	20	-	20	-	20	-	ns
Data Hold from E Low (Write)																
R/W to Data Bus Impedance Change	TRLDO	55	-	35	-	30	-	20	-	-		_	-	-	-	ns

^{*} These unit are Clk. Per.




Figure 53 Read-Modify-Write Cycle Flow Chart




Figure 54 Read-Modify-Write Cycle Timing Diagram




Figure 55 Re-Run Bus Cycle Timing Information




Figure 56 Read and Write Cycle Timing Diagram





Figure 57 Bus Error (Write Cycle) Timing






Figure 58 External Synchronizer

It is possible that the uncorrect interrupt exception occurs if the $\overline{IPL_0}\sim \overline{IPL_2}$ changes in TASI or in CLK low time.

In the circuit above, the LS273 latches the incoming asynchronous interrupt requests on the resing edge of the clock.

The LS175 is needed because of the delay through the LS273 and LS148 (LS348), and the input setup requirements of HD68000 IPL pins.

HD68450 DMAC (Direct Memory Access Controller)

HD68450 is a DMA Controller for the HMCS68000 16-bit microprocessor system. Increasingly large amounts of data are being processed by the 16-bit microprocessor systems and, consequently, the ability to transfer large amounts of data in a large memory space becomes a necessity. HD68450 has been designed to meet this requirement in a highly efficient manner.


HD68450 has 4 independent DMA channels of operation with programmable channel priorities. It can handle data sizes of byte, word (16-bits), and longword (32-bits), and has a direct addressing range of 16 megabytes. It performs 16-bit DMA transfers on an asynchronous bus as well as synchronous transfers with 8-bit HMCS6800 peripheral LSI's using the enable signal. It outputs function code signal for memory management and it can handle bus error, halt, and retry operations to compliment the highly reliable HMCS68000 system.

The transfer modes of HD68450 consists of transfer between memory and peripheral device, and also between memories. Transfer of blocks of data can be done by using the continue mode, array chain mode, or linked array chain mode. Single addressing mode is provided for transfer between memory and device having the same port size, as well as dual addressing mode for different port sizes. In the dual addressing mode, transfer done in two bus cycles — memory to DMAC, then DMAC to device. As can be seen by its many features, HD68450 is a highly intelligent device to meet the different data transfer requirements for each individual applications.


■ FEATURES

- HMCS68000 Bus Compatible
- Interfaces Directly with HMCS68000/HMCS6800 Peripherals
- Memory-to-Device, Device-to-Memory, and Memory-to-Memory Transfers.
- Continue Mode and Array Chained, Linked Array Chained Operations
- 4 Independent Channels with Programmable Priorities
- Handles Byte, Word, and Longword Data Sizes
- External Request Mode and Auto-Request Mode
- Maximum Transfer Rate of 2 Mega Word/Sec


PROGRAMMING MODEL



-ADVANCE INFORMATION-



■ PIN ARRANGEMENT



INTRODUCTION OF THE RELATED DEVICES

- MOS Memories
- TTL HD74/HD74S/HD74LS Series
- Advanced Low Power Schottky TTL HD74ALS Series
- CMOS Logic HDI4000B/UB Series
- Linear ICs
- Interface Circuits

MOS Memories

■ TYPICAL CHARACTERISTICS OF MOS MEMORY

• MOS RAM

Marie	Total	Tune No	0	Organi- zation	Access Time	Cycle Time	Supply Voltage	Power Dissi-	P	ackage**				Replace-
Mode	Bit	Type No.	Process	(word)	(ns)	(ns)	s) (V)	pation	Pin	С	G	P	FP	ment
		111111111111111111111111111111111111111	ļ	(x bit /	max	min	ļ	(W)	No.	<u> </u>	_	Ľ.	1	
		HM472114A-1	ł		150	150	1			-	•	•	┼	
		HM472114A-2	NMOS	1024×4	200	200	+5	0.2	18	 	•	•		2114L-2
		HM472114-3	İ		300	300	1			<u> </u>	•	•	ļ	2114L-3
		HM472114-4	ļ	ļ	450	450				<u> </u>	•	•	ـــ	2114L-4
		HM4334-3		1 1	300	460		10µ/20m		⊢	•	•	<u> </u>	HM-6514
1		HM4334-4	смоѕ	1024×4	450	640	+5		18	<u> </u>	•	•	↓ _	<u> </u>
		HM4334-3L	1		300	460		10µ/20m	-	<u> </u>	L	•	↓	<u> </u>
		HM4334-4L	ļ		450	640				<u> </u>	_	•	↓	ļ
		HM6148	})	70	70	1	0.1m/0.2		L	•	•	↓	2148
		HM6148-6	смоѕ	1024×4	85	85	+5		18	_	•	•	<u> </u>	2148-6
İ	4k-bit	HM6148L]	102 1111	70	70		5μ/0.2		L	L.	•		
ĺ		HM6148L-6			85	85		Jμ/0.2			L	•	1	
Ì		HM4315	CMOS	4096×1	450	640	+5	10µ/20m	18	<u></u>	L	•	L	HM-6504
		HM6147	j		70	70		0.1m/75m			•	•		2147
		HM6147-3	CMOC	4096×1	55	55	[U. 1 m/ 75m	40		•	•		2147-3
		HM6147L	CMOS		70	70	+5	- /-	18			•	Г	
		HM6147L-3	1		55	55	1	5µ/5m				•		<u> </u>
		HM6147H-35*	смоѕ	4096×1	35	35	+5	0.1m/0.15			•	•		2147H-1
Static		HM6147H-45*			45	45			18	Г	•	•	\top	2147H-2
		HM6147HL-35*			35	35		5µ/0.15		一		•	+	
		HM6147HL-45*			45	45				<u> </u>		•	\vdash	
İ		HM6116-2		2048×8	120	120	+5	0.1m/0.18	24	\vdash			1.	
		HM6116-3	смоѕ		150	150				一	•	•	•	
		HM6116-4			200	200		0.1111/0.10		\vdash	•		-	
		HM6116L-2			120	120		20µ̂/0.16		\vdash	•		•	
Ì		HM6116L-3			150	150				├	•	-	+	
ļ										-	•	+	-	
ļ		HM6116L-4			200	200				<u> </u>	·	•	•	ļ
		HM6117-3*	смоѕ	2048×8	150	150	+5	0.1m/0.2 10μ/0.2		<u> </u>	_	•	•	
	16k-bit	HM6117-4*			200	200			24		-	•	<u> •</u>	
		HM6117L-3*			150	150				├	-	•	•	
		HM6117L-4*	 	16384×1	200	200			20	<u> </u>	-	•	•	ļ
		HM6167	смоs		70	70	4	25m/0.15		-	•	•	├ ─	2167
		HM6167-6			85	85	1			<u> </u>	•	•	ـ	2167-6
		HM6167-8			100	100	+5			-	•	•	 	2167-8
-		HM6167L			70	70				_	L	•	↓	
		HM6167L-6			85	85		5μ/0.15		L_	_	•	1_	
		HM6167L-8			100	100						•	<u>L</u> _	<u> </u>
		HM4716A-1			120	320					•	•		
		HM4716A-2	NMOS	16384×1	150	320	+12, +5,	0.35	16		•	•		MK4116
)		HM4716A-3	141100	100047.1	200	375	-5	0.55		厂	•	•	↓	MK4116
]	16k-bit	HM4716A-4			250	410				<u>_</u>	•	•	 	MK4116
	TON DIX	HM4816A-3	}	1 1	100	235				L	•	•	↓	2118-3
		HM4816A-3E	NMOS	16384×1	105	200	+5	11m/0.15	16	L	•	•	<u> </u>	L
Dynamic		HM4816A-4	INVIOS	10304X1	120	270]	. ,, 0.10			•	•	1_	2118-4
		HM4816A-7		<u> </u>	150	320	<u> </u>				•	•		2118-7
		HM4864-2		1	150	270]	20-10-22		L	•	•	\perp	
ļ		HM4864-3]	1	200	335]	20m/0.33		Г	•	•		
-	64k-bit	HM4864A-12*	NMOS	65536×1	120	230	+5		16	Г	•	•		T
		HM4864A-15*	1	1	150	260	1	20m/0.275		Г	•	•	1	1
			1	1	200	330	1	2011/0.2/5	1	-	•	•	+	

^{*} Preliminary

Δ HM6116LP Series: 10μW

^{**} The package codes of P, G, C, and FP are applied to the package materials as follows.


P: Plastic DIP, G: Cerdip, C: Side-brazed Ceramic DIP, FP: Small Sized Flat Package.

MOS ROM

•	Total	Type No.	Process	Organi- zation	Access Time	Supply Voltage	Power Dissi-	- Package **				Replacement
Program	Bit	Type No.	Process	(word)	(ns) max	(V)	pation (W)	Pin No.	С	G	Р	neplacement
	32k-bit	HN46332	NIMOS	4096×8	350		0.25	24			•	
	64k-bit	HN48364	NMOS	8192×8	350		0.225	24			•	
Mask	128k-bit	HN43128		16384×8 32768×4	6000	+5	3m	28			•	
		HN613128*	смоѕ	16384×8	250	+5	5μ/0.1	28			•	
	256k-bit	HN61256		32768×8 65536×4	3000		3m	28			•	
	16k-bit	HN462716	NMOS	2048×8	450		0.555		•	•		2716
		HN462716-1			350	+5	0.555	24		•		2716-1
		HN462716-2			390		0.555			•		2716-2
	32k-bit	HN462532	NMOS	4096×8	450	+5	0.858		•	•		TMS2532
		HN462532-2			390		0.000	24		•		
U.V. Erasable		HN462532L			450		0.543			•		TMS25L32
& Electrically		HN462732		4096×8	450		0.700		•	•		2732
		HN462732-2	NMOS		390	+5	0.788	24		•		
		HN482732A-20**			200					•		2732A-2
		HN482732A-25**	NMOS	4096×8	250	+5	- 1	24		•		2732A
		HN482732A-30**			300					•		2732A-3
		HN482764*			250	+5			•	•		2764
	64k-bit	HN482764-3*	NMOS	8192×8	300		0.555	28	•	•		2764-3
		HN482764-4			450				•	•		
lectrically Erasable	16k-bit	HN48016*	NMOS	2048×8	350	+5	0.3	24		T	•	

^{*} Preliminary

OUTLINE



^{**} Under development

^{***} The package codes of P, G, and C are applied to the package materials as follows. P: Plastic DIP, G: Cerdip, C: Side-brazed Ceramic DIP

TTL HD74/HD74S/HD74LS Series

■ PERFORMANCE (per gate)

■ MAIN CHARACTERISTICS (Ta = -20~+75°C)

Performance	HD74 Series	HD74S Series	HD74LS Series
Propagation Delay Time	10ns	3ns	10ns
Power Dissipation	10mW	20mW	2mW
Speed-Power Product	100pJ	60pJ	20pJ

Series	HD74	Series	HD74	S Series	HD741	_S Series
Parameter	min.	max.	min.	max.	min.	max.
V _{OL} (I _{OL} max)	-	0.4V	_	0.5V	_	0.5V
$V_{OH} (I_{OH} = -400 \mu A)$	2.4V	_	2.7V	_	2.7V	T -
V _{IL}	_	0.8V	_	0.8V	_	0.8V
V _{IH}	2V		2V		2V	
l _{IL}	-	-1.6mA	_	-2mA		-0.4m
I _{IH} (V _{IH} min)	T -	40μΑ	_	50µA	_	20μΑ

■ SELECTION GUIDE

• NAND/NOR/AND/OR GATES

Function	HD74 Series	HD74S Series	HD74LS Series
Quad. 2-input Positive NAND Gates	00	00	00
Quad. 2-input Positive NAND Gates (with Open Collector Outputs)	01		01
Quad. 2-input Positive NOR Gates	02	02	02
Quad. 2-input Positive NAND Gates (with Open Collector Outputs)	03	03	03
Hex Inverters	04	04	04
Hex Inverters (with Open Collector Outputs)	05	05	05
Hex Inverter Buffers/Drivers (with Open Collector High-voltage Outputs)	· 06	_	-
Hex Buffers/Drivers (with Open Collector High-voltage Outputs)	07	_	– .
Quad. 2-input Positive AND Gates	08	_	08
Quad. 2-input Positive AND Gates (with Open Collector Outputs)	09	_	09
Triple 3-input Positive NAND Gates	10	10	10
Triple 3-input Positive AND Gates	-	11	11
Triple 3-input Positive NAND Gates (with Open Collector Outputs)	12	12	12
Dual 4-input Schmitt NAND Gates	13	_	13
Hex Schmitt-trigger Inverters	14	_	14
Triple 3-input Positive AND Gates (with Open Collector Outputs)	_	15	15
Hex Inverter Buffers/Drivers (with Open Collector High-voltage Outputs)	16	_	-
Hex Buffers/Drivers (with Open Collector High-voltage Outputs)	17	-	-
Dual 4-input Positive NAND Gates	20	20	20
Dual 4-input Positive AND Gates	-	_	21
Dual 4-input Positive NAND Gates (with Open Collector Outputs)	22	22	22
Expandable Dual 4-input Positive NOR Gates (with Strobe)	23	-	_
Dual 4-input Positive NOR Gates	25	_	-
Quad. 2-input High-voltage Interface NAND Gates	26	_	26
Triple 3-input Positive NOR Gates	27		27
8-input Positive NAND Gate	30	_	30
Quad. 2-input Positive OR Gates	32	<u> </u>	32
Quad. 2-input Positive NAND Buffers	37	_	37
Quad. 2-input Positive NAND Buffers (with Open Collector Outputs)	38	-	38
Dual 4-input Positive NAND Buffers	40	40	40
Quad. Bus Buffer Gates with 3-state Output (Inverting)	125	_	125A
Quad. Bus Buffer Gates with 3-state Output (Noninverting)	126	-	126A
Quad. 2-input Positive NAND Schmitt Triggers	132	l –	132
13-input Positive NAND Gate	<u> </u>	133	-
12-input Positive NAND Gate (with 3-state Out.)		134	
Dual 4-input Positve NAND Line Drivers	-	140	_
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	365A
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	366A
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	367A
Hex Bus Buffers/Drivers (with 3-state Outputs)	_	_	368A
	<u> </u>		

TTL HD74/HD74S/HD74LS Series

• AND-OR-INVERT GATES

Function	HD74 Series	HD74S Series	HD74LS Series
Expandable Dual 2-wide 2-input AND-OR-INVERT Gates	50	_	_
Dual 2-wide 2-input AND-OR-INVERT Gates	51	_	51
Expandable 4-wide 2-input AND-OR-INVERT Gate	53	_	-
4-wide 2-input AND-OR-INVERT Gate	54	-	54
2-wide 4-input AND-OR-INVERT Gate	-	_	55
4-2-3-2-input AND-OR-INVERT Gate	_	64	_
4-2-3-2-input AND-OR-INVERT Gate (with Open Collector Outputs)		65	_

• EXPANDER

Function	HD74 Series	HD74S Series	HD74LS Series
Dual 4-input Expanders	60	_	-

• FLIP FLOPS

Function	HD74 Series	HD74S Series	HD74LS Series
J-K Master-Slave Flip Flop (AND Inputs)	72	_	_
Dual J-K Flip Flops	73	_	73
Dual D-type Edge-triggered Flip Flops	74	74	74A
Dual J-K Flip Flops (with PR and CLR)	76	-	76
Dual J-K Flip Flops (with PR, Common CLR, and Common CK)	-	_	78
Dual J-K Flip Flops	107	_	107
Dual J-K Positive Edge-triggered Flip Flops (with PR and CLR)	_	_	109A
Dual J-K Negative-edge-triggered Flip Flops (with PR and CLR)	_	112	112
Dual J-K Negative-edge-triggered Flip Flops (with PR)	-	113	113
Dual J-K Negative-edge-triggered Flip Flops (with PR, Common CLR, and Common CK)	_	114	114
Monostable Multivibrator	121		
Retriggerable Monostable Multivibrator	_	_	122
Dual Retriggerable Monostable Multivibrators	123	-	123
Hex D-type Flip Flops (with CLR)	174	174	174
Quad. D-type Flip Flops (with CLR)	175	175	175
Dual Monostable Multivibrators (with Schmitt Trigger)	221	_	221
Octal D-type Flip-Flops (with Common CK, and Single-Rail Outputs)	_		273

• COUNTERS

Function	HD74 Series	HD74S Series	HD74LS Series
Decade Counter	9QA	_	90
Divide-by-Twelve Counter	92A	_	92
4-bit Binary Counter	93A	_	93
Presettable Decade Counter/Latch	176	-	-
4-bit Binary Counter/Latch	177	_	_
Synchronous Decade Counter	160	_	160
Synchronous 4-bit Binary Counter	161	-	161
Fully Synchronous Decade Counter	162		162
Fully Synchronous 4-bit Binary Counter	163	_	163
Synchronous Decade Decimal Rate Multiplier	167	_	_
Synchronous Decade Up/Down Counter	190	_	190

Function	HD74 Series	HD74S Series	HD74LS Series
Synchronous 4-bit Binary Up/Down Counter	191	-	191
Synchronous Decade Up/Down Counter	192	_	192
Synchronous 4-bit Binary Up/Down Counter	193	· -	193
Decade Counter	290	_	290
4-bit Binary Counter	293	_	293
Dual 4-bit Decade Counters	_	_	390
Dual 4-bit Binary Counters	_	_	393
Dual 4-bit Decade Counters	_	_	490
Synchronous Decade Up/Down Counter	-	_	668
Synchronous 4-bit Binary Up/Down Counter	_	_	669

• 4-BIT, 5-BIT SHIFT/STORAGE REGISTERS

Function	HD74 Series	HD74S Series	HD74LS Series
4-bit Right-shift, Left-shift Register	95A	-	95B
5-bit Shift Register (Dual Parallel-in, Parallel-out)	96	-	_
4-bit D-type Register (with 3-state Outputs)	173	_	_
4-bit Parallel-in, Parallel-out Bidirectional Shift Register	194	-	194A
4-bit Parallel-in, Parallel-out Shift Register (J-K Inputs for First Stage)	195	_	195A

• 8-BIT SHIFT REGISTERS

Function	HD74 Series	HD74S Series	HD74LS Series
8-bit Shift Register	91A	_	91
8-bit Parallel-out Shift Register	164	_	164
Parallel-load 8-bit Shift Register	166	_	166
8-bit Parallel-in, Parallel-out Bidirectional Shift Register	198	-	-
8-bit Parallel-in, Parallel-out Shift Register (J-K Inputs for First Stage)	199	_	-
8-bit Universal Shift/Storage Register	<u> </u>		299

• ENCODERS

Function	HD74 Series	HD74S Series	HD74LS Series
10-line-to-4-line Priority Encoder	147	-	_
8-line-to-3-line Priority Encoder	148	-	148

• DECODERS/DEMULTIPLEXERS

Function	HD74 Series	HD74S Series	HD74LS Series
BCD-to-Decimal Decoder	42A	_	42
Excess 3-to-Decimal Decoder	43A	-	-
Excess 3-Gray-to-Decimal Decoder	44A	-	_
3-to-8-line Decoder	_	_	138
Dual 2-to-4-line Decoders/Demultiplexers	l -	-	139
4-line-to-16-line Decoder/Demultiplexer	154	_	154
Dual 2-line-to-4-line Decoders/Demultiplexers	155	-	155
Dual 2-line-to-4-line Decoders/Demultiplexers (with Open Collector Outputs)	156	_	156
4-line-to-16-line Decoder/Demultiplexer (with Open Collector Outputs)	159	_	-

TTL HD74/HD74S/HD74LS Series ----

• DECODERS/LAMP DRIVERS/BUFFERS

Function	HD74 Series	HD74S Series	HD74LS Series
BCD-to-Decimal Decoder/Driver (with 30V Outputs)	45	_	_
BCD-to-Decimal Decoder/Driver (with 15V Outputs)	145	_	145
BCD-to-Seven Segment Decoder/Driver (with 30V Outputs)	46A	_	-
BCD-to-Seven Segment Decoder/Driver (with 15V Outputs)	47A	_	47
BCD-to-Seven Segment Decoder	_	_	48
BCD-to-Seven Segment Decoder	_	_	49
BCD-to-Decimal Decoder/Driver (with 60V Out.)	141	_	_
BCD-to-Seven Segment Decoder/Driver (with 15V Outputs)	_	_	247
BCD-to-Seven Segment Decoder/Driver	_	_	248
BCD-to-Seven Segment Decoder/Driver	_	_	249

• LATCHES

Function	HD74 Series	HD74S Series	HD74LS Series
Quad. Bistable Latches	75	_	75
4-bit Bistable Latch	_	-	77
Quad. S-R Latches	279	_	279
8-bit Addressable Latch	_	_	259
Octal D-type Latches (with 3-state Out., Common Enable)	- 1	_	373
Octal D-type Latches (with 3-state Out., Common Clock)	_	_	374
4-bit Bistable Latch	_	_	375

• RANDOM ACCESS MEMORIES (less than 256-bit)

Function	HD74 Series	HD74S Series	HD74LS Series
64-bit Random Access Memory (16W by 4b)	89	_	_
4-by-4 Register Files (with Open Collector Outputs)	_	_	170
4-by-4 Register Files (with 3-state Outputs)		-	670

• ARITHMETIC ELEMENTS

Function	HD74 Series	HD74S Series	HD74LS Series
4-bit Binary Full Adder	83A	_	83A
4-bit Magnitude Comparator	85	_	85
Quad. 2-input Exclusive-OR Gates	86	86	86
Quad. Exclusive-OR/NOR Gates	_	135	-
Quad. 2-input Exclusive-OR Gates (with Open Collector Outputs)	136	- -	136
8-bit Odd/Even Parity Generator/Checker	180	_	_
4-bit Arithmetic Logic Unit/Function Generator	_	181	181
Look-Ahead Carry Generator (for ALU)	182	182	_
Dual Carry Save Full Adders	H183	_	-
Quad. 2-input Exclusive-NOR Gates (with Open Collector Outputs)	_	_	266
9-bit Odd/Even Parity Generator/Checker	_	280	280
4-bit Binary Full Adder (with Fast Carry)	283	-	283
Quad. 2-input Exclusive-OR Gates		_	386


• DATA SELECTORS/MULTIPLEXERS

Function	HD74 Series	HD74S Series	HD74LS Series
16-bit Data Selector/Multiplexer	150	-	_
8-bit Data Selector/Multiplexer (with Strobe)	151A	151	151
8-bit Data Selector/Multiplexer] –	-	152
Dual 4-line-to-1-line Data Selectors/Multiplexers	153	_	153
Quad. 2-line-to-1-line Data Selectors/Multiplexers	157	157	157
Quad. 2-line-to-1-line Data Selectors/Multiplexers	_	158	158
8-bit Data Selector/Multiplexer (with Stobe and 3-state Outputs)	251	251	251
Dual 4-line-to-1-line Data Selectors/Multiplexers (with 3-state Outputs)	-	-	253
Quad. 2-line-to-1-line Data Selectors/Multiplexers (with 3-state Outputs)	_	257	257
Quad. 2-line-to-1-line Data Selectors/Multiplexers (with 3-state Outputs)	-	258	258
Quad. 2-input Multiplexers (with Storage)	_	_	298

• MICROPROCESSOR SUPPORT FUNCTIONS

Function	HD74 Series	HD74S Series	HD74LS Series
Octal Buffers/Line Drivers/Line Receivers (Inverted 3-state Outputs)	-	_	240
Octal Buffers/Line Drivers/Line Receivers (Noninverted 3-state Outputs)	_	–	241
Quad. Bus Transceivers (Inverted 3-state Outputs)	_	_	242
Quad. Bus Transceivers (Noninverted 3-state Outputs)			243
Octal Buffers/Line Drivers/Line Receivers (Inverted 3-state Outputs)	_	_	244
Octal Bus Transceivers (Noninverted 3-state Outputs)	_		245
Octal Bus Transceivers (Inverted 3-satte Outputs)	-		640
Octal Bus Transceivers (Noninverted Open Collector Outputs)	_	, -	641
Octal Bus Transceivers (Inverted Open Collector Outputs)	_	_	642
Octal Bus Transceivers (Noninverted 3-state Outputs)	_	_	645

■ OUTLINE



Advanced Low Power Schottky TTL HD74ALS Series

ALS Series attracting the users' attention as the standard logic have also added to our logic family. At present, only the following types are being introduced, but our company is

■ PERFORMANCE (per gate)

Performance	LS Series	ALS Series
Propagation delay	10ns	4ns
Power dissipation	2mW	1mW
Speed-power product	20pJ	4pJ

■ MAIN CHARACTERISTICS (Ta = -20~+75°C)

Parameter	min	max
VOL (IOL = 8mA)	-	0.5V
V _{OH} (I _{OH} = -400μA)	2.7V	-
VIL	-	0.8V
ViH	2.0V	_
l _{IL}	_	-0.4mA
I _{IH} (V _{IH} min)	_	20μΑ

making every effort to develop not only SSI but also MSI, to meet your needs.

LINE-UP

Type No.	Function
HD74ALS00	Quad. 2-Input NAND Gates
HD74ALS01	Quad. 2-Input NAND Gates (o/c)
HD74ALS03	Quad. 2-Input NAND Gates (o/c)
HD74ALS04	Hex. Inverters
HD74ALS05	Hex. Inverters (o/c)
HD74ALS08	Quad. 2-Input AND Gates
HD74ALS09	Quad. 2-Input AND Gates (o/c)
HD74ALS20	Dual 4-Input NAND Gates
HD74ALS21	Dual 4-Input AND Gates
HD74ALS22	Dual 4-Input NAND Gates (o/c)
HD74ALS74	Dual D-Type Flip-Flops
HD74ALS109	Dual J-K Flip-Flops
HD74ALS112*	Dual J-K Flip-Flops
HD74ALS113*	Dual J-K Flip-Flops
HD74ALS114*	Dual J-K Flip-Flops
HD74ALS175*	Quad. D-Type Flip-Flops

^{*} Preliminaly

■ OUTLINE

DP-14

DP-16

DG-14

DG-16









CMOS Logic HD I 4000B/UB Series

FEATURES

- Low Current Drain 0.5nA typ./Package (V_{DD} = 5V)
- High Noise Margin 45% typ. of VDD, 30% min. of VDD
- Wide Supply Voltage Range V_{DD} = 3~18V
- Wide Operating Temperature Range −40~+85°C
- Capable of driving two low-power TTL loads, one low-power Schottky TTL load, or two HTL loads over the rated temperature range
- Industry-standardized (EIA/JEDEC) family specification
- Parameters specified at 5, 10, and 15V supply

■ SELECTION GUIDE

NAND Gates

Quad. 2-input NAND Gate	HD14011B
Quad. 2-input NAND Schmitt Trigger	HD14093B
Triple 3-input NAND Gate	HD14023B
Dual 4-input NAND Gate	HD14012B
8-input NAND Gate	HD14068B

NOR Gates

Quad. 2-input NOR Gate	HD14001B
Triple 3-input NOR Gate	HD14025B
Dual 4-input NOR Gate	HD14002B
8-input NOR Gate	HD14078B

AND Gates

Quad. 2-input AND Gate	HD14081B
Triple 3-input AND Gate	HD14073B
Dual 4-input AND Gate	HD14082B

OR Gates

Quad. 2-input OR Gate	HD14071B
Triple 3-input OR Gate	HD14075B
Dual 4-input OR Gate	HD14072B

Complex Gates

Quad. Exclusive-OR Gate	HD14070B
Quad. Exclusive-NOR Gate	HD14077B
Triple Gate (Dual 4-input NAND and 2-input NOR/OR or 8-input AND/NAND)	HD14501UB
Dual Expandable AND-OR-INVERT Gate	HD14506B
4-bit AND/OR Selector (Quad. 2 channel Data Selector or Quad. Exclusive-NOR Gate)	HD14519B
Dual 5-input Majority Logic Gate	HD14530B.
Hex Gate (Quad. Inverter plus 2-input NOR plus 2-input NAND)	HD14572UB

Inverters/Buffers/Level Translators

Dual Complementary Pair plus Inverter	HD14007UB
Hex Inverter/Buffer	HD14049UB
Hex Buffer	HD14050B
Hex Inverter	HD14069UB
Strobed Hex Inverter/Buffer	HD14502B
Hex 3-state Buffer	HD14503B
Hex Schmitt Trigger	HD14584B

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
DC Supply Voltage	V _{DD}	-0.5~+18	٧
Input Voltage (All inputs)	Vin	−0.5~V _{DD} +0.5	٧
Output Voltage	Vout	-0.5∼V _{DD} +0.5	٧
Input Current (per Pin)	lin	±10	mΑ
Operating Temperature	TA	-40~+85	°C
Storage Temperature	T _{stg}	−65~+150	°C
Power Dissipation	PD	300	mW

Decoders/Encoders

BCD-to-Decimal/Binary-to-Octal Decoder	HD14028B
4-bit Latch/4-to-16-line Decoder (high)	HD14514B
4-bit Latch/4-to-16-line Decoder (low)	HD14515B
8-bit Priority Encoder	HD14532B
Dual Binary-to-1-of-4 Decoder/Demultiplexer	HD14555B
Dual Binary-to-1-of-4 Decoder/Demultiplexer (Inverting)	HD14556B

Display Decoders

BCD-to-Seven Segment Latch/Decoder/Driver	HD14511B
BCD-to-Seven Segment Latch/Decoder/Driver	HD14543B

Multiplexers/Demultiplexers/Bilateral Switches

HD14016B
HD14066B
HD14053B
HD14052B
HD14529B
HD14539B
HD14051B
HD14512B
HD14519B
HD14558B

Schmitt Triggers

Quad. 2-input NAND Schmitt Trigger	HD14093B
Dual Schmitt Trigger	HD14583B
Hex Schmitt Trigger	HD14584B

Flip-Flops/Latches

- The Tropo, Edition	
Dual Type D Flip-Flop	HD14013B
Dual J-K Flip-Flop	HD14027B
Quad. Latch	HD14042B
Quad. NOR R-S Latch	HD14043B
Quad. NAND R-S Latch	HD14044B
Quad. D-Type Register	HD14076B
Quad. Type-D Flip-Flop	HD14175B
Dual 4-bit Latch	HD14508B
Hex Type-D Flip-Flop	HD14174B

CMOS Logic HD14000B/UB Series

•	Shift	Rea	isters

HD14035B
HD14194B
HD14015B
HD14014B
HD14021B
HD14034B
HD14006B
HD14557B
HD14517B
HD14562B

Counter

• Counters	
Seven-Stage Ripple Counter	HD14024B
Decade Counter/Divider	HD14017B
Presettable Divide-by-N Counter	HD14018B
Decade Counter (Asynchronous Clear)	HD14160B
Decade Counter (Synchronous Clear)	HD14162B
BCD Up/Down Counter	HD14510B
Programmable Divide-by-N 4-bit Counter (BCD)	HD14522B
12-bit Binary Counter	HD14040B
14-bit Binary Counter	HD14020B
Octal Counter/Divider	HD14022B
4-bit Binary Counter (Asynchronous Clear)	HD14161B
4-bit Binary Counter (Synchronous Clear)	HD14163B
Binary Up/Down Counter	HD14516B
Programmable Divide-by-N 4-bit Counter (Binary)	HD14526B
Dual BCD Up Counter	HD14518B
Dual Binary Up Counter	HD14520B
Dual Programmable BCD/Binary Counter	HD14569B
3-Digit BCD Counter	HD14553B
Real Time 5-Decade Counter	HD14534B
Industrial Time Base Generator	HD14566B

Oscillators/Timers

25-Stage Frequency Divider	HD14521B
Programmable Timer	HD14536B
Programmable Oscillator/Timer	HD14541B

Phase-Locked Loops

Phase-Locked Loop	HD14046B
Phase Comparator and Programmable Counter	HD14568B
Multivibrators	
Dual Precision Retriggerable/Resettable Monostable Multivibrator	HD14538B
Adders/Comparators	
4-bit Full Adder	HD14008B
Triple Serial Adder (Positive Logic)	HD14032B
Triple Serial Adder (Negative Logic)	HD14038B
NBCD Adder	HD14560B
9's Complementer	HD14561B
Look-Ahead Carry Block	HD14582B
4-bit Magnitude Comparator	HD14585B

ALU Rate Multipliers

BCD Rate Multiplier	HD14527B
2x2-bit Parallel Binary Multiplier	HD14554B
4-bit Arithmetic Logic Unit	HD14581B

Parity Checkers

12-bit Parity Tree	HD14531B

Memories


4x4 Multiport Register	HD14580B
64-bit Static Random Access Memory	HD14505B
256-bit Static Random Access Memory	HD14537B
256-bit Static Random Access Memory	HD14552B
1024-bit Read Only Memory	HD14524B

• A/D Converter/Logic Functions

3½ Digit A/D Converter	HD14433B*
Microprocessor Based A/D Converter	HD14443B
Microprocessor Based A/D Converter	HD14447B
Successive Approximation Register	HD14549B
Successive Approximation Register	HD14559B

^{*} Preliminary

■ OUTLINE




Linear ICs

■ Line Up

	Functions		Type No.		Package	Code		Cross-reference
	General Purpose			Р	PS	G	GS	Cross-reterence
	General Purpo	ose	HA17741		DP-8	DG-14	DG-8	Fairchild µA741C
Operational Amplifiers	High Speed		HA17715			DG-14		Fairchild µA715C
			HA17458		DP-8		DG-8	NS LM 1458
	Dual		HA17747	DP-14		DG-14		Fairchild µA747C
			HA17904		DP-8		DG-8	NS LM 2904
	Quad.		HA17301	DP-14		DG-14		Motorola MC3301
	Guau.		HA17902	DP-14		DG-14		NS LM 2902
	Single		HA17080/A		DP-8		DG-8	Texas TL080/A
JFET Operational Amplifiers	Duai		HA17082/A		DP-8		DG-8	Texas TL082/A
	Duai		HA17083/A	DP-14		DG-14		Texas TL083/A
	Quad.		HA17084/A	DP-14		DG-14		Texas TL084/A
	Single		HA1813		DP-8			
	Universal		HA1812		DP-8		DG-8	
Voltage Comparators	Dual		HA17903		DP-8		DG-8	NS LM 2903
	Duai		HA1807			DG-14		
	Quad.		HA17901	DP-14		DG-14		NS LM 2901
	Variable	2~37V, 150mA	HA17723			DG-14		Fairchild µA723C
		5V, 1A	HA17805	T-220AB				Fairchild µA7805C
		6V, 1A	HA17806	T-220AB				Fairchild µA7806C
		7V, 1A	HA17807	T-220AB				
		8V, 1A	HA17808	T-220AB				Fairchild µA7808C
		12V, 1A	HA17812	T-220AB				Fairchild µA7812C
		15V, 1A	HA17815	T-220AB				Fairchild µA7815C
		18V, 1A	HA17818	T-220AB				Fairchild µA7818C
		24V, 1A	HA17824	T-220AB				Fairchild µA7824C
Voltage Regulators	Fixed	5V, 0.5A	HA178M 05	T-220AB				Fairchild µA78M05C
ricgarators		6V, 0.5A	HA178M 06	T-220AB				Fairchild µA78M06C
		7V, 0.5A	HA178M 07	T-220AB				
		8V, 0.5A	HA178M 08	T-220AB				Fairchild µA78M08C
		12V, 0.5A	HA178M 12	T-220AB				Fairchild µA78M12C
		15V, 0.5A	HA178M 15	T-220AB				Fairchild µA78M15C
		18V, 0.5A	HA178M 18	T-220AB				Fairchild µA78M18C
		20V, 0.5A	HA178M 20	T-220AB				Fairchild µA78M20C
		24V, 0.5A	HA178M 24	T-220AB				Fairchild µA78M24C
	Switching Re	Switching Regulator		DP-16				Texas TL494
	Controller		HA17524	DP-16				Silicon General SG3524
	8-bit Double	Integral Type A/D	HA16613A	DP-28				
A/D, D/A	8-bit D/A		HA17008	DP-16				Analog Device DAC08
Converters	6-DIL D/A		HA17408	DP-16				AMD AM1408
	12-bit D/A		HA17012					AMD AM6012

	Functions				Package	Cross-reference		
	runctions		Type No.	Р	PS	G	GS	Cross-reference
	Differential Vio	leo Amp.	HA17733			DG-14		Fairchild µA733C
	5-Transistor Ar	rays	HA1127			DG-14		RCA CA3045
	Precision Time	'S	HA17555		DP-8		DG-8	Signetics NE555
	Monostable Mu	Itivibrators	HA1607		DP-8			
	Micromotor Sp	eed Controller	HA16503	DP-14				
Other	Light-measuren	nent Amp.	HA16506	DP-14				
Function	for Camera		HA16564	DP-14				
	Coin Sensor		HA16603	DP-16				
	Electric Leakag	e Breaker	HA16604	SP-8				
	Burner Control	ler	HA16605W	DP-20				
	8-channel	Positive Supply	HA16617	DP-18				
	Fluorescent Display Driver	Negative Supply	HA16619	DP-18				

OUTLINE



Interface Circuits

■ Line Up

	Funct	:	Tuna	Packag	e Code	Cross-Reference
	Funct	ions	Type	Р	G	Cross-neterence
Peripheral Driver Memory Support		Dual	HD75109	DP-14	DG-14	Texas SN75109
	Datas	Duai	HD75110	DP-14	DG-14	Texas SN75110
	Driver	Triple	HD2904		DG-16	
Peripheral Driver Memory Support		Quad.	HD75188	DP-14	DG-14	Texas SN75188
		Dual	HD75107A	DP-14	DG-14	Texas SN75107A
		Duai	HD75108A	DP-14	DG-14	Texas SN75108A
	Receiver	Triple	HD2905		DG-16	
		Triple	HD2915		DG-16	
		Quad.	HD75154	DP-16	DG-16	Texas SN75154
		Guad.	HD75189	DP-14	DG-14	Texas SN75189
Line Driver/ Receiver Peripheral Driver Memory Support	Dual NAND + 1	IPN Transistor	HD75450A	DP-14	DG-14	Texas SN75450A
	Dual AND		HD75451A	DP-8	DG-8	Texas SN75451A
	Dual NAND		HD75452	DP-8	DG-8	Texas SN75452
	Dual OR		HD75453	DP-8	DG-8	Texas SN75453
	Dual NOR		HD75454	DP-8	DG-8	Texas SN75454
	Core Memory	Dual Sense Amplifier	HD1902		DG-16	Texas SN7524
		Quad. TTL-MOS Clock Driver	HD2912		DG-16	
	IC Mars and	Quad. TTL-MOS Clock Driver	HD2916		DG-16A	
Oupport	IC Memory	Quad. ECL-MOS Clock Driver	HD2922	 	DG-16	
		Quad. ECL-TTL Driver	HD2923	1	DG-16A	
Other	Printer Driver		HD2919	DP-16		!

■ OUTLINE

DP-14 DP-16 DG-8 DG-16 DG-16A

CROSS-REFERENCE

	unction	Hitachi	Motorola	Fujitsu	Fairchild	AMI	NEC	intel	Toshiba	Mitsubishi	Matsushita	Others
м	2kB ROM	HD6801S0	MC6801	MB86801	F6801	S6801			1	ļ		Zilog; Z8
С	1 28B RAM	HD6801S5	MC6801-1	ļ			PD70010	0051	+	 		ļ
U	4kB ROM 128B RAM	HD6801V0					μPD7801G	8051				Ì
M		HD6803	MC6803	MB86803		<u> </u>	+	 	+	 		
ů	128B RAM	HD6803-1	MC6803-1					1	ł			
	1.1kB ROM 64B RAM	HD6805S1	MC6805P2	MB8883	F3870	S6805	μPD8048	8048	TMP8048	M5L8048		
м	2kB ROM	HD6805U1	MC6805U2	MB8881	F3872		µPD8049	8049	TMP8049	M5L8049	ļ	Mostek; MK3870
	968 RAM 4kB ROM 968 RAM	HD6805V1										Mostek; MK3870
-	4kB ROM 96B RAM	HD6805W0	MCGOOEDS	1			μPD8022	8022				Mostek; MK3870
C	968 RAM	1		}			µFD8022	8022	}			WK3670
	4k8 ROM 968 RAM	HD6805X0	MC6805P2					ļ		ļ		
U	4kB ROM	HD6301V0 HD63A01V0		1			µCOM87L					
1	128B RAM	HD63B01V0					1		ĺ			-
-		HD6303				T	 	1				
M	128B RAM	HD63A03		l				1				(
Р		HD63B03										
١	1200 0444	HD6333					l	1				1
U	128B RAM	HD63A33 HD63B33		1	1		1	1				1
-	4kB ROM	HD63L05		 	 	 	+	 	+	 		
1	968 RAM	11000000					+					
М		HD68P01S0		1	1		1					
	EPROM+					1						
С	128B RAM	HD68P01V05										Mostek;
١		HD68P01V07				ļ						MK38P73/
U	EPROM+	HD68P05V05		1		}		ĺ				Mostek; MK38P70/
-	96BRAM	HD68P05V07 HD6800	MC6800	MB8861	F6800	S6800	µPD8080A	8080A	TMP9080A	M5L8080A		WK36F70/
1		HD68A00	MC68A00	WIDOGO!	1 0000	00000	# 20000A	8000A	TWI SOUCA	MIDEOGOA		
M		HD68B00	MC68B00						1			
1	Internal	HD6802	MC6802	MB8870	F6802	S6802	μPD8085A	8054A	TMP8085A	M5L8085A	MN6802	
	Clock & RAM		! ·		<u> </u>							
Р		HD6809	MC6809	MBL6809	F6809	S6809	μPD780	1				Zilog; Z80
		HD68A09 HD68B09	MC68A09 MC68B09									1
U	High-End	HD6809E	MC6809E									1
-		HD68A09E	MC68A09E	1	1	1						1
L		HD68B09E	MC68B09E		1	1	1					1
		HD6821	MC6821	MB8874	F6821	S6821	μPD8255	8255	TMP9555P	M5L8255AP		
PI.	4	HD68A21	MC68A21	1	-	1						
-		HD68B21 HD6840	MC68B21 MC6840	1400070	 	 	DDOOFO	0050	+	M5L8253P		
PT	·M	HD68A40	MC68A40	MB8873	-	}	μPD8253	8253		MOLOZOSP		
١	•••	HD68B40	MC68B40					1	}			ļ
50	·	HD6843	MC6843	MB8876	F6843	1	 	8271	T3444A	M5W1791-01P		WD;1771
FD		HD68A43		MB8877					1			
		HD6844	MC6844	M8865	F6844		µPD8257	8257	TMP9517C	M5L8257P		
D	MAC	HD68A44	MC68A44			}	1					}
-		HD68B44 HD6845S	MC68B44 MC6845★1		F6845	 	μPD3301	8275	 	<u> </u>		
CF	TC	HD68A45S	MC68A45 + 1		10043	1	μι D3301	6275		1		
-		HD68B45S	MC68B45 ★ 1			}	1	1	1	(
CC	MBO	HD6846	MC6846	MB8872	F6846	S6846	μPD8155	8155	TMP8155	M5L8155P	MN6846	
AC	·1A	HD6850	MC6850	MB8863	F6850	S6850	μPD8251	8251	TMP9551P	M5L8251AP		
	·/^	HD68A50	MC68A50		L							
SS	DA	HD6852	MC6852	MB8864	F6852	S6852	μPD8251	8251	TMP9551P	M5L8251AP		
├		HD68A52 HD46508	MC68A52		 	 		ļ	 	M58990P		
		HD46508-1				1	ļ	1	}	MS699UP		
ΑĒ		HD46508A			1	1	1					
L		HD46508A-1										
RT	С		MC146818									
			MC68000L4				1		T			
MF	יטי		MC68000L6			1						
,			MC68000L8		}]						
-	1AC		MC68000L10 MC68450		 	 	+	ļ	 			ļ
			ngt . ng45()			1						

HITACHI LTD. SEMICONDUCTOR AND INTEGRATED CIRCUITS DIVISION SALES OFFICE

HEADQUARTERS

Hitachi, Ltd. Nippon Bldg., 6-2, 2-chrome

Ohtemachi, Chiyoda-ku, Tokyo, 100, Japan

Tel: 270-2111

Telex: J22395, J22432 Fax: 03-246-0427

US SALES OFFICES

Hitachi America Ltd. **Electronic Devices** Sales and Service Division 1800 Bering Drive, San Jose, CA 95112

Tel: 408/292-6404 Telex: 17-1581 Twx: 910-338-2103

Fax: 408-2922133

EASTERN REGION

594 Marrett Rd., Suite 22 Lexington, MA 02173 617/861-1642

SOUTHERN REGION

6200 Savoy Dr., Suite 704 Houston, TX 77036 713-974-0534

NORTH CENTRAL REGION

500 Park Blvd., Suite 415 Itasca, IL 60143 312/773-4864

NORTHWEST REGION

1800 Bering Dr. San Jose, ČA 95112 408/292-6404

SOUTHWEST REGION

9700 Reseda Blvd., Suite 208 Northridge, CA 91324 213/701-6606

EUROPEAN SALES OFFICES (EU)

Hitachi Electronic Components Europe GmbH Hans-Pinselstr. 3 8013 Haar bei München

Tel: 089/46140

Telex: 05-22593 (HITEC-D)

Fax: 089463151

Branch Offices:

Hitachi Electronic Components Europe GmbH Veraufsbüro Düsseldorf Königsallee 6, Düsseldolf 1

Tel: 0211-8905-0

Telex: 8584536 (HIEC-D)

Hitachi Electronic Components Europe GmbH Verkaufsbüro Stuttgart Fabrikstr 17 7024 Filerstadt 4 Tel: 0711/772011

Telex: 7255267 (HIES)

Hitachi Electronic Components Europe GmbH

Bureau de Representation en France 9, Boulevard Ney 75018 Paris

Tel: 201-/25-00 Telex: 211-835F

EUROPEAN SALES OFFICES (UK)

Hitachi Electronic Components (UK) Ltd. 221-225 Station Road Harrow, Middlesex, HAL 2XL England

Tel: 01-861-1414

Telex: 936293 (HITEC-G)

Fax: 01-863-6646

Branch Office:

Hitachi Electronic Components (UK) Ltd. Box 1062, 163 11 Spanga, Stockholm, Sweden Tel: 08-751-0035 Telex: 14106

ASIAN SALES OFFICES

Hitachi Semiconductor (Hong Kong) Ltd. Room 706 ~ 707, 7/F., Wing On Plaza, Salisbury Road, Tsimshatsu, Kowloon, Hong Kong Telephone: 3 ~ 7219218 ~ 9 Telex: 40815 HISAL HX

Fax: 852-0-251012

Branch Offices:


Hitachi Semiconductor (Hong Kong) Ltd. Taiwan Branch Office No. 73 7th F1-1, Fu Shing N. RD. Hsing Nan Bldg. Taipei, Taiwan Tel: 02-773-2162-3

Telex: 23222 HISEKTWN

Hitachi Semiconductor (Hong Kong) Ltd. Singapore Branch Office 60 Benoi Road, Singapore 2262 Tel: 268-9658 Telex: Rs33904 HEDS

REGIONAL OFFICES

For further information, contact your Regional Sales Office:





A World Leader in Technology

Hitachi America, Ltd., Semiconductor and IC Sales and Service Division 1800 Bering Drive, San Jose, CA 95112 408-292-6404